
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.44+16 (git sha1 1eaf4e079, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Running command `read -define GECKO5Education' --

-- Executing script file `../scripts/yosysOr1420.script' --

1. Executing Verilog-2005 frontend: ../../../modules/bios/verilog/bios1_rom.v
Parsing SystemVerilog input from `../../../modules/bios/verilog/bios1_rom.v' to AST representation.
Storing AST representation for module `$abstract\biosRom'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../modules/bios/verilog/bios.v
Parsing SystemVerilog input from `../../../modules/bios/verilog/bios.v' to AST representation.
Storing AST representation for module `$abstract\bios'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../modules/bus_arbiter/verilog/busArbiter.v
Parsing SystemVerilog input from `../../../modules/bus_arbiter/verilog/busArbiter.v' to AST representation.
Storing AST representation for module `$abstract\busArbiter'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../modules/bus_arbiter/verilog/queueMemory.v
Parsing SystemVerilog input from `../../../modules/bus_arbiter/verilog/queueMemory.v' to AST representation.
Storing AST representation for module `$abstract\queueMemory'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../modules/hdmi_720p/font/ami386__8x8.v
Parsing SystemVerilog input from `../../../modules/hdmi_720p/font/ami386__8x8.v' to AST representation.
Storing AST representation for module `$abstract\charRom'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../modules/hdmi_720p/verilog/graphicsController.v
Parsing SystemVerilog input from `../../../modules/hdmi_720p/verilog/graphicsController.v' to AST representation.
Storing AST representation for module `$abstract\graphicsController'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../modules/hdmi_720p/verilog/hdmi_720p.v
Parsing SystemVerilog input from `../../../modules/hdmi_720p/verilog/hdmi_720p.v' to AST representation.
Storing AST representation for module `$abstract\hdmi_720p'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../modules/hdmi_720p/verilog/ram2kdp.v
Parsing SystemVerilog input from `../../../modules/hdmi_720p/verilog/ram2kdp.v' to AST representation.
Storing AST representation for module `$abstract\dualPortRam2k'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../../../modules/hdmi_720p/verilog/ram4kdp.v
Parsing SystemVerilog input from `../../../modules/hdmi_720p/verilog/ram4kdp.v' to AST representation.
Storing AST representation for module `$abstract\dualPortRam4k'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../../../modules/hdmi_720p/verilog/textController.v
Parsing SystemVerilog input from `../../../modules/hdmi_720p/verilog/textController.v' to AST representation.
Storing AST representation for module `$abstract\textController'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../../../modules/hdmi_720p/verilog/tmds_encoder.v
Parsing SystemVerilog input from `../../../modules/hdmi_720p/verilog/tmds_encoder.v' to AST representation.
Storing AST representation for module `$abstract\tmdsEncoder'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../../../modules/hdmi_720p/verilog/screens.v
Parsing SystemVerilog input from `../../../modules/hdmi_720p/verilog/screens.v' to AST representation.
Storing AST representation for module `$abstract\screens'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../../../modules/spi/verilog/spiShiftSingle.v
Parsing SystemVerilog input from `../../../modules/spi/verilog/spiShiftSingle.v' to AST representation.
Storing AST representation for module `$abstract\spiShiftSingle'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../../../modules/spi/verilog/spiShiftQuad.v
Parsing SystemVerilog input from `../../../modules/spi/verilog/spiShiftQuad.v' to AST representation.
Storing AST representation for module `$abstract\spiShiftQuad'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../../../modules/spi/verilog/spiBus.v
Parsing SystemVerilog input from `../../../modules/spi/verilog/spiBus.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (../../../modules/spi/verilog/spiBus.v:186)
Warning: Yosys has only limited support for tri-state logic at the moment. (../../../modules/spi/verilog/spiBus.v:187)
Warning: Yosys has only limited support for tri-state logic at the moment. (../../../modules/spi/verilog/spiBus.v:188)
Warning: Yosys has only limited support for tri-state logic at the moment. (../../../modules/spi/verilog/spiBus.v:189)
Storing AST representation for module `$abstract\spiBus'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ../../../modules/i2c/verilog/i2cMaster.v
Parsing SystemVerilog input from `../../../modules/i2c/verilog/i2cMaster.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (../../../modules/i2c/verilog/i2cMaster.v:166)
Storing AST representation for module `$abstract\i2cMaster'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ../../../modules/i2c/verilog/i2cCustomInstr.v
Parsing SystemVerilog input from `../../../modules/i2c/verilog/i2cCustomInstr.v' to AST representation.
Storing AST representation for module `$abstract\i2cCustomInstr'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: ../../../modules/gpio/verilog/gpio.v
Parsing SystemVerilog input from `../../../modules/gpio/verilog/gpio.v' to AST representation.
Storing AST representation for module `$abstract\gpio'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: ../../../modules/gpio/verilog/7segScanning.v
Parsing SystemVerilog input from `../../../modules/gpio/verilog/7segScanning.v' to AST representation.
Storing AST representation for module `$abstract\sevenSegScanning'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: ../../../modules/grayscaleCi/verilog/rgb565Grayscale.v
Parsing SystemVerilog input from `../../../modules/grayscaleCi/verilog/rgb565Grayscale.v' to AST representation.
Storing AST representation for module `$abstract\rgb565Grayscale'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: ../../../modules/grayscaleCi/verilog/rgb565ISE.v
Parsing SystemVerilog input from `../../../modules/grayscaleCi/verilog/rgb565ISE.v' to AST representation.
Storing AST representation for module `$abstract\rgb565GrayscaleIse'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: ../../../modules/profileCi/verilog/counter.v
Parsing SystemVerilog input from `../../../modules/profileCi/verilog/counter.v' to AST representation.
Storing AST representation for module `$abstract\counter'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: ../../../modules/profileCi/verilog/profileCi.v
Parsing SystemVerilog input from `../../../modules/profileCi/verilog/profileCi.v' to AST representation.
Storing AST representation for module `$abstract\profileCi'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: ../../../modules/ramDmaCi/verilog/dualPortSSram.v
Parsing SystemVerilog input from `../../../modules/ramDmaCi/verilog/dualPortSSram.v' to AST representation.
Storing AST representation for module `$abstract\dualPortSSRAM'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: ../../../modules/ramDmaCi/verilog/ramDmaCi.v
Parsing SystemVerilog input from `../../../modules/ramDmaCi/verilog/ramDmaCi.v' to AST representation.
Storing AST representation for module `$abstract\ramDmaCi'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: ../../../modules/camera/verilog/camera.v
Parsing SystemVerilog input from `../../../modules/camera/verilog/camera.v' to AST representation.
Storing AST representation for module `$abstract\camera'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: ../../../modules/delay/verilog/delayIse.v
Parsing SystemVerilog input from `../../../modules/delay/verilog/delayIse.v' to AST representation.
Storing AST representation for module `$abstract\delayIse'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: ../../../modules/swapbyteIse/verilog/swapByteIse.v
Parsing SystemVerilog input from `../../../modules/swapbyteIse/verilog/swapByteIse.v' to AST representation.
Storing AST representation for module `$abstract\swapByte'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: ../../../modules/uart/verilog/baudGenerator.v
Parsing SystemVerilog input from `../../../modules/uart/verilog/baudGenerator.v' to AST representation.
Storing AST representation for module `$abstract\baudGenerator'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: ../../../modules/uart/verilog/uartFifoMemory.v
Parsing SystemVerilog input from `../../../modules/uart/verilog/uartFifoMemory.v' to AST representation.
Storing AST representation for module `$abstract\uartFifoMemory'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: ../../../modules/uart/verilog/uartRx.v
Parsing SystemVerilog input from `../../../modules/uart/verilog/uartRx.v' to AST representation.
Storing AST representation for module `$abstract\uartRx'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: ../../../modules/uart/verilog/uartTx.v
Parsing SystemVerilog input from `../../../modules/uart/verilog/uartTx.v' to AST representation.
Storing AST representation for module `$abstract\uartTx'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: ../../../modules/uart/verilog/uartRxFifo.v
Parsing SystemVerilog input from `../../../modules/uart/verilog/uartRxFifo.v' to AST representation.
Storing AST representation for module `$abstract\uartRxFifo'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: ../../../modules/uart/verilog/uartTxFifo.v
Parsing SystemVerilog input from `../../../modules/uart/verilog/uartTxFifo.v' to AST representation.
Storing AST representation for module `$abstract\uartTxFifo'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: ../../../modules/uart/verilog/uartBus.v
Parsing SystemVerilog input from `../../../modules/uart/verilog/uartBus.v' to AST representation.
Storing AST representation for module `$abstract\uartBus'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/adder.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/adder.v' to AST representation.
Storing AST representation for module `$abstract\adder'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/dCacheSpm.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/dCacheSpm.v' to AST representation.
Storing AST representation for module `$abstract\dCacheSpm'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/dCache.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/dCache.v' to AST representation.
Storing AST representation for module `$abstract\dCache'.
Successfully finished Verilog frontend.

39. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/decodeStage.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/decodeStage.v' to AST representation.
Storing AST representation for module `$abstract\decodeStage'.
Successfully finished Verilog frontend.

40. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/executeStage.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/executeStage.v' to AST representation.
Storing AST representation for module `$abstract\executeStage'.
Successfully finished Verilog frontend.

41. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/fetchStage.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/fetchStage.v' to AST representation.
Storing AST representation for module `$abstract\fetchStage'.
Successfully finished Verilog frontend.

42. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/logicUnit.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/logicUnit.v' to AST representation.
Storing AST representation for module `$abstract\logicUnit'.
Successfully finished Verilog frontend.

43. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/lutram_32x1.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/lutram_32x1.v' to AST representation.
Storing AST representation for module `$abstract\lutRam32x1'.
Successfully finished Verilog frontend.

44. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/memoryStage.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/memoryStage.v' to AST representation.
Storing AST representation for module `$abstract\memoryStage'.
Successfully finished Verilog frontend.

45. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/multiplier.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/multiplier.v' to AST representation.
Storing AST representation for module `$abstract\multiplier'.
Successfully finished Verilog frontend.

46. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/or1420Top.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/or1420Top.v' to AST representation.
Storing AST representation for module `$abstract\or1420Top'.
Successfully finished Verilog frontend.

47. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/regiserFile.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/regiserFile.v' to AST representation.
Storing AST representation for module `$abstract\registerFile'.
Successfully finished Verilog frontend.

48. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/shifter.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/shifter.v' to AST representation.
Storing AST representation for module `$abstract\shifter'.
Successfully finished Verilog frontend.

49. Executing Verilog-2005 frontend: ../../../modules/or1420/verilog/sprUnit.v
Parsing SystemVerilog input from `../../../modules/or1420/verilog/sprUnit.v' to AST representation.
Storing AST representation for module `$abstract\sprUnit'.
Successfully finished Verilog frontend.

50. Executing Verilog-2005 frontend: ../../../modules/sdram/verilog/sdramFifo.v
Parsing SystemVerilog input from `../../../modules/sdram/verilog/sdramFifo.v' to AST representation.
Storing AST representation for module `$abstract\sdramFifo'.
Successfully finished Verilog frontend.

51. Executing Verilog-2005 frontend: ../../../modules/sdram/verilog/sdram.v
Parsing SystemVerilog input from `../../../modules/sdram/verilog/sdram.v' to AST representation.
Storing AST representation for module `$abstract\sdramController'.
Storing AST representation for module `$abstract\ecp5iob'.
Successfully finished Verilog frontend.

52. Executing Verilog-2005 frontend: ../../../modules/support/verilog/decimalCounter.v
Parsing SystemVerilog input from `../../../modules/support/verilog/decimalCounter.v' to AST representation.
Storing AST representation for module `$abstract\decimalCounter'.
Successfully finished Verilog frontend.

53. Executing Verilog-2005 frontend: ../../../modules/support/verilog/processorId.v
Parsing SystemVerilog input from `../../../modules/support/verilog/processorId.v' to AST representation.
Storing AST representation for module `$abstract\processorId'.
Successfully finished Verilog frontend.

54. Executing Verilog-2005 frontend: ../../../modules/support/verilog/synchroFlop.v
Parsing SystemVerilog input from `../../../modules/support/verilog/synchroFlop.v' to AST representation.
Storing AST representation for module `$abstract\synchroFlop'.
Successfully finished Verilog frontend.

55. Executing Verilog-2005 frontend: ../../../modules/support/verilog/sram_16x32_dp_ar.v
Parsing SystemVerilog input from `../../../modules/support/verilog/sram_16x32_dp_ar.v' to AST representation.
Storing AST representation for module `$abstract\sram16x32DpAr'.
Successfully finished Verilog frontend.

56. Executing Verilog-2005 frontend: ../../../modules/support/verilog/sram_32x32_dp_ar.v
Parsing SystemVerilog input from `../../../modules/support/verilog/sram_32x32_dp_ar.v' to AST representation.
Storing AST representation for module `$abstract\sram32x32DpAr'.
Successfully finished Verilog frontend.

57. Executing Verilog-2005 frontend: ../../../modules/support/verilog/sram_512x32_dp.v
Parsing SystemVerilog input from `../../../modules/support/verilog/sram_512x32_dp.v' to AST representation.
Storing AST representation for module `$abstract\sram512X32Dp'.
Successfully finished Verilog frontend.

58. Executing Verilog-2005 frontend: ../../../modules/support/verilog/sram_512x32.v
Parsing SystemVerilog input from `../../../modules/support/verilog/sram_512x32.v' to AST representation.
Storing AST representation for module `$abstract\sram512X32'.
Successfully finished Verilog frontend.

59. Executing Verilog-2005 frontend: ../../../modules/support/verilog/sram_1024x16_dp.v
Parsing SystemVerilog input from `../../../modules/support/verilog/sram_1024x16_dp.v' to AST representation.
Storing AST representation for module `$abstract\sram1024X16Dp'.
Successfully finished Verilog frontend.

60. Executing Verilog-2005 frontend: ../../../modules/support/verilog/sram2048x8Dp.v
Parsing SystemVerilog input from `../../../modules/support/verilog/sram2048x8Dp.v' to AST representation.
Storing AST representation for module `$abstract\sram2048X8Dp'.
Successfully finished Verilog frontend.

61. Executing Verilog-2005 frontend: ../verilog/or1420SingleCore.v
Parsing SystemVerilog input from `../verilog/or1420SingleCore.v' to AST representation.
Storing AST representation for module `$abstract\or1420SingleCore'.
Successfully finished Verilog frontend.

62. Executing Verilog-2005 frontend: ../../../modules/sobel/verilog/sobel.v
Parsing SystemVerilog input from `../../../modules/sobel/verilog/sobel.v' to AST representation.
Storing AST representation for module `$abstract\sobel'.
Successfully finished Verilog frontend.

63. Executing Verilog-2005 frontend: ../../../modules/grayDma/verilog/grayDma.v
Parsing SystemVerilog input from `../../../modules/grayDma/verilog/grayDma.v' to AST representation.
Warning: Literal has a width of 2 bit, but value requires 3 bit. (../../../modules/grayDma/verilog/grayDma.v:25)
Storing AST representation for module `$abstract\grayDma'.
Successfully finished Verilog frontend.

64. Executing Verilog-2005 frontend: ../../../modules/sobel/verilog/sobelISE.v
Parsing SystemVerilog input from `../../../modules/sobel/verilog/sobelISE.v' to AST representation.
Storing AST representation for module `$abstract\sobelIse'.
Successfully finished Verilog frontend.

65. Executing Verilog-2005 frontend: ../../../modules/sobel/verilog/converterPixel.v
Parsing SystemVerilog input from `../../../modules/sobel/verilog/converterPixel.v' to AST representation.
Storing AST representation for module `$abstract\converterPixel'.
Successfully finished Verilog frontend.

66. Executing Verilog-2005 frontend: ../../../modules/sobel/verilog/converterPixel1.v
Parsing SystemVerilog input from `../../../modules/sobel/verilog/converterPixel1.v' to AST representation.
Storing AST representation for module `$abstract\converterPixel1'.
Successfully finished Verilog frontend.

67. Executing SYNTH_ECP5 pass.

67.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

67.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

67.3. Executing HIERARCHY pass (managing design hierarchy).

67.4. Executing AST frontend in derive mode using pre-parsed AST for module `\or1420SingleCore'.
Generating RTLIL representation for module `\or1420SingleCore'.

67.4.1. Analyzing design hierarchy..
Top module:  \or1420SingleCore

67.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\busArbiter'.
Generating RTLIL representation for module `\busArbiter'.

67.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\bios'.
Generating RTLIL representation for module `\bios'.
Parameter \baseAddress = 67108864
Parameter \customIntructionNr = 8'00000010

67.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\spiBus'.
Parameter \baseAddress = 67108864
Parameter \customIntructionNr = 8'00000010
Generating RTLIL representation for module `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus'.
Parameter \baseAddress = 1342177312
Parameter \pixelClockFrequency = 27'100011011001111011100010000
Parameter \cursorBlinkFrequency = 27'000000000000000000000000001

67.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\screens'.
Parameter \baseAddress = 1342177312
Parameter \pixelClockFrequency = 27'100011011001111011100010000
Parameter \cursorBlinkFrequency = 27'000000000000000000000000001
Generating RTLIL representation for module `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens'.
Parameter \customInstructionId = 8'00000111
Parameter \clockFrequencyInHz = 74250000

67.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\camera'.
Parameter \customInstructionId = 8'00000111
Parameter \clockFrequencyInHz = 74250000
Generating RTLIL representation for module `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera'.
Parameter \customId = 8'00001100

67.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\profileCi'.
Parameter \customId = 8'00001100
Generating RTLIL representation for module `$paramod\profileCi\customId=8'00001100'.
Parameter \customInstructionId = 8'00010111

67.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\converterPixel1'.
Parameter \customInstructionId = 8'00010111
Generating RTLIL representation for module `$paramod\converterPixel1\customInstructionId=8'00010111'.
Parameter \customInstructionId = 8'00010110

67.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\converterPixel'.
Parameter \customInstructionId = 8'00010110
Generating RTLIL representation for module `$paramod\converterPixel\customInstructionId=8'00010110'.
Parameter \customInstructionId = 8'00010101

67.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\sobel'.
Parameter \customInstructionId = 8'00010101
Generating RTLIL representation for module `$paramod\sobel\customInstructionId=8'00010101'.

67.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\sevenSegScanning'.
Generating RTLIL representation for module `\sevenSegScanning'.
Parameter \nrOfInputs = 8
Parameter \nrOfOutputs = 24
Parameter \Base = 1073741824

67.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\gpio'.
Parameter \nrOfInputs = 8
Parameter \nrOfOutputs = 24
Parameter \Base = 1073741824
Generating RTLIL representation for module `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio'.
Parameter \customId = 8'00010100

67.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ramDmaCi'.
Parameter \customId = 8'00010100
Generating RTLIL representation for module `$paramod\ramDmaCi\customId=8'00010100'.
Parameter \customInstructionId = 8'00001010

67.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\rgb565GrayscaleIse'.
Parameter \customInstructionId = 8'00001010
Generating RTLIL representation for module `$paramod\rgb565GrayscaleIse\customInstructionId=8'00001010'.
Parameter \referenceClockFrequencyInHz = 50000000
Parameter \customInstructionId = 8'00000110

67.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\delayIse'.
Parameter \referenceClockFrequencyInHz = 50000000
Parameter \customInstructionId = 8'00000110
Generating RTLIL representation for module `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse'.
Parameter \CLOCK_FREQUENCY = 74250000
Parameter \I2C_FREQUENCY = 400000
Parameter \CUSTOM_ID = 8'00000101

67.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\i2cCustomInstr'.
Parameter \CLOCK_FREQUENCY = 74250000
Parameter \I2C_FREQUENCY = 400000
Parameter \CUSTOM_ID = 8'00000101
Generating RTLIL representation for module `$paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr'.
Parameter \customIntructionNr = 8'00000001

67.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\swapByte'.
Parameter \customIntructionNr = 8'00000001
Generating RTLIL representation for module `$paramod\swapByte\customIntructionNr=8'00000001'.
Parameter \processorId = 1
Parameter \NumberOfProcessors = 1
Parameter \ReferenceClockFrequencyInHz = 50000000

67.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\processorId'.
Parameter \processorId = 1
Parameter \NumberOfProcessors = 1
Parameter \ReferenceClockFrequencyInHz = 50000000
Generating RTLIL representation for module `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId'.
Parameter \NOP_INSTRUCTION = 352387071

67.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\or1420Top'.
Parameter \NOP_INSTRUCTION = 352387071
Generating RTLIL representation for module `$paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111'.
Parameter \baseAddress = 0
Parameter \systemClockInHz = 74250000

67.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\sdramController'.
Parameter \baseAddress = 0
Parameter \systemClockInHz = 74250000
Generating RTLIL representation for module `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController'.
Parameter \baseAddress = 1342177280

67.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\uartBus'.
Parameter \baseAddress = 1342177280
Generating RTLIL representation for module `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000'.

67.4.22. Analyzing design hierarchy..
Top module:  \or1420SingleCore
Used module:     \busArbiter
Used module:     \bios
Used module:     $paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus
Used module:     $paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens
Used module:     $paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera
Used module:     $paramod\profileCi\customId=8'00001100
Used module:     $paramod\converterPixel1\customInstructionId=8'00010111
Used module:     $paramod\converterPixel\customInstructionId=8'00010110
Used module:     $paramod\sobel\customInstructionId=8'00010101
Used module:     \sevenSegScanning
Used module:     $paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio
Used module:     $paramod\ramDmaCi\customId=8'00010100
Used module:     $paramod\rgb565GrayscaleIse\customInstructionId=8'00001010
Used module:     $paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse
Used module:     $paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr
Used module:     $paramod\swapByte\customIntructionNr=8'00000001
Used module:     $paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId
Used module:     $paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111
Used module:     $paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController
Used module:     $paramod\uartBus\baseAddress=32'01010000000000000000000000000000

67.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\uartRx'.
Generating RTLIL representation for module `\uartRx'.

67.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\uartRxFifo'.
Generating RTLIL representation for module `\uartRxFifo'.

67.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\uartTx'.
Generating RTLIL representation for module `\uartTx'.

67.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\uartTxFifo'.
Generating RTLIL representation for module `\uartTxFifo'.

67.4.27. Executing AST frontend in derive mode using pre-parsed AST for module `\baudGenerator'.
Generating RTLIL representation for module `\baudGenerator'.

67.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\ecp5iob'.
Generating RTLIL representation for module `\ecp5iob'.

67.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\sdramFifo'.
Generating RTLIL representation for module `\sdramFifo'.

67.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\decimalCounter'.
Generating RTLIL representation for module `\decimalCounter'.

67.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\synchroFlop'.
Generating RTLIL representation for module `\synchroFlop'.
Reprocessing module $paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId because instantiated module decimalCounter has become available.
Generating RTLIL representation for module `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId'.
Parameter \CLOCK_FREQUENCY = 74250000
Parameter \I2C_FREQUENCY = 400000

67.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\i2cMaster'.
Parameter \CLOCK_FREQUENCY = 74250000
Parameter \I2C_FREQUENCY = 400000
Generating RTLIL representation for module `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster'.

67.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\rgb565Grayscale'.
Generating RTLIL representation for module `\rgb565Grayscale'.
Parameter \bitwidth = 32
Parameter \nrOfEntries = 1280

67.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\dualPortSSRAM'.
Parameter \bitwidth = 32
Parameter \nrOfEntries = 1280
Generating RTLIL representation for module `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM'.
Parameter \WIDTH = 32

67.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\counter'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\counter\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\counter\WIDTH=s32'00000000000000000000000000100000'.

67.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\dualPortRam2k'.
Generating RTLIL representation for module `\dualPortRam2k'.
Parameter \baseAddress = 1342177312

67.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\graphicsController'.
Parameter \baseAddress = 1342177312
Generating RTLIL representation for module `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000'.

67.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\charRom'.
Generating RTLIL representation for module `\charRom'.

67.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\dualPortRam4k'.
Generating RTLIL representation for module `\dualPortRam4k'.
Parameter \defaultForeGroundColor = 16'0000000000000000
Parameter \defaultBackGroundColor = 16'1111111111111111
Parameter \customIntructionNr = 8'00000000
Parameter \defaultSmallChars = 1'1

67.4.40. Executing AST frontend in derive mode using pre-parsed AST for module `\textController'.
Parameter \defaultForeGroundColor = 16'0000000000000000
Parameter \defaultBackGroundColor = 16'1111111111111111
Parameter \customIntructionNr = 8'00000000
Parameter \defaultSmallChars = 1'1
Generating RTLIL representation for module `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController'.
Parameter \defaultForeGroundColor = 16'1111111111111111
Parameter \defaultBackGroundColor = 16'0000000000000000
Parameter \customIntructionNr = 8'00000000
Parameter \defaultSmallChars = 1'1

67.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\textController'.
Parameter \defaultForeGroundColor = 16'1111111111111111
Parameter \defaultBackGroundColor = 16'0000000000000000
Parameter \customIntructionNr = 8'00000000
Parameter \defaultSmallChars = 1'1
Generating RTLIL representation for module `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController'.
Parameter \defaultForeGroundColor = 16'1111111111100000
Parameter \defaultBackGroundColor = 16'0000000000011111
Parameter \customIntructionNr = 8'00000000
Parameter \defaultSmallChars = 1'1

67.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\textController'.
Parameter \defaultForeGroundColor = 16'1111111111100000
Parameter \defaultBackGroundColor = 16'0000000000011111
Parameter \customIntructionNr = 8'00000000
Parameter \defaultSmallChars = 1'1
Generating RTLIL representation for module `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController'.

67.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\hdmi_720p'.
Generating RTLIL representation for module `\hdmi_720p'.

67.4.44. Executing AST frontend in derive mode using pre-parsed AST for module `\biosRom'.
Generating RTLIL representation for module `\biosRom'.

67.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\queueMemory'.
Generating RTLIL representation for module `\queueMemory'.

67.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\spiShiftSingle'.
Generating RTLIL representation for module `\spiShiftSingle'.

67.4.47. Executing AST frontend in derive mode using pre-parsed AST for module `\spiShiftQuad'.
Generating RTLIL representation for module `\spiShiftQuad'.

67.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\dCache'.
Generating RTLIL representation for module `\dCache'.

67.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\registerFile'.
Generating RTLIL representation for module `\registerFile'.

67.4.50. Executing AST frontend in derive mode using pre-parsed AST for module `\memoryStage'.
Generating RTLIL representation for module `\memoryStage'.

67.4.51. Executing AST frontend in derive mode using pre-parsed AST for module `\sprUnit'.
Generating RTLIL representation for module `\sprUnit'.

67.4.52. Executing AST frontend in derive mode using pre-parsed AST for module `\executeStage'.
Generating RTLIL representation for module `\executeStage'.

67.4.53. Executing AST frontend in derive mode using pre-parsed AST for module `\decodeStage'.
Generating RTLIL representation for module `\decodeStage'.
Parameter \NOP_INSTRUCTION = 352387071

67.4.54. Executing AST frontend in derive mode using pre-parsed AST for module `\fetchStage'.
Parameter \NOP_INSTRUCTION = 352387071
Generating RTLIL representation for module `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111'.

67.4.55. Analyzing design hierarchy..
Top module:  \or1420SingleCore
Used module:     \busArbiter
Used module:         \queueMemory
Used module:     \bios
Used module:         \biosRom
Used module:     $paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus
Used module:         \spiShiftSingle
Used module:         \spiShiftQuad
Used module:     $paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens
Used module:         $paramod\graphicsController\baseAddress=32'01010000000000000000000000100000
Used module:         \synchroFlop
Used module:         \dualPortRam2k
Used module:         \charRom
Used module:         \dualPortRam4k
Used module:         $paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController
Used module:         $paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController
Used module:         $paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController
Used module:         \hdmi_720p
Used module:     $paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera
Used module:     $paramod\profileCi\customId=8'00001100
Used module:         $paramod\counter\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod\converterPixel1\customInstructionId=8'00010111
Used module:     $paramod\converterPixel\customInstructionId=8'00010110
Used module:     $paramod\sobel\customInstructionId=8'00010101
Used module:     \sevenSegScanning
Used module:     $paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio
Used module:     $paramod\ramDmaCi\customId=8'00010100
Used module:         $paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM
Used module:     $paramod\rgb565GrayscaleIse\customInstructionId=8'00001010
Used module:         \rgb565Grayscale
Used module:     $paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse
Used module:     $paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr
Used module:         $paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster
Used module:     $paramod\swapByte\customIntructionNr=8'00000001
Used module:     $paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId
Used module:         \decimalCounter
Used module:     $paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111
Used module:         \dCache
Used module:         \registerFile
Used module:         \memoryStage
Used module:         \sprUnit
Used module:         \executeStage
Used module:         \decodeStage
Used module:         $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111
Used module:     $paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController
Used module:         \ecp5iob
Used module:         \sdramFifo
Used module:     $paramod\uartBus\baseAddress=32'01010000000000000000000000000000
Used module:         \uartRx
Used module:         \uartRxFifo
Used module:         \uartTx
Used module:         \uartTxFifo
Used module:         \baudGenerator

67.4.56. Executing AST frontend in derive mode using pre-parsed AST for module `\shifter'.
Generating RTLIL representation for module `\shifter'.

67.4.57. Executing AST frontend in derive mode using pre-parsed AST for module `\multiplier'.
Generating RTLIL representation for module `\multiplier'.

67.4.58. Executing AST frontend in derive mode using pre-parsed AST for module `\logicUnit'.
Generating RTLIL representation for module `\logicUnit'.

67.4.59. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Generating RTLIL representation for module `\adder'.

67.4.60. Executing AST frontend in derive mode using pre-parsed AST for module `\lutRam32x1'.
Generating RTLIL representation for module `\lutRam32x1'.

67.4.61. Executing AST frontend in derive mode using pre-parsed AST for module `\dCacheSpm'.
Generating RTLIL representation for module `\dCacheSpm'.

67.4.62. Executing AST frontend in derive mode using pre-parsed AST for module `\sram512X32Dp'.
Generating RTLIL representation for module `\sram512X32Dp'.

67.4.63. Executing AST frontend in derive mode using pre-parsed AST for module `\uartFifoMemory'.
Generating RTLIL representation for module `\uartFifoMemory'.

67.4.64. Analyzing design hierarchy..
Top module:  \or1420SingleCore
Used module:     \busArbiter
Used module:         \queueMemory
Used module:     \bios
Used module:         \biosRom
Used module:     $paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus
Used module:         \spiShiftSingle
Used module:         \spiShiftQuad
Used module:     $paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens
Used module:         $paramod\graphicsController\baseAddress=32'01010000000000000000000000100000
Used module:         \synchroFlop
Used module:         \dualPortRam2k
Used module:         \charRom
Used module:         \dualPortRam4k
Used module:         $paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController
Used module:         $paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController
Used module:         $paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController
Used module:         \hdmi_720p
Used module:     $paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera
Used module:     $paramod\profileCi\customId=8'00001100
Used module:         $paramod\counter\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod\converterPixel1\customInstructionId=8'00010111
Used module:     $paramod\converterPixel\customInstructionId=8'00010110
Used module:     $paramod\sobel\customInstructionId=8'00010101
Used module:     \sevenSegScanning
Used module:     $paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio
Used module:     $paramod\ramDmaCi\customId=8'00010100
Used module:         $paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM
Used module:     $paramod\rgb565GrayscaleIse\customInstructionId=8'00001010
Used module:         \rgb565Grayscale
Used module:     $paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse
Used module:     $paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr
Used module:         $paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster
Used module:     $paramod\swapByte\customIntructionNr=8'00000001
Used module:     $paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId
Used module:         \decimalCounter
Used module:     $paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111
Used module:         \dCache
Used module:             \dCacheSpm
Used module:         \registerFile
Used module:             \lutRam32x1
Used module:         \memoryStage
Used module:         \sprUnit
Used module:         \executeStage
Used module:             \shifter
Used module:             \multiplier
Used module:             \logicUnit
Used module:             \adder
Used module:         \decodeStage
Used module:         $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111
Used module:     $paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController
Used module:         \ecp5iob
Used module:         \sdramFifo
Used module:             \sram512X32Dp
Used module:     $paramod\uartBus\baseAddress=32'01010000000000000000000000000000
Used module:         \uartRx
Used module:         \uartRxFifo
Used module:             \uartFifoMemory
Used module:         \uartTx
Used module:         \uartTxFifo
Used module:         \baudGenerator

67.4.65. Analyzing design hierarchy..
Top module:  \or1420SingleCore
Used module:     \busArbiter
Used module:         \queueMemory
Used module:     \bios
Used module:         \biosRom
Used module:     $paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus
Used module:         \spiShiftSingle
Used module:         \spiShiftQuad
Used module:     $paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens
Used module:         $paramod\graphicsController\baseAddress=32'01010000000000000000000000100000
Used module:         \synchroFlop
Used module:         \dualPortRam2k
Used module:         \charRom
Used module:         \dualPortRam4k
Used module:         $paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController
Used module:         $paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController
Used module:         $paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController
Used module:         \hdmi_720p
Used module:     $paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera
Used module:     $paramod\profileCi\customId=8'00001100
Used module:         $paramod\counter\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod\converterPixel1\customInstructionId=8'00010111
Used module:     $paramod\converterPixel\customInstructionId=8'00010110
Used module:     $paramod\sobel\customInstructionId=8'00010101
Used module:     \sevenSegScanning
Used module:     $paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio
Used module:     $paramod\ramDmaCi\customId=8'00010100
Used module:         $paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM
Used module:     $paramod\rgb565GrayscaleIse\customInstructionId=8'00001010
Used module:         \rgb565Grayscale
Used module:     $paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse
Used module:     $paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr
Used module:         $paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster
Used module:     $paramod\swapByte\customIntructionNr=8'00000001
Used module:     $paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId
Used module:         \decimalCounter
Used module:     $paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111
Used module:         \dCache
Used module:             \dCacheSpm
Used module:         \registerFile
Used module:             \lutRam32x1
Used module:         \memoryStage
Used module:         \sprUnit
Used module:         \executeStage
Used module:             \shifter
Used module:             \multiplier
Used module:             \logicUnit
Used module:             \adder
Used module:         \decodeStage
Used module:         $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111
Used module:     $paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController
Used module:         \ecp5iob
Used module:         \sdramFifo
Used module:             \sram512X32Dp
Used module:     $paramod\uartBus\baseAddress=32'01010000000000000000000000000000
Used module:         \uartRx
Used module:         \uartRxFifo
Used module:             \uartFifoMemory
Used module:         \uartTx
Used module:         \uartTxFifo
Used module:         \baudGenerator
Removing unused module `$abstract\converterPixel1'.
Removing unused module `$abstract\converterPixel'.
Removing unused module `$abstract\sobelIse'.
Removing unused module `$abstract\grayDma'.
Removing unused module `$abstract\sobel'.
Removing unused module `$abstract\or1420SingleCore'.
Removing unused module `$abstract\sram2048X8Dp'.
Removing unused module `$abstract\sram1024X16Dp'.
Removing unused module `$abstract\sram512X32'.
Removing unused module `$abstract\sram512X32Dp'.
Removing unused module `$abstract\sram32x32DpAr'.
Removing unused module `$abstract\sram16x32DpAr'.
Removing unused module `$abstract\synchroFlop'.
Removing unused module `$abstract\processorId'.
Removing unused module `$abstract\decimalCounter'.
Removing unused module `$abstract\ecp5iob'.
Removing unused module `$abstract\sdramController'.
Removing unused module `$abstract\sdramFifo'.
Removing unused module `$abstract\sprUnit'.
Removing unused module `$abstract\shifter'.
Removing unused module `$abstract\registerFile'.
Removing unused module `$abstract\or1420Top'.
Removing unused module `$abstract\multiplier'.
Removing unused module `$abstract\memoryStage'.
Removing unused module `$abstract\lutRam32x1'.
Removing unused module `$abstract\logicUnit'.
Removing unused module `$abstract\fetchStage'.
Removing unused module `$abstract\executeStage'.
Removing unused module `$abstract\decodeStage'.
Removing unused module `$abstract\dCache'.
Removing unused module `$abstract\dCacheSpm'.
Removing unused module `$abstract\adder'.
Removing unused module `$abstract\uartBus'.
Removing unused module `$abstract\uartTxFifo'.
Removing unused module `$abstract\uartRxFifo'.
Removing unused module `$abstract\uartTx'.
Removing unused module `$abstract\uartRx'.
Removing unused module `$abstract\uartFifoMemory'.
Removing unused module `$abstract\baudGenerator'.
Removing unused module `$abstract\swapByte'.
Removing unused module `$abstract\delayIse'.
Removing unused module `$abstract\camera'.
Removing unused module `$abstract\ramDmaCi'.
Removing unused module `$abstract\dualPortSSRAM'.
Removing unused module `$abstract\profileCi'.
Removing unused module `$abstract\counter'.
Removing unused module `$abstract\rgb565GrayscaleIse'.
Removing unused module `$abstract\rgb565Grayscale'.
Removing unused module `$abstract\sevenSegScanning'.
Removing unused module `$abstract\gpio'.
Removing unused module `$abstract\i2cCustomInstr'.
Removing unused module `$abstract\i2cMaster'.
Removing unused module `$abstract\spiBus'.
Removing unused module `$abstract\spiShiftQuad'.
Removing unused module `$abstract\spiShiftSingle'.
Removing unused module `$abstract\screens'.
Removing unused module `$abstract\tmdsEncoder'.
Removing unused module `$abstract\textController'.
Removing unused module `$abstract\dualPortRam4k'.
Removing unused module `$abstract\dualPortRam2k'.
Removing unused module `$abstract\hdmi_720p'.
Removing unused module `$abstract\graphicsController'.
Removing unused module `$abstract\charRom'.
Removing unused module `$abstract\queueMemory'.
Removing unused module `$abstract\busArbiter'.
Removing unused module `$abstract\bios'.
Removing unused module `$abstract\biosRom'.
Removed 67 unused modules.

67.5. Executing PROC pass (convert processes to netlists).

67.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$121'.
Cleaned up 1 empty switch.

67.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$228 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$180 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$122 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$../../../modules/uart/verilog/uartFifoMemory.v:12$6641 in module uartFifoMemory.
Marked 1 switch rules as full_case in process $proc$../../../modules/support/verilog/sram_512x32_dp.v:20$6630 in module sram512X32Dp.
Marked 1 switch rules as full_case in process $proc$../../../modules/support/verilog/sram_512x32_dp.v:14$6621 in module sram512X32Dp.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/dCacheSpm.v:30$6610 in module dCacheSpm.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/dCacheSpm.v:24$6601 in module dCacheSpm.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/dCacheSpm.v:18$6592 in module dCacheSpm.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/dCacheSpm.v:12$6583 in module dCacheSpm.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/lutram_32x1.v:12$6571 in module lutRam32x1.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/adder.v:43$6559 in module adder.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/adder.v:23$6557 in module adder.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/logicUnit.v:6$6545 in module logicUnit.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/shifter.v:19$6538 in module shifter.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:816$6177 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:810$6169 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:803$6152 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:771$6092 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:760$6076 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:748$6054 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:744$6047 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:740$6043 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:733$6034 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:729$6029 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:680$5957 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:674$5950 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:612$5871 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:605$5864 in module decodeStage.
Marked 2 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:587$5847 in module decodeStage.
Marked 2 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:560$5822 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:547$5805 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/decodeStage.v:408$5651 in module decodeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/executeStage.v:131$5184 in module executeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/executeStage.v:106$5151 in module executeStage.
Marked 2 switch rules as full_case in process $proc$../../../modules/or1420/verilog/executeStage.v:88$5148 in module executeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/executeStage.v:72$5143 in module executeStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/sprUnit.v:33$5107 in module sprUnit.
Marked 2 switch rules as full_case in process $proc$../../../modules/or1420/verilog/sprUnit.v:19$5105 in module sprUnit.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/sprUnit.v:16$5100 in module sprUnit.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/memoryStage.v:15$5097 in module memoryStage.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/dCache.v:208$5063 in module dCache.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/dCache.v:181$5035 in module dCache.
Marked 2 switch rules as full_case in process $proc$../../../modules/or1420/verilog/dCache.v:161$5026 in module dCache.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/dCache.v:129$4967 in module dCache.
Marked 2 switch rules as full_case in process $proc$../../../modules/or1420/verilog/dCache.v:96$4956 in module dCache.
Marked 1 switch rules as full_case in process $proc$../../../modules/spi/verilog/spiShiftQuad.v:128$4880 in module spiShiftQuad.
Marked 2 switch rules as full_case in process $proc$../../../modules/spi/verilog/spiShiftSingle.v:242$4723 in module spiShiftSingle.
Marked 1 switch rules as full_case in process $proc$../../../modules/spi/verilog/spiShiftSingle.v:189$4655 in module spiShiftSingle.
Marked 1 switch rules as full_case in process $proc$../../../modules/bus_arbiter/verilog/queueMemory.v:10$4438 in module queueMemory.
Marked 1 switch rules as full_case in process $proc$../../../modules/bios/verilog/bios1_rom.v:5$4436 in module biosRom.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:231$4433 in module hdmi_720p.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:221$4432 in module hdmi_720p.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:211$4431 in module hdmi_720p.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:189$4416 in module hdmi_720p.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:179$4415 in module hdmi_720p.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:169$4414 in module hdmi_720p.
Marked 6 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/textController.v:202$4319 in module $paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/textController.v:149$4277 in module $paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/textController.v:128$4264 in module $paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.
Marked 6 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/textController.v:202$4113 in module $paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/textController.v:149$4071 in module $paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/textController.v:128$4058 in module $paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.
Marked 6 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/textController.v:202$3907 in module $paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/textController.v:149$3865 in module $paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/textController.v:128$3852 in module $paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/ram4kdp.v:11$3738 in module dualPortRam4k.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/font/ami386__8x8.v:5$3736 in module charRom.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/graphicsController.v:147$3654 in module $paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/graphicsController.v:81$3538 in module $paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/ram2kdp.v:11$3484 in module dualPortRam2k.
Marked 1 switch rules as full_case in process $proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:17$3465 in module $paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.
Marked 1 switch rules as full_case in process $proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:11$3456 in module $paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.
Marked 1 switch rules as full_case in process $proc$../../../modules/i2c/verilog/i2cMaster.v:169$3370 in module $paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.
Marked 1 switch rules as full_case in process $proc$../../../modules/i2c/verilog/i2cMaster.v:112$3321 in module $paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6518 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6513 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6508 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6503 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6498 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6493 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6488 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6483 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6478 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6473 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6468 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6463 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6458 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6453 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6448 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6443 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6438 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6433 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6428 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6423 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6418 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6413 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6408 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6403 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6398 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6393 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6388 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6383 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6378 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6373 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6368 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:102$6363 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:190$6332 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:163$6310 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:116$6265 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/or1420/verilog/fetchStage.v:110$6253 in module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Marked 1 switch rules as full_case in process $proc$../../../modules/uart/verilog/uartTx.v:102$3065 in module uartTx.
Marked 1 switch rules as full_case in process $proc$../../../modules/uart/verilog/uartTx.v:79$3064 in module uartTx.
Marked 1 switch rules as full_case in process $proc$../../../modules/uart/verilog/uartTx.v:36$3018 in module uartTx.
Marked 1 switch rules as full_case in process $proc$../../../modules/uart/verilog/uartRx.v:123$2295 in module uartRx.
Marked 1 switch rules as full_case in process $proc$../../../modules/uart/verilog/uartRx.v:93$2267 in module uartRx.
Marked 1 switch rules as full_case in process $proc$../../../modules/uart/verilog/uartRx.v:54$2266 in module uartRx.
Marked 1 switch rules as full_case in process $proc$../../../modules/uart/verilog/uartBus.v:223$2184 in module $paramod\uartBus\baseAddress=32'01010000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$../../../modules/uart/verilog/uartBus.v:68$2083 in module $paramod\uartBus\baseAddress=32'01010000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$../../../modules/uart/verilog/uartBus.v:61$2078 in module $paramod\uartBus\baseAddress=32'01010000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$../../../modules/sdram/verilog/sdram.v:407$1971 in module $paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.
Marked 1 switch rules as full_case in process $proc$../../../modules/sdram/verilog/sdram.v:196$1805 in module $paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.
Marked 1 switch rules as full_case in process $proc$../../../modules/support/verilog/synchroFlop.v:15$3219 in module synchroFlop.
Marked 1 switch rules as full_case in process $proc$../../../modules/support/verilog/synchroFlop.v:11$3217 in module synchroFlop.
Marked 1 switch rules as full_case in process $proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:216$1456 in module $paramod\ramDmaCi\customId=8'00010100.
Marked 1 switch rules as full_case in process $proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:130$1342 in module $paramod\ramDmaCi\customId=8'00010100.
Marked 1 switch rules as full_case in process $proc$../../../modules/gpio/verilog/7segScanning.v:21$1233 in module sevenSegScanning.
Marked 2 switch rules as full_case in process $proc$../../../modules/profileCi/verilog/profileCi.v:64$1175 in module $paramod\profileCi\customId=8'00001100.
Marked 1 switch rules as full_case in process $proc$../../../modules/camera/verilog/camera.v:207$1035 in module $paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.
Marked 1 switch rules as full_case in process $proc$../../../modules/camera/verilog/camera.v:150$1001 in module $paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.
Marked 1 switch rules as full_case in process $proc$../../../modules/hdmi_720p/verilog/screens.v:392$882 in module $paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.
Marked 1 switch rules as full_case in process $proc$../../../modules/spi/verilog/spiBus.v:78$678 in module $paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.
Marked 1 switch rules as full_case in process $proc$../../../modules/bios/verilog/bios.v:77$613 in module bios.
Marked 1 switch rules as full_case in process $proc$../../../modules/bus_arbiter/verilog/busArbiter.v:108$440 in module busArbiter.
Marked 1 switch rules as full_case in process $proc$../../../modules/bus_arbiter/verilog/busArbiter.v:89$439 in module busArbiter.
Marked 1 switch rules as full_case in process $proc$../../../modules/bus_arbiter/verilog/busArbiter.v:39$341 in module busArbiter.
Marked 1 switch rules as full_case in process $proc$../verilog/or1420SingleCore.v:79$231 in module or1420SingleCore.
Removed a total of 0 dead cases.

67.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 67 redundant assignments.
Promoted 543 assignments to connections.

67.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$229'.
  Set init value: \Q = 1'0

67.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\synchroFlop.$proc$../../../modules/support/verilog/synchroFlop.v:15$3219'.
Found async reset \s_reset0 in `\synchroFlop.$proc$../../../modules/support/verilog/synchroFlop.v:11$3217'.
Found async reset \s_pllLocked in `\or1420SingleCore.$proc$../verilog/or1420SingleCore.v:79$231'.

67.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 4 switches.
<suppressed ~224 debug messages>

67.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$229'.
Creating decoders for process `\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$228'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
Creating decoders for process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$180'.
     1/3: $1$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$179_EN[3:0]$186
     2/3: $1$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$179_DATA[3:0]$185
     3/3: $1$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$179_ADDR[3:0]$184
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$122'.
     1/3: $1$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$120_EN[3:0]$128
     2/3: $1$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$120_DATA[3:0]$127
     3/3: $1$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$120_ADDR[3:0]$126
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$121'.
Creating decoders for process `\uartFifoMemory.$proc$../../../modules/uart/verilog/uartFifoMemory.v:12$6641'.
     1/3: $1$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6648
     2/3: $1$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_DATA[7:0]$6647
     3/3: $1$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_ADDR[3:0]$6646
Creating decoders for process `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:20$6630'.
     1/3: $1$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:22$6620_EN[31:0]$6637
     2/3: $1$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:22$6620_DATA[31:0]$6636
     3/3: $1$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:22$6620_ADDR[8:0]$6635
Creating decoders for process `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:14$6621'.
     1/3: $1$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6628
     2/3: $1$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_DATA[31:0]$6627
     3/3: $1$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_ADDR[8:0]$6626
Creating decoders for process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:30$6610'.
     1/3: $1$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN[7:0]$6617
     2/3: $1$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_DATA[7:0]$6616
     3/3: $1$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_ADDR[10:0]$6615
Creating decoders for process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:24$6601'.
     1/3: $1$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN[7:0]$6608
     2/3: $1$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_DATA[7:0]$6607
     3/3: $1$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_ADDR[10:0]$6606
Creating decoders for process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:18$6592'.
     1/3: $1$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN[7:0]$6599
     2/3: $1$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_DATA[7:0]$6598
     3/3: $1$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_ADDR[10:0]$6597
Creating decoders for process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:12$6583'.
     1/3: $1$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN[7:0]$6590
     2/3: $1$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_DATA[7:0]$6589
     3/3: $1$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_ADDR[10:0]$6588
Creating decoders for process `\lutRam32x1.$proc$../../../modules/or1420/verilog/lutram_32x1.v:12$6571'.
     1/3: $1$memwr$\mem$../../../modules/or1420/verilog/lutram_32x1.v:13$6569_EN[0:0]$6578
     2/3: $1$memwr$\mem$../../../modules/or1420/verilog/lutram_32x1.v:13$6569_DATA[0:0]$6577
     3/3: $1$memwr$\mem$../../../modules/or1420/verilog/lutram_32x1.v:13$6569_ADDR[4:0]$6576
Creating decoders for process `\adder.$proc$../../../modules/or1420/verilog/adder.v:43$6559'.
     1/1: $0\flagOut[0:0]
Creating decoders for process `\adder.$proc$../../../modules/or1420/verilog/adder.v:23$6557'.
     1/3: $0\s_carryIn[32:0] [32:1]
     2/3: $0\s_carryIn[32:0] [0]
     3/3: $0\s_oppB[32:0]
Creating decoders for process `\logicUnit.$proc$../../../modules/or1420/verilog/logicUnit.v:6$6545'.
     1/3: $0\result[31:0] [31:16]
     2/3: $0\result[31:0] [7:0]
     3/3: $0\result[31:0] [15:8]
Creating decoders for process `\shifter.$proc$../../../modules/or1420/verilog/shifter.v:19$6538'.
     1/1: $0\result[31:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:847$6218'.
     1/7: $0\customInstructionWriteRd[0:0]
     2/7: $0\customInstructionReadRb[0:0]
     3/7: $0\customInstructionReadRa[0:0]
     4/7: $0\customInstructionD[4:0]
     5/7: $0\customInstructionB[4:0]
     6/7: $0\customInstructionA[4:0]
     7/7: $0\customInatructionN[7:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:838$6204'.
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:832$6195'.
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:826$6188'.
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:816$6177'.
     1/1: $0\s_isCustomReg[0:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:810$6169'.
     1/1: $0\exeForwardCntrlB[1:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:803$6152'.
     1/1: $0\exeForwardCntrlA[1:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:796$6137'.
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:791$6126'.
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:771$6092'.
     1/1: $0\s_irqRequestReg[3:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:765$6087'.
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:760$6076'.
     1/1: $0\s_exceptionModeReg[2:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:748$6054'.
     1/1: $0\s_rfeDelayReg[1:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:744$6047'.
     1/1: $0\exeRfe[0:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:740$6043'.
     1/1: $0\s_nopDelayReg[1:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:733$6034'.
     1/1: $0\exeSoftReset[0:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:729$6029'.
     1/1: $0\exeMult[0:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:720$6017'.
     1/1: $0\exeShiftCntrl[2:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:680$5957'.
     1/1: $0\exeSprControl[1:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:674$5950'.
     1/1: $0\exeLogicCntrl[2:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:629$5890'.
     1/1: $0\exeImmediate[15:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:619$5880'.
     1/1: $0\exeFlagMode[3:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:612$5871'.
     1/1: $0\exeLink[0:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:605$5864'.
     1/1: $0\exeJumpMode[1:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:587$5847'.
     1/2: $2\s_exeLoadModeReg[2:0]
     2/2: $1\s_exeLoadModeReg[2:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:560$5822'.
     1/2: $2\memStoreMode[1:0]
     2/2: $1\memStoreMode[1:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:547$5805'.
     1/1: $0\exeUpdateFlags[0:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:535$5786'.
     1/1: $0\exeAdderCntrl[1:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:478$5724'.
     1/1: $0\exePortBData[31:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:424$5668'.
     1/1: $0\exePortAData[31:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:408$5651'.
     1/1: $0\wbWriteEnable[0:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:231$5417'.
     1/1: $0\wbWriteIndex[4:0]
Creating decoders for process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:79$5238'.
     1/1: $0\exeProgramCounter[29:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:206$5237'.
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:205$5236'.
     1/1: $0\s_savedCiDataReg[31:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:161$5215'.
     1/1: $0\wbWriteData[31:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:145$5197'.
     1/4: $0\s_savedCarryReg[0:0]
     2/4: $0\s_carryReg[0:0]
     3/4: $0\s_savedFlagReg[0:0]
     4/4: $0\s_flagReg[0:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:137$5185'.
     1/1: $0\memStoreData[31:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:131$5184'.
     1/1: $0\s_memStoreDataNext[31:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:127$5182'.
     1/1: $0\s_savedPcReg[29:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:126$5180'.
     1/1: $0\s_jumpPcReg[29:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:125$5178'.
     1/1: $0\s_delaySlotReg[0:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:124$5177'.
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:106$5151'.
     1/1: $0\doJump[0:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:88$5148'.
     1/2: $0\s_opperantB[31:0]
     2/2: $0\s_opperantA[31:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:85$5146'.
     1/1: $0\wbWriteIndex[4:0]
Creating decoders for process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:72$5143'.
     1/3: $0\wbWriteEnable[0:0]
     2/3: $0\memLoadMode[2:0]
     3/3: $0\memStoreMode[1:0]
Creating decoders for process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:43$5108'.
Creating decoders for process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:33$5107'.
     1/1: $0\exceptionVector[31:0]
Creating decoders for process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:19$5105'.
     1/1: $0\sprDataOut[31:0]
Creating decoders for process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:16$5100'.
     1/1: $0\s_exceptionReg[2:0]
Creating decoders for process `\memoryStage.$proc$../../../modules/or1420/verilog/memoryStage.v:15$5097'.
     1/4: $0\wbWriteData[31:0]
     2/4: $0\wbWriteEnable[0:0]
     3/4: $0\wbWriteIndex[4:0]
     4/4: $0\wbStageLoadPending[0:0]
Creating decoders for process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:222$5078'.
Creating decoders for process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:208$5063'.
     1/1: $0\s_busStateNext[2:0]
Creating decoders for process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:189$5040'.
Creating decoders for process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:181$5035'.
     1/1: $0\s_stateNext[1:0]
Creating decoders for process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:161$5026'.
     1/1: $0\cpuDataOut[31:0]
Creating decoders for process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:129$4967'.
     1/1: $0\s_dataFromCpu[31:0]
Creating decoders for process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:123$4964'.
Creating decoders for process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:96$4956'.
     1/1: $0\s_byteEnablesReg[3:0]
Creating decoders for process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:81$4944'.
Creating decoders for process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:67$4935'.
Creating decoders for process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:166$4913'.
Creating decoders for process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:143$4897'.
Creating decoders for process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:128$4880'.
     1/1: $0\s_stateNext[3:0]
Creating decoders for process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:120$4877'.
Creating decoders for process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:101$4856'.
Creating decoders for process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:90$4836'.
Creating decoders for process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:69$4819'.
Creating decoders for process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:51$4805'.
Creating decoders for process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:291$4758'.
Creating decoders for process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:242$4723'.
     1/1: $0\s_stateNext[5:0]
Creating decoders for process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:234$4720'.
Creating decoders for process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:189$4655'.
     1/1: $0\s_cntrlNext[5:0]
Creating decoders for process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:181$4652'.
Creating decoders for process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:150$4609'.
Creating decoders for process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:135$4565'.
Creating decoders for process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:106$4502'.
Creating decoders for process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:81$4451'.
Creating decoders for process `\queueMemory.$proc$../../../modules/bus_arbiter/verilog/queueMemory.v:10$4438'.
     1/3: $1$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4446
     2/3: $1$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_DATA[31:0]$4445
     3/3: $1$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_ADDR[4:0]$4444
Creating decoders for process `\biosRom.$proc$../../../modules/bios/verilog/bios1_rom.v:5$4436'.
     1/1: $0\romData[31:0]
Creating decoders for process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:231$4433'.
     1/2: $0\s_verticalCounter[9:0]
     2/2: $0\s_verticalState[1:0]
Creating decoders for process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:221$4432'.
     1/1: $1\s_verticalReloadValue[9:0]
Creating decoders for process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:211$4431'.
     1/1: $1\s_verticalNextState[1:0]
Creating decoders for process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:189$4416'.
     1/2: $0\s_horizontalCounter[10:0]
     2/2: $0\s_horizontalState[1:0]
Creating decoders for process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:179$4415'.
     1/1: $1\s_horizontalReloadValue[10:0]
Creating decoders for process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:169$4414'.
     1/1: $1\s_horizontalNextState[1:0]
Creating decoders for process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:145$4387'.
Creating decoders for process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:124$4365'.
Creating decoders for process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$4358'.
Creating decoders for process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4319'.
     1/4: $0\s_clearLine[0:0]
     2/4: $0\s_screenOffsetReg[12:0]
     3/4: $0\s_cursorYPos[6:0]
     4/4: $0\s_cursorXPos[6:0]
Creating decoders for process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:177$4285'.
Creating decoders for process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:167$4278'.
Creating decoders for process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$4277'.
     1/1: $0\s_ciResult[31:0]
Creating decoders for process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$4264'.
     1/1: $0\s_maxLines[6:0]
Creating decoders for process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:125$4261'.
Creating decoders for process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4229'.
Creating decoders for process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$4159'.
Creating decoders for process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$4152'.
Creating decoders for process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4113'.
     1/4: $0\s_clearLine[0:0]
     2/4: $0\s_screenOffsetReg[12:0]
     3/4: $0\s_cursorYPos[6:0]
     4/4: $0\s_cursorXPos[6:0]
Creating decoders for process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:177$4079'.
Creating decoders for process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:167$4072'.
Creating decoders for process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$4071'.
     1/1: $0\s_ciResult[31:0]
Creating decoders for process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$4058'.
     1/1: $0\s_maxLines[6:0]
Creating decoders for process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:125$4055'.
Creating decoders for process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4023'.
Creating decoders for process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$3953'.
Creating decoders for process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$3946'.
Creating decoders for process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$3907'.
     1/4: $0\s_clearLine[0:0]
     2/4: $0\s_screenOffsetReg[12:0]
     3/4: $0\s_cursorYPos[6:0]
     4/4: $0\s_cursorXPos[6:0]
Creating decoders for process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:177$3873'.
Creating decoders for process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:167$3866'.
Creating decoders for process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$3865'.
     1/1: $0\s_ciResult[31:0]
Creating decoders for process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$3852'.
     1/1: $0\s_maxLines[6:0]
Creating decoders for process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:125$3849'.
Creating decoders for process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$3817'.
Creating decoders for process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$3747'.
Creating decoders for process `\dualPortRam4k.$proc$../../../modules/hdmi_720p/verilog/ram4kdp.v:16$3745'.
Creating decoders for process `\dualPortRam4k.$proc$../../../modules/hdmi_720p/verilog/ram4kdp.v:11$3738'.
     1/3: $1$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3744
     2/3: $1$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_DATA[7:0]$3743
     3/3: $1$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_ADDR[11:0]$3742
Creating decoders for process `\charRom.$proc$../../../modules/hdmi_720p/font/ami386__8x8.v:5$3736'.
     1/1: $0\data[7:0]
Creating decoders for process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:168$3689'.
Creating decoders for process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:147$3654'.
     1/1: $0\s_dmaStateNext[3:0]
Creating decoders for process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
Creating decoders for process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:81$3538'.
     1/1: $0\s_selectedData[31:0]
Creating decoders for process `\dualPortRam2k.$proc$../../../modules/hdmi_720p/verilog/ram2kdp.v:16$3491'.
Creating decoders for process `\dualPortRam2k.$proc$../../../modules/hdmi_720p/verilog/ram2kdp.v:11$3484'.
     1/3: $1$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3490
     2/3: $1$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_DATA[31:0]$3489
     3/3: $1$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_ADDR[8:0]$3488
Creating decoders for process `$paramod\counter\WIDTH=s32'00000000000000000000000000100000.$proc$../../../modules/profileCi/verilog/counter.v:8$3474'.
Creating decoders for process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:17$3465'.
     1/3: $1$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3473
     2/3: $1$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_DATA[31:0]$3472
     3/3: $1$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_ADDR[10:0]$3471
Creating decoders for process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:11$3456'.
     1/3: $1$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3464
     2/3: $1$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_DATA[31:0]$3463
     3/3: $1$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_ADDR[10:0]$3462
Creating decoders for process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:225$3444'.
Creating decoders for process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:200$3383'.
Creating decoders for process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:169$3370'.
     1/1: $0\s_sdaNext[0:0]
Creating decoders for process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:147$3336'.
Creating decoders for process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:112$3321'.
     1/1: $0\s_stateMachineNext[4:0]
Creating decoders for process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:94$3286'.
Creating decoders for process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:79$3278'.
Creating decoders for process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:0$3256'.
Creating decoders for process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:66$3249'.
Creating decoders for process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:30$3247'.
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6518'.
     1/1: $0\s_validBits[31:31]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6513'.
     1/1: $0\s_validBits[30:30]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6508'.
     1/1: $0\s_validBits[29:29]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6503'.
     1/1: $0\s_validBits[28:28]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6498'.
     1/1: $0\s_validBits[27:27]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6493'.
     1/1: $0\s_validBits[26:26]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6488'.
     1/1: $0\s_validBits[25:25]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6483'.
     1/1: $0\s_validBits[24:24]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6478'.
     1/1: $0\s_validBits[23:23]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6473'.
     1/1: $0\s_validBits[22:22]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6468'.
     1/1: $0\s_validBits[21:21]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6463'.
     1/1: $0\s_validBits[20:20]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6458'.
     1/1: $0\s_validBits[19:19]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6453'.
     1/1: $0\s_validBits[18:18]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6448'.
     1/1: $0\s_validBits[17:17]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6443'.
     1/1: $0\s_validBits[16:16]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6438'.
     1/1: $0\s_validBits[15:15]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6433'.
     1/1: $0\s_validBits[14:14]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6428'.
     1/1: $0\s_validBits[13:13]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6423'.
     1/1: $0\s_validBits[12:12]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6418'.
     1/1: $0\s_validBits[11:11]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6413'.
     1/1: $0\s_validBits[10:10]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6408'.
     1/1: $0\s_validBits[9:9]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6403'.
     1/1: $0\s_validBits[8:8]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6398'.
     1/1: $0\s_validBits[7:7]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6393'.
     1/1: $0\s_validBits[6:6]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6388'.
     1/1: $0\s_validBits[5:5]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6383'.
     1/1: $0\s_validBits[4:4]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6378'.
     1/1: $0\s_validBits[3:3]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6373'.
     1/1: $0\s_validBits[2:2]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6368'.
     1/1: $0\s_validBits[1:1]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6363'.
     1/1: $0\s_validBits[0:0]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:201$6341'.
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:190$6332'.
     1/1: $0\s_nextBusState[2:0]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:172$6315'.
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:163$6310'.
     1/1: $0\s_nextState[2:0]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:149$6302'.
     1/2: $0\validInstruction[0:0]
     2/2: $0\instruction[31:0]
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:131$6275'.
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:116$6265'.
     1/3: $1$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6272
     2/3: $1$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_DATA[31:0]$6271
     3/3: $1$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_ADDR[8:0]$6270
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:110$6253'.
     1/3: $1$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6264
     2/3: $1$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_DATA[20:0]$6263
     3/3: $1$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_ADDR[4:0]$6262
Creating decoders for process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:69$6228'.
Creating decoders for process `\decimalCounter.$proc$../../../modules/support/verilog/decimalCounter.v:13$3212'.
Creating decoders for process `\sdramFifo.$proc$../../../modules/sdram/verilog/sdramFifo.v:22$3159'.
Creating decoders for process `\baudGenerator.$proc$../../../modules/uart/verilog/baudGenerator.v:17$3151'.
Creating decoders for process `\uartTxFifo.$proc$../../../modules/uart/verilog/uartTxFifo.v:24$3123'.
Creating decoders for process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:111$3078'.
Creating decoders for process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:102$3065'.
     1/1: $0\s_stateMachineNext[1:0]
Creating decoders for process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:79$3064'.
     1/1: $0\s_halfBitLoadValue[4:0]
Creating decoders for process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:77$3063'.
Creating decoders for process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:64$3047'.
Creating decoders for process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:36$3018'.
     1/1: $0\s_mux2[0:0]
Creating decoders for process `\uartRxFifo.$proc$../../../modules/uart/verilog/uartRxFifo.v:42$2381'.
Creating decoders for process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:140$2296'.
Creating decoders for process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:123$2295'.
     1/1: $0\s_isBreak[0:0]
Creating decoders for process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:101$2272'.
Creating decoders for process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:93$2267'.
     1/1: $0\s_stateMachineNext[1:0]
Creating decoders for process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:54$2266'.
     1/2: $0\s_dataBits[7:0]
     2/2: $0\s_bitCounterLoadValue[3:0]
Creating decoders for process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:47$2261'.
Creating decoders for process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:27$2226'.
Creating decoders for process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:223$2184'.
     1/1: $0\s_rxAvailableNext[0:0]
Creating decoders for process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:214$2169'.
Creating decoders for process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:164$2133'.
Creating decoders for process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:97$2085'.
Creating decoders for process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:68$2083'.
     1/2: $0\s_selectedDataIn[7:0]
     2/2: $0\s_requiredByteEnables[3:0]
Creating decoders for process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:61$2078'.
     1/1: $0\s_readStateNext[1:0]
Creating decoders for process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
Creating decoders for process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
     1/9: $0\s_sdramAddrReg[12:0]
     2/9: $0\s_sdramBaReg[1:0]
     3/9: $0\s_sdramDqmNReg[1:0]
     4/9: $0\s_sdramWeNReg[0:0]
     5/9: $0\s_sdramCasNReg[0:0]
     6/9: $0\s_sdramRasNReg[0:0]
     7/9: $0\s_sdramCsNReg[0:0]
     8/9: $0\s_sdramEnableDataOutReg[0:0]
     9/9: $0\s_sdramDataOutReg[15:0]
Creating decoders for process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:400$1958'.
Creating decoders for process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:255$1865'.
Creating decoders for process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:241$1839'.
Creating decoders for process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:235$1838'.
Creating decoders for process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:196$1805'.
     1/1: $0\s_sdramNextState[5:0]
Creating decoders for process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:171$1776'.
Creating decoders for process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:147$1725'.
Creating decoders for process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
Creating decoders for process `$paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/or1420Top.v:318$1579'.
Creating decoders for process `$paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/or1420Top.v:258$1571'.
Creating decoders for process `\synchroFlop.$proc$../../../modules/support/verilog/synchroFlop.v:15$3219'.
     1/1: $0\s_states[2:1]
Creating decoders for process `\synchroFlop.$proc$../../../modules/support/verilog/synchroFlop.v:11$3217'.
     1/1: $0\s_states[0:0]
Creating decoders for process `$paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.$proc$../../../modules/i2c/verilog/i2cCustomInstr.v:28$1539'.
Creating decoders for process `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.$proc$../../../modules/delay/verilog/delayIse.v:98$1518'.
Creating decoders for process `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.$proc$../../../modules/delay/verilog/delayIse.v:81$1495'.
Creating decoders for process `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.$proc$../../../modules/delay/verilog/delayIse.v:64$1477'.
Creating decoders for process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:216$1456'.
     1/1: $0\s_result[31:0]
Creating decoders for process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:194$1426'.
Creating decoders for process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:169$1397'.
Creating decoders for process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:146$1369'.
Creating decoders for process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:130$1342'.
     1/1: $0\s_dmaNextState[3:0]
Creating decoders for process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:72$1328'.
Creating decoders for process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:52$1303'.
Creating decoders for process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:40$1300'.
Creating decoders for process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:84$1272'.
Creating decoders for process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:66$1265'.
Creating decoders for process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:34$1237'.
Creating decoders for process `\sevenSegScanning.$proc$../../../modules/gpio/verilog/7segScanning.v:21$1233'.
     1/1: $0\segmentSelect[7:0]
Creating decoders for process `\sevenSegScanning.$proc$../../../modules/gpio/verilog/7segScanning.v:15$1221'.
Creating decoders for process `\sevenSegScanning.$proc$../../../modules/gpio/verilog/7segScanning.v:10$1214'.
Creating decoders for process `$paramod\profileCi\customId=8'00001100.$proc$../../../modules/profileCi/verilog/profileCi.v:64$1175'.
     1/1: $0\result[31:0]
Creating decoders for process `$paramod\profileCi\customId=8'00001100.$proc$../../../modules/profileCi/verilog/profileCi.v:24$1132'.
Creating decoders for process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
Creating decoders for process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:207$1035'.
     1/1: $0\s_stateMachineNext[2:0]
Creating decoders for process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:172$1004'.
Creating decoders for process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:150$1001'.
     1/1: $0\s_selectedResult[31:0]
Creating decoders for process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
Creating decoders for process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:93$935'.
Creating decoders for process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:79$934'.
Creating decoders for process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:468$895'.
Creating decoders for process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:400$883'.
Creating decoders for process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:392$882'.
     1/1: $0\s_selectedGrayData[7:0]
Creating decoders for process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:355$823'.
Creating decoders for process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:339$822'.
Creating decoders for process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:291$804'.
Creating decoders for process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:176$790'.
Creating decoders for process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:139$768'.
Creating decoders for process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:93$745'.
Creating decoders for process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:191$733'.
Creating decoders for process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:125$716'.
Creating decoders for process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:98$679'.
Creating decoders for process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:78$678'.
     1/1: $0\s_ciResult[31:0]
Creating decoders for process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:49$645'.
Creating decoders for process `\bios.$proc$../../../modules/bios/verilog/bios.v:88$630'.
Creating decoders for process `\bios.$proc$../../../modules/bios/verilog/bios.v:77$613'.
     1/1: $0\s_stateMachineNext[3:0]
Creating decoders for process `\bios.$proc$../../../modules/bios/verilog/bios.v:58$594'.
Creating decoders for process `\bios.$proc$../../../modules/bios/verilog/bios.v:32$561'.
Creating decoders for process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:108$440'.
     1/1: $0\s_toBeQueuedMask[31:0]
Creating decoders for process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:89$439'.
     1/1: $0\s_groupSelect[2:0]
Creating decoders for process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:82$434'.
Creating decoders for process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:51$368'.
Creating decoders for process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:39$341'.
     1/1: $0\s_stateNext[2:0]
Creating decoders for process `\or1420SingleCore.$proc$../verilog/or1420SingleCore.v:79$231'.
     1/1: $0\s_resetCountReg[4:0]

67.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\adder.\flagOut' from process `\adder.$proc$../../../modules/or1420/verilog/adder.v:43$6559'.
No latch inferred for signal `\adder.\s_oppB' from process `\adder.$proc$../../../modules/or1420/verilog/adder.v:23$6557'.
No latch inferred for signal `\adder.\s_carryIn' from process `\adder.$proc$../../../modules/or1420/verilog/adder.v:23$6557'.
No latch inferred for signal `\logicUnit.\result' from process `\logicUnit.$proc$../../../modules/or1420/verilog/logicUnit.v:6$6545'.
No latch inferred for signal `\shifter.\result' from process `\shifter.$proc$../../../modules/or1420/verilog/shifter.v:19$6538'.
No latch inferred for signal `\executeStage.\s_memStoreDataNext' from process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:131$5184'.
No latch inferred for signal `\executeStage.\doJump' from process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:106$5151'.
No latch inferred for signal `\executeStage.\s_opperantA' from process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:88$5148'.
No latch inferred for signal `\executeStage.\s_opperantB' from process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:88$5148'.
No latch inferred for signal `\sprUnit.\exceptionVector' from process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:33$5107'.
No latch inferred for signal `\sprUnit.\sprDataOut' from process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:19$5105'.
No latch inferred for signal `\dCache.\s_busStateNext' from process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:208$5063'.
No latch inferred for signal `\dCache.\s_stateNext' from process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:181$5035'.
No latch inferred for signal `\dCache.\cpuDataOut' from process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:161$5026'.
No latch inferred for signal `\dCache.\s_dataFromCpu' from process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:129$4967'.
No latch inferred for signal `\spiShiftQuad.\s_stateNext' from process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:128$4880'.
No latch inferred for signal `\spiShiftSingle.\s_stateNext' from process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:242$4723'.
No latch inferred for signal `\spiShiftSingle.\s_cntrlNext' from process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:189$4655'.
No latch inferred for signal `\hdmi_720p.\s_verticalReloadValue' from process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:221$4432'.
No latch inferred for signal `\hdmi_720p.\s_verticalNextState' from process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:211$4431'.
No latch inferred for signal `\hdmi_720p.\s_horizontalReloadValue' from process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:179$4415'.
No latch inferred for signal `\hdmi_720p.\s_horizontalNextState' from process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:169$4414'.
No latch inferred for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_ciResult' from process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$4277'.
No latch inferred for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_maxLines' from process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$4264'.
No latch inferred for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_ciResult' from process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$4071'.
No latch inferred for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_maxLines' from process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$4058'.
No latch inferred for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_ciResult' from process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$3865'.
No latch inferred for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_maxLines' from process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$3852'.
No latch inferred for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_dmaStateNext' from process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:147$3654'.
No latch inferred for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_selectedData' from process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:81$3538'.
No latch inferred for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_sdaNext' from process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:169$3370'.
No latch inferred for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_stateMachineNext' from process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:112$3321'.
No latch inferred for signal `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.\s_countValues[0]' from process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:0$3256'.
No latch inferred for signal `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.\s_countValues[1]' from process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:0$3256'.
No latch inferred for signal `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.\s_countValues[2]' from process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:0$3256'.
No latch inferred for signal `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.\s_countValues[3]' from process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:0$3256'.
No latch inferred for signal `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.\s_countValues[4]' from process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:0$3256'.
No latch inferred for signal `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.\s_countValues[5]' from process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:0$3256'.
No latch inferred for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_nextBusState' from process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:190$6332'.
No latch inferred for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_nextState' from process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:163$6310'.
No latch inferred for signal `\uartTx.\s_stateMachineNext' from process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:102$3065'.
No latch inferred for signal `\uartTx.\s_halfBitLoadValue' from process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:79$3064'.
No latch inferred for signal `\uartTx.\s_mux2' from process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:36$3018'.
No latch inferred for signal `\uartRx.\s_isBreak' from process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:123$2295'.
No latch inferred for signal `\uartRx.\s_stateMachineNext' from process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:93$2267'.
No latch inferred for signal `\uartRx.\s_bitCounterLoadValue' from process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:54$2266'.
No latch inferred for signal `\uartRx.\s_dataBits' from process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:54$2266'.
No latch inferred for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_rxAvailableNext' from process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:223$2184'.
No latch inferred for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_requiredByteEnables' from process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:68$2083'.
No latch inferred for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_selectedDataIn' from process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:68$2083'.
No latch inferred for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_readStateNext' from process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:61$2078'.
No latch inferred for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramNextState' from process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:196$1805'.
No latch inferred for signal `$paramod\ramDmaCi\customId=8'00010100.\s_result' from process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:216$1456'.
No latch inferred for signal `$paramod\ramDmaCi\customId=8'00010100.\s_dmaNextState' from process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:130$1342'.
No latch inferred for signal `\sevenSegScanning.\segmentSelect' from process `\sevenSegScanning.$proc$../../../modules/gpio/verilog/7segScanning.v:21$1233'.
No latch inferred for signal `$paramod\profileCi\customId=8'00001100.\result' from process `$paramod\profileCi\customId=8'00001100.$proc$../../../modules/profileCi/verilog/profileCi.v:64$1175'.
No latch inferred for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_stateMachineNext' from process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:207$1035'.
No latch inferred for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_selectedResult' from process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:150$1001'.
No latch inferred for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_selectedGrayData' from process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:392$882'.
No latch inferred for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_ciResult' from process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:78$678'.
No latch inferred for signal `\bios.\s_stateMachineNext' from process `\bios.$proc$../../../modules/bios/verilog/bios.v:77$613'.
No latch inferred for signal `\busArbiter.\s_toBeQueuedMask' from process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:108$440'.
No latch inferred for signal `\busArbiter.\s_groupSelect' from process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:89$439'.
No latch inferred for signal `\busArbiter.\s_stateNext' from process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:39$341'.

67.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$228'.
  created $dff cell `$procdff$7987' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$177_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$178_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$179_ADDR' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$180'.
  created $dff cell `$procdff$7988' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$179_DATA' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$180'.
  created $dff cell `$procdff$7989' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$179_EN' using process `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$180'.
  created $dff cell `$procdff$7990' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$118_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$119_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$120_ADDR' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$122'.
  created $dff cell `$procdff$7991' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$120_DATA' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$122'.
  created $dff cell `$procdff$7992' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$120_EN' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$122'.
  created $dff cell `$procdff$7993' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$121'.
  created direct connection (no actual register cell created).
Creating register for signal `\uartFifoMemory.$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_ADDR' using process `\uartFifoMemory.$proc$../../../modules/uart/verilog/uartFifoMemory.v:12$6641'.
  created $dff cell `$procdff$7994' with positive edge clock.
Creating register for signal `\uartFifoMemory.$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_DATA' using process `\uartFifoMemory.$proc$../../../modules/uart/verilog/uartFifoMemory.v:12$6641'.
  created $dff cell `$procdff$7995' with positive edge clock.
Creating register for signal `\uartFifoMemory.$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN' using process `\uartFifoMemory.$proc$../../../modules/uart/verilog/uartFifoMemory.v:12$6641'.
  created $dff cell `$procdff$7996' with positive edge clock.
Creating register for signal `\sram512X32Dp.\dataOutB' using process `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:20$6630'.
  created $dff cell `$procdff$7997' with positive edge clock.
Creating register for signal `\sram512X32Dp.$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:22$6620_ADDR' using process `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:20$6630'.
  created $dff cell `$procdff$7998' with positive edge clock.
Creating register for signal `\sram512X32Dp.$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:22$6620_DATA' using process `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:20$6630'.
  created $dff cell `$procdff$7999' with positive edge clock.
Creating register for signal `\sram512X32Dp.$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:22$6620_EN' using process `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:20$6630'.
  created $dff cell `$procdff$8000' with positive edge clock.
Creating register for signal `\sram512X32Dp.\dataOutA' using process `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:14$6621'.
  created $dff cell `$procdff$8001' with positive edge clock.
Creating register for signal `\sram512X32Dp.$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_ADDR' using process `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:14$6621'.
  created $dff cell `$procdff$8002' with positive edge clock.
Creating register for signal `\sram512X32Dp.$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_DATA' using process `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:14$6621'.
  created $dff cell `$procdff$8003' with positive edge clock.
Creating register for signal `\sram512X32Dp.$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN' using process `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:14$6621'.
  created $dff cell `$procdff$8004' with positive edge clock.
Creating register for signal `\dCacheSpm.\dataOut [31:24]' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:30$6610'.
  created $dff cell `$procdff$8005' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_ADDR' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:30$6610'.
  created $dff cell `$procdff$8006' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_DATA' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:30$6610'.
  created $dff cell `$procdff$8007' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:30$6610'.
  created $dff cell `$procdff$8008' with positive edge clock.
Creating register for signal `\dCacheSpm.\dataOut [23:16]' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:24$6601'.
  created $dff cell `$procdff$8009' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_ADDR' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:24$6601'.
  created $dff cell `$procdff$8010' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_DATA' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:24$6601'.
  created $dff cell `$procdff$8011' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:24$6601'.
  created $dff cell `$procdff$8012' with positive edge clock.
Creating register for signal `\dCacheSpm.\dataOut [15:8]' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:18$6592'.
  created $dff cell `$procdff$8013' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_ADDR' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:18$6592'.
  created $dff cell `$procdff$8014' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_DATA' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:18$6592'.
  created $dff cell `$procdff$8015' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:18$6592'.
  created $dff cell `$procdff$8016' with positive edge clock.
Creating register for signal `\dCacheSpm.\dataOut [7:0]' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:12$6583'.
  created $dff cell `$procdff$8017' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_ADDR' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:12$6583'.
  created $dff cell `$procdff$8018' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_DATA' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:12$6583'.
  created $dff cell `$procdff$8019' with positive edge clock.
Creating register for signal `\dCacheSpm.$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN' using process `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:12$6583'.
  created $dff cell `$procdff$8020' with positive edge clock.
Creating register for signal `\lutRam32x1.$memwr$\mem$../../../modules/or1420/verilog/lutram_32x1.v:13$6569_ADDR' using process `\lutRam32x1.$proc$../../../modules/or1420/verilog/lutram_32x1.v:12$6571'.
  created $dff cell `$procdff$8021' with positive edge clock.
Creating register for signal `\lutRam32x1.$memwr$\mem$../../../modules/or1420/verilog/lutram_32x1.v:13$6569_DATA' using process `\lutRam32x1.$proc$../../../modules/or1420/verilog/lutram_32x1.v:12$6571'.
  created $dff cell `$procdff$8022' with positive edge clock.
Creating register for signal `\lutRam32x1.$memwr$\mem$../../../modules/or1420/verilog/lutram_32x1.v:13$6569_EN' using process `\lutRam32x1.$proc$../../../modules/or1420/verilog/lutram_32x1.v:12$6571'.
  created $dff cell `$procdff$8023' with positive edge clock.
Creating register for signal `\decodeStage.\customInatructionN' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:847$6218'.
  created $dff cell `$procdff$8024' with positive edge clock.
Creating register for signal `\decodeStage.\customInstructionA' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:847$6218'.
  created $dff cell `$procdff$8025' with positive edge clock.
Creating register for signal `\decodeStage.\customInstructionB' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:847$6218'.
  created $dff cell `$procdff$8026' with positive edge clock.
Creating register for signal `\decodeStage.\customInstructionD' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:847$6218'.
  created $dff cell `$procdff$8027' with positive edge clock.
Creating register for signal `\decodeStage.\customInstructionReadRa' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:847$6218'.
  created $dff cell `$procdff$8028' with positive edge clock.
Creating register for signal `\decodeStage.\customInstructionReadRb' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:847$6218'.
  created $dff cell `$procdff$8029' with positive edge clock.
Creating register for signal `\decodeStage.\customInstructionWriteRd' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:847$6218'.
  created $dff cell `$procdff$8030' with positive edge clock.
Creating register for signal `\decodeStage.\s_extendedDoneReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:838$6204'.
  created $dff cell `$procdff$8031' with positive edge clock.
Creating register for signal `\decodeStage.\s_doneReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:832$6195'.
  created $dff cell `$procdff$8032' with positive edge clock.
Creating register for signal `\decodeStage.\s_startReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:826$6188'.
  created $dff cell `$procdff$8033' with positive edge clock.
Creating register for signal `\decodeStage.\s_isCustomReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:816$6177'.
  created $dff cell `$procdff$8034' with positive edge clock.
Creating register for signal `\decodeStage.\exeForwardCntrlB' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:810$6169'.
  created $dff cell `$procdff$8035' with positive edge clock.
Creating register for signal `\decodeStage.\exeForwardCntrlA' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:803$6152'.
  created $dff cell `$procdff$8036' with positive edge clock.
Creating register for signal `\decodeStage.\s_flushReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:796$6137'.
  created $dff cell `$procdff$8037' with positive edge clock.
Creating register for signal `\decodeStage.\s_inExcepModeReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:791$6126'.
  created $dff cell `$procdff$8038' with positive edge clock.
Creating register for signal `\decodeStage.\s_irqRequestReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:771$6092'.
  created $dff cell `$procdff$8039' with positive edge clock.
Creating register for signal `\decodeStage.\s_dCacheErrorReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:765$6087'.
  created $dff cell `$procdff$8040' with positive edge clock.
Creating register for signal `\decodeStage.\s_exceptionModeReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:760$6076'.
  created $dff cell `$procdff$8041' with positive edge clock.
Creating register for signal `\decodeStage.\s_rfeDelayReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:748$6054'.
  created $dff cell `$procdff$8042' with positive edge clock.
Creating register for signal `\decodeStage.\exeRfe' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:744$6047'.
  created $dff cell `$procdff$8043' with positive edge clock.
Creating register for signal `\decodeStage.\s_nopDelayReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:740$6043'.
  created $dff cell `$procdff$8044' with positive edge clock.
Creating register for signal `\decodeStage.\exeSoftReset' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:733$6034'.
  created $dff cell `$procdff$8045' with positive edge clock.
Creating register for signal `\decodeStage.\exeMult' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:729$6029'.
  created $dff cell `$procdff$8046' with positive edge clock.
Creating register for signal `\decodeStage.\exeShiftCntrl' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:720$6017'.
  created $dff cell `$procdff$8047' with positive edge clock.
Creating register for signal `\decodeStage.\exeSprControl' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:680$5957'.
  created $dff cell `$procdff$8048' with positive edge clock.
Creating register for signal `\decodeStage.\exeLogicCntrl' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:674$5950'.
  created $dff cell `$procdff$8049' with positive edge clock.
Creating register for signal `\decodeStage.\exeImmediate' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:629$5890'.
  created $dff cell `$procdff$8050' with positive edge clock.
Creating register for signal `\decodeStage.\exeFlagMode' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:619$5880'.
  created $dff cell `$procdff$8051' with positive edge clock.
Creating register for signal `\decodeStage.\exeLink' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:612$5871'.
  created $dff cell `$procdff$8052' with positive edge clock.
Creating register for signal `\decodeStage.\exeJumpMode' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:605$5864'.
  created $dff cell `$procdff$8053' with positive edge clock.
Creating register for signal `\decodeStage.\s_exeLoadModeReg' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:587$5847'.
  created $dff cell `$procdff$8054' with positive edge clock.
Creating register for signal `\decodeStage.\memStoreMode' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:560$5822'.
  created $dff cell `$procdff$8055' with positive edge clock.
Creating register for signal `\decodeStage.\exeUpdateFlags' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:547$5805'.
  created $dff cell `$procdff$8056' with positive edge clock.
Creating register for signal `\decodeStage.\exeAdderCntrl' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:535$5786'.
  created $dff cell `$procdff$8057' with positive edge clock.
Creating register for signal `\decodeStage.\exePortBData' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:478$5724'.
  created $dff cell `$procdff$8058' with positive edge clock.
Creating register for signal `\decodeStage.\exePortAData' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:424$5668'.
  created $dff cell `$procdff$8059' with positive edge clock.
Creating register for signal `\decodeStage.\wbWriteEnable' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:408$5651'.
  created $dff cell `$procdff$8060' with positive edge clock.
Creating register for signal `\decodeStage.\wbWriteIndex' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:231$5417'.
  created $dff cell `$procdff$8061' with positive edge clock.
Creating register for signal `\decodeStage.\exeProgramCounter' using process `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:79$5238'.
  created $dff cell `$procdff$8062' with positive edge clock.
Creating register for signal `\executeStage.\s_savedCiValidReg' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:206$5237'.
  created $dff cell `$procdff$8063' with positive edge clock.
Creating register for signal `\executeStage.\s_savedCiDataReg' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:205$5236'.
  created $dff cell `$procdff$8064' with positive edge clock.
Creating register for signal `\executeStage.\wbWriteData' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:161$5215'.
  created $dff cell `$procdff$8065' with positive edge clock.
Creating register for signal `\executeStage.\s_flagReg' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:145$5197'.
  created $dff cell `$procdff$8066' with positive edge clock.
Creating register for signal `\executeStage.\s_savedFlagReg' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:145$5197'.
  created $dff cell `$procdff$8067' with positive edge clock.
Creating register for signal `\executeStage.\s_carryReg' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:145$5197'.
  created $dff cell `$procdff$8068' with positive edge clock.
Creating register for signal `\executeStage.\s_savedCarryReg' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:145$5197'.
  created $dff cell `$procdff$8069' with positive edge clock.
Creating register for signal `\executeStage.\memStoreData' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:137$5185'.
  created $dff cell `$procdff$8070' with positive edge clock.
Creating register for signal `\executeStage.\s_savedPcReg' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:127$5182'.
  created $dff cell `$procdff$8071' with positive edge clock.
Creating register for signal `\executeStage.\s_jumpPcReg' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:126$5180'.
  created $dff cell `$procdff$8072' with positive edge clock.
Creating register for signal `\executeStage.\s_delaySlotReg' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:125$5178'.
  created $dff cell `$procdff$8073' with positive edge clock.
Creating register for signal `\executeStage.\s_exceptionPrefixReg' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:124$5177'.
  created $dff cell `$procdff$8074' with positive edge clock.
Creating register for signal `\executeStage.\wbWriteIndex' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:85$5146'.
  created $dff cell `$procdff$8075' with positive edge clock.
Creating register for signal `\executeStage.\memStoreMode' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:72$5143'.
  created $dff cell `$procdff$8076' with positive edge clock.
Creating register for signal `\executeStage.\memLoadMode' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:72$5143'.
  created $dff cell `$procdff$8077' with positive edge clock.
Creating register for signal `\executeStage.\wbWriteEnable' using process `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:72$5143'.
  created $dff cell `$procdff$8078' with positive edge clock.
Creating register for signal `\sprUnit.\s_iCacheVectorReg' using process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:43$5108'.
  created $dff cell `$procdff$8079' with positive edge clock.
Creating register for signal `\sprUnit.\s_dCacheVectorReg' using process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:43$5108'.
  created $dff cell `$procdff$8080' with positive edge clock.
Creating register for signal `\sprUnit.\s_irqVectorReg' using process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:43$5108'.
  created $dff cell `$procdff$8081' with positive edge clock.
Creating register for signal `\sprUnit.\s_invalidVectorReg' using process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:43$5108'.
  created $dff cell `$procdff$8082' with positive edge clock.
Creating register for signal `\sprUnit.\s_systemVectorReg' using process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:43$5108'.
  created $dff cell `$procdff$8083' with positive edge clock.
Creating register for signal `\sprUnit.\s_exceptionReg' using process `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:16$5100'.
  created $dff cell `$procdff$8084' with positive edge clock.
Creating register for signal `\memoryStage.\wbStageLoadPending' using process `\memoryStage.$proc$../../../modules/or1420/verilog/memoryStage.v:15$5097'.
  created $dff cell `$procdff$8085' with positive edge clock.
Creating register for signal `\memoryStage.\wbWriteIndex' using process `\memoryStage.$proc$../../../modules/or1420/verilog/memoryStage.v:15$5097'.
  created $dff cell `$procdff$8086' with positive edge clock.
Creating register for signal `\memoryStage.\wbWriteEnable' using process `\memoryStage.$proc$../../../modules/or1420/verilog/memoryStage.v:15$5097'.
  created $dff cell `$procdff$8087' with positive edge clock.
Creating register for signal `\memoryStage.\wbWriteData' using process `\memoryStage.$proc$../../../modules/or1420/verilog/memoryStage.v:15$5097'.
  created $dff cell `$procdff$8088' with positive edge clock.
Creating register for signal `\dCache.\s_busErrorReg' using process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:222$5078'.
  created $dff cell `$procdff$8089' with positive edge clock.
Creating register for signal `\dCache.\s_busStateReg' using process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:222$5078'.
  created $dff cell `$procdff$8090' with positive edge clock.
Creating register for signal `\dCache.\s_fetchedDataReg' using process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:222$5078'.
  created $dff cell `$procdff$8091' with positive edge clock.
Creating register for signal `\dCache.\s_stateReg' using process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:189$5040'.
  created $dff cell `$procdff$8092' with positive edge clock.
Creating register for signal `\dCache.\s_spmAddressReg' using process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:123$4964'.
  created $dff cell `$procdff$8093' with positive edge clock.
Creating register for signal `\dCache.\s_dataFromCpuReg' using process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:123$4964'.
  created $dff cell `$procdff$8094' with positive edge clock.
Creating register for signal `\dCache.\s_byteEnablesReg' using process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:96$4956'.
  created $dff cell `$procdff$8095' with positive edge clock.
Creating register for signal `\dCache.\s_memoryAddressReg' using process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:96$4956'.
  created $dff cell `$procdff$8096' with positive edge clock.
Creating register for signal `\dCache.\s_cacheErrorReg' using process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:81$4944'.
  created $dff cell `$procdff$8097' with positive edge clock.
Creating register for signal `\dCache.\s_loadModeReg' using process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:81$4944'.
  created $dff cell `$procdff$8098' with positive edge clock.
Creating register for signal `\dCache.\s_stallReg' using process `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:67$4935'.
  created $dff cell `$procdff$8099' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_dataOutValidReg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:166$4913'.
  created $dff cell `$procdff$8100' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_dataOutReg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:166$4913'.
  created $dff cell `$procdff$8101' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_wordValidReg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:166$4913'.
  created $dff cell `$procdff$8102' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_stateReg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:143$4897'.
  created $dff cell `$procdff$8103' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_bitCountReg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:120$4877'.
  created $dff cell `$procdff$8104' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_sclReg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:101$4856'.
  created $dff cell `$procdff$8105' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_activeReg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:101$4856'.
  created $dff cell `$procdff$8106' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_contReadModeEnabledReg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:90$4836'.
  created $dff cell `$procdff$8107' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_wordCountReg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:69$4819'.
  created $dff cell `$procdff$8108' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_shift0Reg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:51$4805'.
  created $dff cell `$procdff$8109' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_shift1Reg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:51$4805'.
  created $dff cell `$procdff$8110' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_shift2Reg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:51$4805'.
  created $dff cell `$procdff$8111' with positive edge clock.
Creating register for signal `\spiShiftQuad.\s_shift3Reg' using process `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:51$4805'.
  created $dff cell `$procdff$8112' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_stateReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:291$4758'.
  created $dff cell `$procdff$8113' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_cntrlReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:234$4720'.
  created $dff cell `$procdff$8114' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_shiftReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:181$4652'.
  created $dff cell `$procdff$8115' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_sclReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:150$4609'.
  created $dff cell `$procdff$8116' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_activeReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:150$4609'.
  created $dff cell `$procdff$8117' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_bitCountReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:135$4565'.
  created $dff cell `$procdff$8118' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_erasePendingReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:106$4502'.
  created $dff cell `$procdff$8119' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_writePendingReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:106$4502'.
  created $dff cell `$procdff$8120' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_chipPresentReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:81$4451'.
  created $dff cell `$procdff$8121' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_manufacturingIdReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:81$4451'.
  created $dff cell `$procdff$8122' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_memoryTypeReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:81$4451'.
  created $dff cell `$procdff$8123' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_memoryCapReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:81$4451'.
  created $dff cell `$procdff$8124' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_status0Reg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:81$4451'.
  created $dff cell `$procdff$8125' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_status1Reg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:81$4451'.
  created $dff cell `$procdff$8126' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_status2Reg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:81$4451'.
  created $dff cell `$procdff$8127' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_eraseErrorIndicatorReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:81$4451'.
  created $dff cell `$procdff$8128' with positive edge clock.
Creating register for signal `\spiShiftSingle.\s_writeErrorIndicatorReg' using process `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:81$4451'.
  created $dff cell `$procdff$8129' with positive edge clock.
Creating register for signal `\queueMemory.\dataReadPort' using process `\queueMemory.$proc$../../../modules/bus_arbiter/verilog/queueMemory.v:10$4438'.
  created $dff cell `$procdff$8130' with positive edge clock.
Creating register for signal `\queueMemory.$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_ADDR' using process `\queueMemory.$proc$../../../modules/bus_arbiter/verilog/queueMemory.v:10$4438'.
  created $dff cell `$procdff$8131' with positive edge clock.
Creating register for signal `\queueMemory.$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_DATA' using process `\queueMemory.$proc$../../../modules/bus_arbiter/verilog/queueMemory.v:10$4438'.
  created $dff cell `$procdff$8132' with positive edge clock.
Creating register for signal `\queueMemory.$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN' using process `\queueMemory.$proc$../../../modules/bus_arbiter/verilog/queueMemory.v:10$4438'.
  created $dff cell `$procdff$8133' with positive edge clock.
Creating register for signal `\biosRom.\romData' using process `\biosRom.$proc$../../../modules/bios/verilog/bios1_rom.v:5$4436'.
  created $dff cell `$procdff$8134' with negative edge clock.
Creating register for signal `\hdmi_720p.\s_verticalState' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:231$4433'.
  created $dff cell `$procdff$8135' with positive edge clock.
Creating register for signal `\hdmi_720p.\s_verticalCounter' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:231$4433'.
  created $dff cell `$procdff$8136' with positive edge clock.
Creating register for signal `\hdmi_720p.\s_horizontalState' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:189$4416'.
  created $dff cell `$procdff$8137' with positive edge clock.
Creating register for signal `\hdmi_720p.\s_horizontalCounter' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:189$4416'.
  created $dff cell `$procdff$8138' with positive edge clock.
Creating register for signal `\hdmi_720p.\pixelIndex' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:145$4387'.
  created $dff cell `$procdff$8139' with positive edge clock.
Creating register for signal `\hdmi_720p.\lineIndex' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:145$4387'.
  created $dff cell `$procdff$8140' with positive edge clock.
Creating register for signal `\hdmi_720p.\requestPixel' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:145$4387'.
  created $dff cell `$procdff$8141' with positive edge clock.
Creating register for signal `\hdmi_720p.\newScreen' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:145$4387'.
  created $dff cell `$procdff$8142' with positive edge clock.
Creating register for signal `\hdmi_720p.\nextLine' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:145$4387'.
  created $dff cell `$procdff$8143' with positive edge clock.
Creating register for signal `\hdmi_720p.\hSyncOut' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:145$4387'.
  created $dff cell `$procdff$8144' with positive edge clock.
Creating register for signal `\hdmi_720p.\vSyncOut' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:145$4387'.
  created $dff cell `$procdff$8145' with positive edge clock.
Creating register for signal `\hdmi_720p.\s_earlyNextLine' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:145$4387'.
  created $dff cell `$procdff$8146' with positive edge clock.
Creating register for signal `\hdmi_720p.\s_redReg' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:124$4365'.
  created $dff cell `$procdff$8147' with positive edge clock.
Creating register for signal `\hdmi_720p.\s_blueReg' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:124$4365'.
  created $dff cell `$procdff$8148' with positive edge clock.
Creating register for signal `\hdmi_720p.\s_greenReg' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:124$4365'.
  created $dff cell `$procdff$8149' with positive edge clock.
Creating register for signal `\hdmi_720p.\s_hSyncReg' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:124$4365'.
  created $dff cell `$procdff$8150' with positive edge clock.
Creating register for signal `\hdmi_720p.\s_vSyncReg' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:124$4365'.
  created $dff cell `$procdff$8151' with positive edge clock.
Creating register for signal `\hdmi_720p.\s_activeReg' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:124$4365'.
  created $dff cell `$procdff$8152' with positive edge clock.
Creating register for signal `\hdmi_720p.\s_pixelClockReg' using process `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:124$4365'.
  created $dff cell `$procdff$8153' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\asciiBitSelector' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$4358'.
  created $dff cell `$procdff$8154' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\asciiLineIndex' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$4358'.
  created $dff cell `$procdff$8155' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_asciiBitIndex' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$4358'.
  created $dff cell `$procdff$8156' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_clearLine' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4319'.
  created $dff cell `$procdff$8157' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_cursorXPos' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4319'.
  created $dff cell `$procdff$8158' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_cursorYPos' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4319'.
  created $dff cell `$procdff$8159' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_screenOffsetReg' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4319'.
  created $dff cell `$procdff$8160' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_clearLineCounterReg' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:177$4285'.
  created $dff cell `$procdff$8161' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_clearScreenCounterReg' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:167$4278'.
  created $dff cell `$procdff$8162' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\screenHeight' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:125$4261'.
  created $dff cell `$procdff$8163' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_foreGroundColorReg' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4229'.
  created $dff cell `$procdff$8164' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_backGroundColorReg' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4229'.
  created $dff cell `$procdff$8165' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_TextCorrectionReg' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4229'.
  created $dff cell `$procdff$8166' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_delayedCharToBeWrittenReg' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4229'.
  created $dff cell `$procdff$8167' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_cursorVisibleReg' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4229'.
  created $dff cell `$procdff$8168' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_delayWeCharReg' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4229'.
  created $dff cell `$procdff$8169' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\s_smallCharsReg' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4229'.
  created $dff cell `$procdff$8170' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\screenOffset' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$4159'.
  created $dff cell `$procdff$8171' with positive edge clock.
Creating register for signal `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.\screenBar' using process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$4159'.
  created $dff cell `$procdff$8172' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\asciiBitSelector' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$4152'.
  created $dff cell `$procdff$8173' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\asciiLineIndex' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$4152'.
  created $dff cell `$procdff$8174' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_asciiBitIndex' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$4152'.
  created $dff cell `$procdff$8175' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_clearLine' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4113'.
  created $dff cell `$procdff$8176' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_cursorXPos' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4113'.
  created $dff cell `$procdff$8177' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_cursorYPos' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4113'.
  created $dff cell `$procdff$8178' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_screenOffsetReg' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4113'.
  created $dff cell `$procdff$8179' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_clearLineCounterReg' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:177$4079'.
  created $dff cell `$procdff$8180' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_clearScreenCounterReg' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:167$4072'.
  created $dff cell `$procdff$8181' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\screenHeight' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:125$4055'.
  created $dff cell `$procdff$8182' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_foreGroundColorReg' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4023'.
  created $dff cell `$procdff$8183' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_backGroundColorReg' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4023'.
  created $dff cell `$procdff$8184' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_TextCorrectionReg' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4023'.
  created $dff cell `$procdff$8185' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_delayedCharToBeWrittenReg' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4023'.
  created $dff cell `$procdff$8186' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_cursorVisibleReg' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4023'.
  created $dff cell `$procdff$8187' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_delayWeCharReg' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4023'.
  created $dff cell `$procdff$8188' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\s_smallCharsReg' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4023'.
  created $dff cell `$procdff$8189' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\screenOffset' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$3953'.
  created $dff cell `$procdff$8190' with positive edge clock.
Creating register for signal `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.\screenBar' using process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$3953'.
  created $dff cell `$procdff$8191' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\asciiBitSelector' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$3946'.
  created $dff cell `$procdff$8192' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\asciiLineIndex' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$3946'.
  created $dff cell `$procdff$8193' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_asciiBitIndex' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$3946'.
  created $dff cell `$procdff$8194' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_clearLine' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$3907'.
  created $dff cell `$procdff$8195' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_cursorXPos' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$3907'.
  created $dff cell `$procdff$8196' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_cursorYPos' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$3907'.
  created $dff cell `$procdff$8197' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_screenOffsetReg' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$3907'.
  created $dff cell `$procdff$8198' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_clearLineCounterReg' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:177$3873'.
  created $dff cell `$procdff$8199' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_clearScreenCounterReg' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:167$3866'.
  created $dff cell `$procdff$8200' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\screenHeight' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:125$3849'.
  created $dff cell `$procdff$8201' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_foreGroundColorReg' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$3817'.
  created $dff cell `$procdff$8202' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_backGroundColorReg' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$3817'.
  created $dff cell `$procdff$8203' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_TextCorrectionReg' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$3817'.
  created $dff cell `$procdff$8204' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_delayedCharToBeWrittenReg' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$3817'.
  created $dff cell `$procdff$8205' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_cursorVisibleReg' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$3817'.
  created $dff cell `$procdff$8206' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_delayWeCharReg' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$3817'.
  created $dff cell `$procdff$8207' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\s_smallCharsReg' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$3817'.
  created $dff cell `$procdff$8208' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\screenOffset' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$3747'.
  created $dff cell `$procdff$8209' with positive edge clock.
Creating register for signal `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.\screenBar' using process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$3747'.
  created $dff cell `$procdff$8210' with positive edge clock.
Creating register for signal `\dualPortRam4k.\dataOut2' using process `\dualPortRam4k.$proc$../../../modules/hdmi_720p/verilog/ram4kdp.v:16$3745'.
  created $dff cell `$procdff$8211' with positive edge clock.
Creating register for signal `\dualPortRam4k.$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_ADDR' using process `\dualPortRam4k.$proc$../../../modules/hdmi_720p/verilog/ram4kdp.v:11$3738'.
  created $dff cell `$procdff$8212' with positive edge clock.
Creating register for signal `\dualPortRam4k.$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_DATA' using process `\dualPortRam4k.$proc$../../../modules/hdmi_720p/verilog/ram4kdp.v:11$3738'.
  created $dff cell `$procdff$8213' with positive edge clock.
Creating register for signal `\dualPortRam4k.$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN' using process `\dualPortRam4k.$proc$../../../modules/hdmi_720p/verilog/ram4kdp.v:11$3738'.
  created $dff cell `$procdff$8214' with positive edge clock.
Creating register for signal `\charRom.\data' using process `\charRom.$proc$../../../modules/hdmi_720p/font/ami386__8x8.v:5$3736'.
  created $dff cell `$procdff$8215' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_lineCountReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:168$3689'.
  created $dff cell `$procdff$8216' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_writeAddressReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:168$3689'.
  created $dff cell `$procdff$8217' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_currentPixelAddressReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:168$3689'.
  created $dff cell `$procdff$8218' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_dmaState' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:168$3689'.
  created $dff cell `$procdff$8219' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_writeIndexReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:168$3689'.
  created $dff cell `$procdff$8220' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\byteEnablesOut' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8221' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\readNotWriteOut' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8222' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\burstSizeOut' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8223' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_endTransactionReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8224' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_transactionActiveReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8225' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_readNotWriteReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8226' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_busAddressReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8227' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_dataValidOutReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8228' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_endTransactionInReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8229' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_startTransactionReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8230' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_graphicBaseAddressReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8231' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_busDataInReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8232' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_busDataOutReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8233' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_graphicsWidthReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8234' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_graphicsHeightReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8235' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_busDataInValidReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8236' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_startTransactionOutReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8237' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_writeRegisterReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8238' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_dualLineReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8239' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_dualPixelReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8240' with positive edge clock.
Creating register for signal `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.\s_grayScaleReg' using process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
  created $dff cell `$procdff$8241' with positive edge clock.
Creating register for signal `\dualPortRam2k.\dataOut2' using process `\dualPortRam2k.$proc$../../../modules/hdmi_720p/verilog/ram2kdp.v:16$3491'.
  created $dff cell `$procdff$8242' with positive edge clock.
Creating register for signal `\dualPortRam2k.$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_ADDR' using process `\dualPortRam2k.$proc$../../../modules/hdmi_720p/verilog/ram2kdp.v:11$3484'.
  created $dff cell `$procdff$8243' with positive edge clock.
Creating register for signal `\dualPortRam2k.$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_DATA' using process `\dualPortRam2k.$proc$../../../modules/hdmi_720p/verilog/ram2kdp.v:11$3484'.
  created $dff cell `$procdff$8244' with positive edge clock.
Creating register for signal `\dualPortRam2k.$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN' using process `\dualPortRam2k.$proc$../../../modules/hdmi_720p/verilog/ram2kdp.v:11$3484'.
  created $dff cell `$procdff$8245' with positive edge clock.
Creating register for signal `$paramod\counter\WIDTH=s32'00000000000000000000000000100000.\counterValue' using process `$paramod\counter\WIDTH=s32'00000000000000000000000000100000.$proc$../../../modules/profileCi/verilog/counter.v:8$3474'.
  created $dff cell `$procdff$8246' with positive edge clock.
Creating register for signal `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.\dataOutB' using process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:17$3465'.
  created $dff cell `$procdff$8247' with positive edge clock.
Creating register for signal `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_ADDR' using process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:17$3465'.
  created $dff cell `$procdff$8248' with positive edge clock.
Creating register for signal `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_DATA' using process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:17$3465'.
  created $dff cell `$procdff$8249' with positive edge clock.
Creating register for signal `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN' using process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:17$3465'.
  created $dff cell `$procdff$8250' with positive edge clock.
Creating register for signal `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.\dataOutA' using process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:11$3456'.
  created $dff cell `$procdff$8251' with positive edge clock.
Creating register for signal `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_ADDR' using process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:11$3456'.
  created $dff cell `$procdff$8252' with positive edge clock.
Creating register for signal `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_DATA' using process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:11$3456'.
  created $dff cell `$procdff$8253' with positive edge clock.
Creating register for signal `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN' using process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:11$3456'.
  created $dff cell `$procdff$8254' with positive edge clock.
Creating register for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_dataOutReg' using process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:225$3444'.
  created $dff cell `$procdff$8255' with positive edge clock.
Creating register for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_sclReg' using process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:200$3383'.
  created $dff cell `$procdff$8256' with positive edge clock.
Creating register for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_sdaReg' using process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:200$3383'.
  created $dff cell `$procdff$8257' with positive edge clock.
Creating register for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_stateMachineReg' using process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:147$3336'.
  created $dff cell `$procdff$8258' with positive edge clock.
Creating register for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_firstReadPassReg' using process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:147$3336'.
  created $dff cell `$procdff$8259' with positive edge clock.
Creating register for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_clockCountReg' using process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:147$3336'.
  created $dff cell `$procdff$8260' with positive edge clock.
Creating register for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_ackErrorReg' using process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:147$3336'.
  created $dff cell `$procdff$8261' with positive edge clock.
Creating register for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_divideCounterReg' using process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:94$3286'.
  created $dff cell `$procdff$8262' with positive edge clock.
Creating register for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_isReadActionReg' using process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:79$3278'.
  created $dff cell `$procdff$8263' with positive edge clock.
Creating register for signal `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.\s_actionPendingReg' using process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:79$3278'.
  created $dff cell `$procdff$8264' with positive edge clock.
Creating register for signal `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.\s_procFreqIdReg' using process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:66$3249'.
  created $dff cell `$procdff$8265' with positive edge clock.
Creating register for signal `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.\s_miliSecCounterReg' using process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:30$3247'.
  created $dff cell `$procdff$8266' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [31]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6518'.
  created $dff cell `$procdff$8267' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [30]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6513'.
  created $dff cell `$procdff$8268' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [29]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6508'.
  created $dff cell `$procdff$8269' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [28]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6503'.
  created $dff cell `$procdff$8270' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [27]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6498'.
  created $dff cell `$procdff$8271' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [26]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6493'.
  created $dff cell `$procdff$8272' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [25]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6488'.
  created $dff cell `$procdff$8273' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [24]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6483'.
  created $dff cell `$procdff$8274' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [23]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6478'.
  created $dff cell `$procdff$8275' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [22]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6473'.
  created $dff cell `$procdff$8276' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [21]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6468'.
  created $dff cell `$procdff$8277' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [20]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6463'.
  created $dff cell `$procdff$8278' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [19]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6458'.
  created $dff cell `$procdff$8279' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [18]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6453'.
  created $dff cell `$procdff$8280' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [17]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6448'.
  created $dff cell `$procdff$8281' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [16]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6443'.
  created $dff cell `$procdff$8282' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [15]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6438'.
  created $dff cell `$procdff$8283' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [14]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6433'.
  created $dff cell `$procdff$8284' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [13]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6428'.
  created $dff cell `$procdff$8285' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [12]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6423'.
  created $dff cell `$procdff$8286' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [11]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6418'.
  created $dff cell `$procdff$8287' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [10]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6413'.
  created $dff cell `$procdff$8288' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [9]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6408'.
  created $dff cell `$procdff$8289' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [8]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6403'.
  created $dff cell `$procdff$8290' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [7]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6398'.
  created $dff cell `$procdff$8291' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [6]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6393'.
  created $dff cell `$procdff$8292' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [5]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6388'.
  created $dff cell `$procdff$8293' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [4]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6383'.
  created $dff cell `$procdff$8294' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [3]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6378'.
  created $dff cell `$procdff$8295' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [2]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6373'.
  created $dff cell `$procdff$8296' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [1]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6368'.
  created $dff cell `$procdff$8297' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_validBits [0]' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6363'.
  created $dff cell `$procdff$8298' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_burstCountReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:201$6341'.
  created $dff cell `$procdff$8299' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_busErrorReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:201$6341'.
  created $dff cell `$procdff$8300' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_dataInValidReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:201$6341'.
  created $dff cell `$procdff$8301' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_dataInReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:201$6341'.
  created $dff cell `$procdff$8302' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_busStateReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:201$6341'.
  created $dff cell `$procdff$8303' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_fetchedInstructionReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:201$6341'.
  created $dff cell `$procdff$8304' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_stateReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:172$6315'.
  created $dff cell `$procdff$8305' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\instruction' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:149$6302'.
  created $dff cell `$procdff$8306' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\validInstruction' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:149$6302'.
  created $dff cell `$procdff$8307' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_stallReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:131$6275'.
  created $dff cell `$procdff$8308' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_delayedResetReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:131$6275'.
  created $dff cell `$procdff$8309' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_insertNopReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:131$6275'.
  created $dff cell `$procdff$8310' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_instruction' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:116$6265'.
  created $dff cell `$procdff$8311' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_ADDR' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:116$6265'.
  created $dff cell `$procdff$8312' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_DATA' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:116$6265'.
  created $dff cell `$procdff$8313' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:116$6265'.
  created $dff cell `$procdff$8314' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_hitReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:110$6253'.
  created $dff cell `$procdff$8315' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_ADDR' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:110$6253'.
  created $dff cell `$procdff$8316' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_DATA' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:110$6253'.
  created $dff cell `$procdff$8317' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:110$6253'.
  created $dff cell `$procdff$8318' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_programCounterReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:69$6228'.
  created $dff cell `$procdff$8319' with positive edge clock.
Creating register for signal `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_pcReg' using process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:69$6228'.
  created $dff cell `$procdff$8320' with positive edge clock.
Creating register for signal `\decimalCounter.\s_countValueReg' using process `\decimalCounter.$proc$../../../modules/support/verilog/decimalCounter.v:13$3212'.
  created $dff cell `$procdff$8321' with positive edge clock.
Creating register for signal `\sdramFifo.\readDataOut' using process `\sdramFifo.$proc$../../../modules/sdram/verilog/sdramFifo.v:22$3159'.
  created $dff cell `$procdff$8322' with positive edge clock.
Creating register for signal `\sdramFifo.\s_readPushAddressReg' using process `\sdramFifo.$proc$../../../modules/sdram/verilog/sdramFifo.v:22$3159'.
  created $dff cell `$procdff$8323' with positive edge clock.
Creating register for signal `\sdramFifo.\s_readPopAddressReg' using process `\sdramFifo.$proc$../../../modules/sdram/verilog/sdramFifo.v:22$3159'.
  created $dff cell `$procdff$8324' with positive edge clock.
Creating register for signal `\sdramFifo.\s_readFullReg' using process `\sdramFifo.$proc$../../../modules/sdram/verilog/sdramFifo.v:22$3159'.
  created $dff cell `$procdff$8325' with positive edge clock.
Creating register for signal `\sdramFifo.\s_readEmptyReg' using process `\sdramFifo.$proc$../../../modules/sdram/verilog/sdramFifo.v:22$3159'.
  created $dff cell `$procdff$8326' with positive edge clock.
Creating register for signal `\baudGenerator.\s_counterReg' using process `\baudGenerator.$proc$../../../modules/uart/verilog/baudGenerator.v:17$3151'.
  created $dff cell `$procdff$8327' with positive edge clock.
Creating register for signal `\baudGenerator.\s_counterResetReg' using process `\baudGenerator.$proc$../../../modules/uart/verilog/baudGenerator.v:17$3151'.
  created $dff cell `$procdff$8328' with positive edge clock.
Creating register for signal `\baudGenerator.\s_baudDivReg' using process `\baudGenerator.$proc$../../../modules/uart/verilog/baudGenerator.v:17$3151'.
  created $dff cell `$procdff$8329' with positive edge clock.
Creating register for signal `\uartTxFifo.\s_writeAddressReg' using process `\uartTxFifo.$proc$../../../modules/uart/verilog/uartTxFifo.v:24$3123'.
  created $dff cell `$procdff$8330' with positive edge clock.
Creating register for signal `\uartTxFifo.\s_readAddressReg' using process `\uartTxFifo.$proc$../../../modules/uart/verilog/uartTxFifo.v:24$3123'.
  created $dff cell `$procdff$8331' with positive edge clock.
Creating register for signal `\uartTxFifo.\s_fifoFullReg' using process `\uartTxFifo.$proc$../../../modules/uart/verilog/uartTxFifo.v:24$3123'.
  created $dff cell `$procdff$8332' with positive edge clock.
Creating register for signal `\uartTxFifo.\s_fifoEmptyReg' using process `\uartTxFifo.$proc$../../../modules/uart/verilog/uartTxFifo.v:24$3123'.
  created $dff cell `$procdff$8333' with positive edge clock.
Creating register for signal `\uartTx.\s_stateMachineReg' using process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:111$3078'.
  created $dff cell `$procdff$8334' with positive edge clock.
Creating register for signal `\uartTx.\s_halfBitCountReg' using process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:77$3063'.
  created $dff cell `$procdff$8335' with positive edge clock.
Creating register for signal `\uartTx.\fifoReadAck' using process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:64$3047'.
  created $dff cell `$procdff$8336' with positive edge clock.
Creating register for signal `\uartTx.\uartTxLine' using process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:64$3047'.
  created $dff cell `$procdff$8337' with positive edge clock.
Creating register for signal `\uartTx.\s_shiftReg' using process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:64$3047'.
  created $dff cell `$procdff$8338' with positive edge clock.
Creating register for signal `\uartTx.\s_bitDoneReg' using process `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:64$3047'.
  created $dff cell `$procdff$8339' with positive edge clock.
Creating register for signal `\uartRxFifo.\fifoError' using process `\uartRxFifo.$proc$../../../modules/uart/verilog/uartRxFifo.v:42$2381'.
  created $dff cell `$procdff$8340' with positive edge clock.
Creating register for signal `\uartRxFifo.\s_frameErrorReg' using process `\uartRxFifo.$proc$../../../modules/uart/verilog/uartRxFifo.v:42$2381'.
  created $dff cell `$procdff$8341' with positive edge clock.
Creating register for signal `\uartRxFifo.\s_breakReg' using process `\uartRxFifo.$proc$../../../modules/uart/verilog/uartRxFifo.v:42$2381'.
  created $dff cell `$procdff$8342' with positive edge clock.
Creating register for signal `\uartRxFifo.\s_parityErrorReg' using process `\uartRxFifo.$proc$../../../modules/uart/verilog/uartRxFifo.v:42$2381'.
  created $dff cell `$procdff$8343' with positive edge clock.
Creating register for signal `\uartRxFifo.\s_writeAddressReg' using process `\uartRxFifo.$proc$../../../modules/uart/verilog/uartRxFifo.v:42$2381'.
  created $dff cell `$procdff$8344' with positive edge clock.
Creating register for signal `\uartRxFifo.\s_readAddressReg' using process `\uartRxFifo.$proc$../../../modules/uart/verilog/uartRxFifo.v:42$2381'.
  created $dff cell `$procdff$8345' with positive edge clock.
Creating register for signal `\uartRxFifo.\s_fifoFullReg' using process `\uartRxFifo.$proc$../../../modules/uart/verilog/uartRxFifo.v:42$2381'.
  created $dff cell `$procdff$8346' with positive edge clock.
Creating register for signal `\uartRxFifo.\s_fifoEmptyReg' using process `\uartRxFifo.$proc$../../../modules/uart/verilog/uartRxFifo.v:42$2381'.
  created $dff cell `$procdff$8347' with positive edge clock.
Creating register for signal `\uartRxFifo.\s_nrOfEntriesReg' using process `\uartRxFifo.$proc$../../../modules/uart/verilog/uartRxFifo.v:42$2381'.
  created $dff cell `$procdff$8348' with positive edge clock.
Creating register for signal `\uartRx.\s_dataOutReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:140$2296'.
  created $dff cell `$procdff$8349' with positive edge clock.
Creating register for signal `\uartRx.\fifoWe' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:140$2296'.
  created $dff cell `$procdff$8350' with positive edge clock.
Creating register for signal `\uartRx.\s_frameErrorReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:140$2296'.
  created $dff cell `$procdff$8351' with positive edge clock.
Creating register for signal `\uartRx.\s_breakReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:140$2296'.
  created $dff cell `$procdff$8352' with positive edge clock.
Creating register for signal `\uartRx.\s_overrunReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:140$2296'.
  created $dff cell `$procdff$8353' with positive edge clock.
Creating register for signal `\uartRx.\s_parityErrorReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:140$2296'.
  created $dff cell `$procdff$8354' with positive edge clock.
Creating register for signal `\uartRx.\s_delayReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:140$2296'.
  created $dff cell `$procdff$8355' with positive edge clock.
Creating register for signal `\uartRx.\s_stateMachineReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:101$2272'.
  created $dff cell `$procdff$8356' with positive edge clock.
Creating register for signal `\uartRx.\s_baudCounterReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:47$2261'.
  created $dff cell `$procdff$8357' with positive edge clock.
Creating register for signal `\uartRx.\s_bitCounterReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:47$2261'.
  created $dff cell `$procdff$8358' with positive edge clock.
Creating register for signal `\uartRx.\s_shiftReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:47$2261'.
  created $dff cell `$procdff$8359' with positive edge clock.
Creating register for signal `\uartRx.\s_rxPipeReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:27$2226'.
  created $dff cell `$procdff$8360' with positive edge clock.
Creating register for signal `\uartRx.\s_filteredRxReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:27$2226'.
  created $dff cell `$procdff$8361' with positive edge clock.
Creating register for signal `\uartRx.\s_filteredRxDelayReg' using process `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:27$2226'.
  created $dff cell `$procdff$8362' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_lineStatusIrq' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:214$2169'.
  created $dff cell `$procdff$8363' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_rxAvailableIrq' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:214$2169'.
  created $dff cell `$procdff$8364' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_txEmptyIrq' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:214$2169'.
  created $dff cell `$procdff$8365' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_txEmptyEdgeReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:214$2169'.
  created $dff cell `$procdff$8366' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_rxFifoReReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:164$2133'.
  created $dff cell `$procdff$8367' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_lineStatus1Reg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:164$2133'.
  created $dff cell `$procdff$8368' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_divisorReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:97$2085'.
  created $dff cell `$procdff$8369' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_lineControlReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:97$2085'.
  created $dff cell `$procdff$8370' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_interruptEnableReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:97$2085'.
  created $dff cell `$procdff$8371' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_scratchReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:97$2085'.
  created $dff cell `$procdff$8372' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_modemControlReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:97$2085'.
  created $dff cell `$procdff$8373' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_fifoControlReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:97$2085'.
  created $dff cell `$procdff$8374' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\endTransactionOut' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8375' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\busErrorOut' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8376' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_transactionActiveReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8377' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_burstSizeReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8378' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_byteEnablesReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8379' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_busAddressReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8380' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_dataOutValidReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8381' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_dataInValidReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8382' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_dataOutReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8383' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_readStateReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8384' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_startTransactionReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8385' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_readNWriteReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8386' with positive edge clock.
Creating register for signal `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.\s_dataInReg' using process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
  created $dff cell `$procdff$8387' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramClkReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8388' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramDataValidReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8389' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramDataReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8390' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramDataOutReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8391' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_dataToRamReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8392' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramEnableDataOutReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8393' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramCkeReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8394' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramCsNReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8395' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramRasNReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8396' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramCasNReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8397' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramWeNReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8398' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramDqmNReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8399' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramBaReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8400' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramAddrReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
  created $dff cell `$procdff$8401' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_readPush' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:400$1958'.
  created $dff cell `$procdff$8402' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_wordLoReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:400$1958'.
  created $dff cell `$procdff$8403' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_wordHiReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:400$1958'.
  created $dff cell `$procdff$8404' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_shortCountReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:255$1865'.
  created $dff cell `$procdff$8405' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_sdramCurrentState' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:241$1839'.
  created $dff cell `$procdff$8406' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_counterValue' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:235$1838'.
  created $dff cell `$procdff$8407' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_refreshCounter' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:235$1838'.
  created $dff cell `$procdff$8408' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_columnAddressReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:171$1776'.
  created $dff cell `$procdff$8409' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_rowAddressReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:171$1776'.
  created $dff cell `$procdff$8410' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_writeDoneReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:147$1725'.
  created $dff cell `$procdff$8411' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_delayedWriteDoneReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:147$1725'.
  created $dff cell `$procdff$8412' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_distanceDelayCounterReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:147$1725'.
  created $dff cell `$procdff$8413' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\busErrorOut' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8414' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_endTransactionReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8415' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_transactionActiveReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8416' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_burstSizeReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8417' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_readNotWriteReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8418' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_byteEnablesReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8419' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_beginTransactionReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8420' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_busAddressReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8421' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_dataOutValidReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8422' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_dataInValidReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8423' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_busErrorShiftReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8424' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_endTransactionPendingReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8425' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_readPendingReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8426' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_busDataReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8427' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_dataOutReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8428' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_writeCountReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8429' with positive edge clock.
Creating register for signal `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.\s_initBusyReg' using process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
  created $dff cell `$procdff$8430' with positive edge clock.
Creating register for signal `$paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111.\cpuIsStalled' using process `$paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/or1420Top.v:318$1579'.
  created $dff cell `$procdff$8431' with positive edge clock.
Creating register for signal `$paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111.\s_wbDataReg' using process `$paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/or1420Top.v:258$1571'.
  created $dff cell `$procdff$8432' with positive edge clock.
Creating register for signal `\synchroFlop.\s_states [2:1]' using process `\synchroFlop.$proc$../../../modules/support/verilog/synchroFlop.v:15$3219'.
  created $adff cell `$procdff$8433' with positive edge clock and positive level reset.
Creating register for signal `\synchroFlop.\s_states [0]' using process `\synchroFlop.$proc$../../../modules/support/verilog/synchroFlop.v:11$3217'.
  created $adff cell `$procdff$8434' with positive edge clock and positive level reset.
Creating register for signal `$paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.\s_doneReg' using process `$paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.$proc$../../../modules/i2c/verilog/i2cCustomInstr.v:28$1539'.
  created $dff cell `$procdff$8435' with positive edge clock.
Creating register for signal `$paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.\s_startedI2cReg' using process `$paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.$proc$../../../modules/i2c/verilog/i2cCustomInstr.v:28$1539'.
  created $dff cell `$procdff$8436' with positive edge clock.
Creating register for signal `$paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.\s_oldBusyReg' using process `$paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.$proc$../../../modules/i2c/verilog/i2cCustomInstr.v:28$1539'.
  created $dff cell `$procdff$8437' with positive edge clock.
Creating register for signal `$paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.\s_inDataReg' using process `$paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.$proc$../../../modules/i2c/verilog/i2cCustomInstr.v:28$1539'.
  created $dff cell `$procdff$8438' with positive edge clock.
Creating register for signal `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.\s_doneReg' using process `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.$proc$../../../modules/delay/verilog/delayIse.v:98$1518'.
  created $dff cell `$procdff$8439' with positive edge clock.
Creating register for signal `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.\s_delayCountReg' using process `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.$proc$../../../modules/delay/verilog/delayIse.v:81$1495'.
  created $dff cell `$procdff$8440' with positive edge clock.
Creating register for signal `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.\s_supressDoneReg' using process `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.$proc$../../../modules/delay/verilog/delayIse.v:81$1495'.
  created $dff cell `$procdff$8441' with positive edge clock.
Creating register for signal `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.\s_tickCounterReg' using process `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.$proc$../../../modules/delay/verilog/delayIse.v:64$1477'.
  created $dff cell `$procdff$8442' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\endTransactionOut' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:194$1426'.
  created $dff cell `$procdff$8443' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\byteEnablesOut' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:194$1426'.
  created $dff cell `$procdff$8444' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\readNotWriteOut' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:194$1426'.
  created $dff cell `$procdff$8445' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\burstSizeOut' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:194$1426'.
  created $dff cell `$procdff$8446' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\beginTransactionOut' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:194$1426'.
  created $dff cell `$procdff$8447' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_addressDataOutReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:194$1426'.
  created $dff cell `$procdff$8448' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_wordsWrittenReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:194$1426'.
  created $dff cell `$procdff$8449' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_dataOutValidReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:194$1426'.
  created $dff cell `$procdff$8450' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_ramCiAddressReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:169$1397'.
  created $dff cell `$procdff$8451' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_busStartAddressShadowReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:169$1397'.
  created $dff cell `$procdff$8452' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_blockSizeShadowReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:169$1397'.
  created $dff cell `$procdff$8453' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_dmaCurrentStateReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:146$1369'.
  created $dff cell `$procdff$8454' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_busErrorReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:146$1369'.
  created $dff cell `$procdff$8455' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_isReadBurstReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:146$1369'.
  created $dff cell `$procdff$8456' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_addressDataInReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:72$1328'.
  created $dff cell `$procdff$8457' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_endTransactionInReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:72$1328'.
  created $dff cell `$procdff$8458' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_dataValidInReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:72$1328'.
  created $dff cell `$procdff$8459' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_busStartAddressReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:52$1303'.
  created $dff cell `$procdff$8460' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_memoryStartAddressReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:52$1303'.
  created $dff cell `$procdff$8461' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_blockSizeReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:52$1303'.
  created $dff cell `$procdff$8462' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_usedBurstSizeReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:52$1303'.
  created $dff cell `$procdff$8463' with positive edge clock.
Creating register for signal `$paramod\ramDmaCi\customId=8'00010100.\s_isSramReadReg' using process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:40$1300'.
  created $dff cell `$procdff$8464' with positive edge clock.
Creating register for signal `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.\s_endTransReg' using process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:84$1272'.
  created $dff cell `$procdff$8465' with positive edge clock.
Creating register for signal `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.\s_addressDataOutReg' using process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:84$1272'.
  created $dff cell `$procdff$8466' with positive edge clock.
Creating register for signal `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.\s_externalInputsReg' using process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:84$1272'.
  created $dff cell `$procdff$8467' with positive edge clock.
Creating register for signal `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.\s_dataValidOutReg' using process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:84$1272'.
  created $dff cell `$procdff$8468' with positive edge clock.
Creating register for signal `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.\s_externalOutputsReg' using process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:66$1265'.
  created $dff cell `$procdff$8469' with positive edge clock.
Creating register for signal `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.\s_transactionActiveReg' using process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:34$1237'.
  created $dff cell `$procdff$8470' with positive edge clock.
Creating register for signal `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.\s_burstSizeReg' using process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:34$1237'.
  created $dff cell `$procdff$8471' with positive edge clock.
Creating register for signal `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.\s_readNotWriteReg' using process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:34$1237'.
  created $dff cell `$procdff$8472' with positive edge clock.
Creating register for signal `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.\s_byteEnablesReg' using process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:34$1237'.
  created $dff cell `$procdff$8473' with positive edge clock.
Creating register for signal `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.\s_beginTransactionReg' using process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:34$1237'.
  created $dff cell `$procdff$8474' with positive edge clock.
Creating register for signal `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.\s_addressDataInReg' using process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:34$1237'.
  created $dff cell `$procdff$8475' with positive edge clock.
Creating register for signal `\sevenSegScanning.\digitSelectReg' using process `\sevenSegScanning.$proc$../../../modules/gpio/verilog/7segScanning.v:15$1221'.
  created $dff cell `$procdff$8476' with positive edge clock.
Creating register for signal `\sevenSegScanning.\clockDivideReg' using process `\sevenSegScanning.$proc$../../../modules/gpio/verilog/7segScanning.v:10$1214'.
  created $dff cell `$procdff$8477' with positive edge clock.
Creating register for signal `$paramod\profileCi\customId=8'00001100.\s_enableCounter0' using process `$paramod\profileCi\customId=8'00001100.$proc$../../../modules/profileCi/verilog/profileCi.v:24$1132'.
  created $dff cell `$procdff$8478' with positive edge clock.
Creating register for signal `$paramod\profileCi\customId=8'00001100.\s_enableCounter1' using process `$paramod\profileCi\customId=8'00001100.$proc$../../../modules/profileCi/verilog/profileCi.v:24$1132'.
  created $dff cell `$procdff$8479' with positive edge clock.
Creating register for signal `$paramod\profileCi\customId=8'00001100.\s_enableCounter2' using process `$paramod\profileCi\customId=8'00001100.$proc$../../../modules/profileCi/verilog/profileCi.v:24$1132'.
  created $dff cell `$procdff$8480' with positive edge clock.
Creating register for signal `$paramod\profileCi\customId=8'00001100.\s_enableCounter3' using process `$paramod\profileCi\customId=8'00001100.$proc$../../../modules/profileCi/verilog/profileCi.v:24$1132'.
  created $dff cell `$procdff$8481' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\endTransactionOut' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8482' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\byteEnablesOut' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8483' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\burstSizeOut' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8484' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\beginTransactionOut' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8485' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_stateMachineReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8486' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_burstCountReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8487' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_busAddressReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8488' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_singleShotDoneReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8489' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_singleShotActionReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8490' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_busSelectReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8491' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_addressDataOutReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8492' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_nrOfPixelsPerLineReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8493' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_dataValidReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8494' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_grabberRunningReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
  created $dff cell `$procdff$8495' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_byte3Reg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:172$1004'.
  created $dff cell `$procdff$8496' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_byte2Reg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:172$1004'.
  created $dff cell `$procdff$8497' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_byte1Reg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:172$1004'.
  created $dff cell `$procdff$8498' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_vsyncDetectReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
  created $dff cell `$procdff$8499' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_hsyncDetectReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
  created $dff cell `$procdff$8500' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_pixelCountReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
  created $dff cell `$procdff$8501' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_pixelCountValueReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
  created $dff cell `$procdff$8502' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_lineCountReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
  created $dff cell `$procdff$8503' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_lineCountValueReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
  created $dff cell `$procdff$8504' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_pclkCountReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
  created $dff cell `$procdff$8505' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_pclkCountValueReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
  created $dff cell `$procdff$8506' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_fpsCountReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
  created $dff cell `$procdff$8507' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_fpsCountValueReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
  created $dff cell `$procdff$8508' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_frameBufferBaseReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:93$935'.
  created $dff cell `$procdff$8509' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_grabberActiveReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:93$935'.
  created $dff cell `$procdff$8510' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_grabberSingleShotReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:93$935'.
  created $dff cell `$procdff$8511' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_khzCountReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:79$934'.
  created $dff cell `$procdff$8512' with positive edge clock.
Creating register for signal `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.\s_hzCountReg' using process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:79$934'.
  created $dff cell `$procdff$8513' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_redPixel' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:468$895'.
  created $dff cell `$procdff$8514' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_BluePixel' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:468$895'.
  created $dff cell `$procdff$8515' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_greenPixel' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:468$895'.
  created $dff cell `$procdff$8516' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_readPixelCounterReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:400$883'.
  created $dff cell `$procdff$8517' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_graySelectReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:400$883'.
  created $dff cell `$procdff$8518' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_selectReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:400$883'.
  created $dff cell `$procdff$8519' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_nextGraphicLineReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:400$883'.
  created $dff cell `$procdff$8520' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_pixelDataReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:400$883'.
  created $dff cell `$procdff$8521' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_cursorBlinkCounterReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:355$823'.
  created $dff cell `$procdff$8522' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_cursorOnReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:355$823'.
  created $dff cell `$procdff$8523' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_drawCursorReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:355$823'.
  created $dff cell `$procdff$8524' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_asciiLineIndexReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:339$822'.
  created $dff cell `$procdff$8525' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_aciiBitSelectorReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:339$822'.
  created $dff cell `$procdff$8526' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_ram1LookupAddrReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:291$804'.
  created $dff cell `$procdff$8527' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_ram2LookupAddrReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:291$804'.
  created $dff cell `$procdff$8528' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_ram3LookupAddrReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:291$804'.
  created $dff cell `$procdff$8529' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_asciiSelector' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:291$804'.
  created $dff cell `$procdff$8530' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_screen3Reg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:291$804'.
  created $dff cell `$procdff$8531' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_screen2Reg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:291$804'.
  created $dff cell `$procdff$8532' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_delayedNrOfScreensReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:176$790'.
  created $dff cell `$procdff$8533' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_screen1LineIndexReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:176$790'.
  created $dff cell `$procdff$8534' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_screen2LineIndexReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:176$790'.
  created $dff cell `$procdff$8535' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_screen3LineIndexReg' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:176$790'.
  created $dff cell `$procdff$8536' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_hSyncOut' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:139$768'.
  created $dff cell `$procdff$8537' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_vSyncOut' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:139$768'.
  created $dff cell `$procdff$8538' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_activeOut' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:139$768'.
  created $dff cell `$procdff$8539' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_textContent' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:139$768'.
  created $dff cell `$procdff$8540' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_isInGraphicRegion' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:139$768'.
  created $dff cell `$procdff$8541' with positive edge clock.
Creating register for signal `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.\s_testPicture' using process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:93$745'.
  created $dff cell `$procdff$8542' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_spiSclReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:191$733'.
  created $dff cell `$procdff$8543' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_spiNCSReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:191$733'.
  created $dff cell `$procdff$8544' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_spiIoReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:191$733'.
  created $dff cell `$procdff$8545' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_spiTriReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:191$733'.
  created $dff cell `$procdff$8546' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_endTransReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:125$716'.
  created $dff cell `$procdff$8547' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_programData1' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:98$679'.
  created $dff cell `$procdff$8548' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_programData2' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:98$679'.
  created $dff cell `$procdff$8549' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_programData3' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:98$679'.
  created $dff cell `$procdff$8550' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_programData4' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:98$679'.
  created $dff cell `$procdff$8551' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_programData5' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:98$679'.
  created $dff cell `$procdff$8552' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_programData6' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:98$679'.
  created $dff cell `$procdff$8553' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_programData7' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:98$679'.
  created $dff cell `$procdff$8554' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_programData8' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:98$679'.
  created $dff cell `$procdff$8555' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_flashAddressReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:98$679'.
  created $dff cell `$procdff$8556' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\busErrorOut' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:49$645'.
  created $dff cell `$procdff$8557' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_endTransactionReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:49$645'.
  created $dff cell `$procdff$8558' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_transactionActiveReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:49$645'.
  created $dff cell `$procdff$8559' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_burstSizeReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:49$645'.
  created $dff cell `$procdff$8560' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_readNotWriteReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:49$645'.
  created $dff cell `$procdff$8561' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_byteEnablesReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:49$645'.
  created $dff cell `$procdff$8562' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_beginTransactionReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:49$645'.
  created $dff cell `$procdff$8563' with positive edge clock.
Creating register for signal `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.\s_busAddressReg' using process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:49$645'.
  created $dff cell `$procdff$8564' with positive edge clock.
Creating register for signal `\bios.\s_stateMachineReg' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:88$630'.
  created $dff cell `$procdff$8565' with positive edge clock.
Creating register for signal `\bios.\s_addressReg' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:58$594'.
  created $dff cell `$procdff$8566' with positive edge clock.
Creating register for signal `\bios.\s_endTransactionReg' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:58$594'.
  created $dff cell `$procdff$8567' with positive edge clock.
Creating register for signal `\bios.\s_transactionActiveReg' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:58$594'.
  created $dff cell `$procdff$8568' with positive edge clock.
Creating register for signal `\bios.\s_burstSizeReg' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:58$594'.
  created $dff cell `$procdff$8569' with positive edge clock.
Creating register for signal `\bios.\s_burstCountReg' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:58$594'.
  created $dff cell `$procdff$8570' with positive edge clock.
Creating register for signal `\bios.\s_readNotWriteReg' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:58$594'.
  created $dff cell `$procdff$8571' with positive edge clock.
Creating register for signal `\bios.\s_RomAddressReg' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:58$594'.
  created $dff cell `$procdff$8572' with positive edge clock.
Creating register for signal `\bios.\s_byteEnablesReg' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:58$594'.
  created $dff cell `$procdff$8573' with positive edge clock.
Creating register for signal `\bios.\addressDataOut' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:32$561'.
  created $dff cell `$procdff$8574' with positive edge clock.
Creating register for signal `\bios.\endTransactionOut' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:32$561'.
  created $dff cell `$procdff$8575' with positive edge clock.
Creating register for signal `\bios.\dataValidOut' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:32$561'.
  created $dff cell `$procdff$8576' with positive edge clock.
Creating register for signal `\bios.\busErrorOut' using process `\bios.$proc$../../../modules/bios/verilog/bios.v:32$561'.
  created $dff cell `$procdff$8577' with positive edge clock.
Creating register for signal `\busArbiter.\s_queueInsertPointerReg' using process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:82$434'.
  created $dff cell `$procdff$8578' with positive edge clock.
Creating register for signal `\busArbiter.\s_queuedRequests' using process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:82$434'.
  created $dff cell `$procdff$8579' with positive edge clock.
Creating register for signal `\busArbiter.\endTransactionOut' using process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:51$368'.
  created $dff cell `$procdff$8580' with positive edge clock.
Creating register for signal `\busArbiter.\busErrorOut' using process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:51$368'.
  created $dff cell `$procdff$8581' with positive edge clock.
Creating register for signal `\busArbiter.\busIdle' using process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:51$368'.
  created $dff cell `$procdff$8582' with positive edge clock.
Creating register for signal `\busArbiter.\busGrants' using process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:51$368'.
  created $dff cell `$procdff$8583' with positive edge clock.
Creating register for signal `\busArbiter.\snoopableBurst' using process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:51$368'.
  created $dff cell `$procdff$8584' with positive edge clock.
Creating register for signal `\busArbiter.\s_queueRemovePointerReg' using process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:51$368'.
  created $dff cell `$procdff$8585' with positive edge clock.
Creating register for signal `\busArbiter.\s_stateReg' using process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:51$368'.
  created $dff cell `$procdff$8586' with positive edge clock.
Creating register for signal `\busArbiter.\s_activeTransactionReg' using process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:51$368'.
  created $dff cell `$procdff$8587' with positive edge clock.
Creating register for signal `\busArbiter.\s_timeOutReg' using process `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:51$368'.
  created $dff cell `$procdff$8588' with positive edge clock.
Creating register for signal `\or1420SingleCore.\s_resetCountReg' using process `\or1420SingleCore.$proc$../verilog/or1420SingleCore.v:79$231'.
  created $adff cell `$procdff$8589' with positive edge clock and negative level reset.

67.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

67.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$228'.
Removing empty process `TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$228'.
Removing empty process `DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$203'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$180'.
Removing empty process `TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$146'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$122'.
Removing empty process `TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$121'.
Found and cleaned up 1 empty switch in `\uartFifoMemory.$proc$../../../modules/uart/verilog/uartFifoMemory.v:12$6641'.
Removing empty process `uartFifoMemory.$proc$../../../modules/uart/verilog/uartFifoMemory.v:12$6641'.
Found and cleaned up 1 empty switch in `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:20$6630'.
Removing empty process `sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:20$6630'.
Found and cleaned up 1 empty switch in `\sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:14$6621'.
Removing empty process `sram512X32Dp.$proc$../../../modules/support/verilog/sram_512x32_dp.v:14$6621'.
Found and cleaned up 1 empty switch in `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:30$6610'.
Removing empty process `dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:30$6610'.
Found and cleaned up 1 empty switch in `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:24$6601'.
Removing empty process `dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:24$6601'.
Found and cleaned up 1 empty switch in `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:18$6592'.
Removing empty process `dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:18$6592'.
Found and cleaned up 1 empty switch in `\dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:12$6583'.
Removing empty process `dCacheSpm.$proc$../../../modules/or1420/verilog/dCacheSpm.v:12$6583'.
Found and cleaned up 1 empty switch in `\lutRam32x1.$proc$../../../modules/or1420/verilog/lutram_32x1.v:12$6571'.
Removing empty process `lutRam32x1.$proc$../../../modules/or1420/verilog/lutram_32x1.v:12$6571'.
Found and cleaned up 1 empty switch in `\adder.$proc$../../../modules/or1420/verilog/adder.v:43$6559'.
Removing empty process `adder.$proc$../../../modules/or1420/verilog/adder.v:43$6559'.
Found and cleaned up 1 empty switch in `\adder.$proc$../../../modules/or1420/verilog/adder.v:23$6557'.
Removing empty process `adder.$proc$../../../modules/or1420/verilog/adder.v:23$6557'.
Found and cleaned up 1 empty switch in `\logicUnit.$proc$../../../modules/or1420/verilog/logicUnit.v:6$6545'.
Removing empty process `logicUnit.$proc$../../../modules/or1420/verilog/logicUnit.v:6$6545'.
Found and cleaned up 1 empty switch in `\shifter.$proc$../../../modules/or1420/verilog/shifter.v:19$6538'.
Removing empty process `shifter.$proc$../../../modules/or1420/verilog/shifter.v:19$6538'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:847$6218'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:847$6218'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:838$6204'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:832$6195'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:826$6188'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:816$6177'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:816$6177'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:810$6169'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:810$6169'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:803$6152'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:803$6152'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:796$6137'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:791$6126'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:771$6092'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:771$6092'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:765$6087'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:760$6076'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:760$6076'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:748$6054'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:748$6054'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:744$6047'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:744$6047'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:740$6043'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:740$6043'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:733$6034'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:733$6034'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:729$6029'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:729$6029'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:720$6017'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:720$6017'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:680$5957'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:680$5957'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:674$5950'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:674$5950'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:629$5890'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:629$5890'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:619$5880'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:619$5880'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:612$5871'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:612$5871'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:605$5864'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:605$5864'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:587$5847'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:587$5847'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:560$5822'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:560$5822'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:547$5805'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:547$5805'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:535$5786'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:535$5786'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:478$5724'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:478$5724'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:424$5668'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:424$5668'.
Found and cleaned up 2 empty switches in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:408$5651'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:408$5651'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:231$5417'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:231$5417'.
Found and cleaned up 1 empty switch in `\decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:79$5238'.
Removing empty process `decodeStage.$proc$../../../modules/or1420/verilog/decodeStage.v:79$5238'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:206$5237'.
Found and cleaned up 1 empty switch in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:205$5236'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:205$5236'.
Found and cleaned up 1 empty switch in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:161$5215'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:161$5215'.
Found and cleaned up 1 empty switch in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:145$5197'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:145$5197'.
Found and cleaned up 1 empty switch in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:137$5185'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:137$5185'.
Found and cleaned up 1 empty switch in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:131$5184'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:131$5184'.
Found and cleaned up 1 empty switch in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:127$5182'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:127$5182'.
Found and cleaned up 1 empty switch in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:126$5180'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:126$5180'.
Found and cleaned up 1 empty switch in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:125$5178'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:125$5178'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:124$5177'.
Found and cleaned up 1 empty switch in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:106$5151'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:106$5151'.
Found and cleaned up 2 empty switches in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:88$5148'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:88$5148'.
Found and cleaned up 1 empty switch in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:85$5146'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:85$5146'.
Found and cleaned up 2 empty switches in `\executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:72$5143'.
Removing empty process `executeStage.$proc$../../../modules/or1420/verilog/executeStage.v:72$5143'.
Removing empty process `sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:43$5108'.
Found and cleaned up 1 empty switch in `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:33$5107'.
Removing empty process `sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:33$5107'.
Found and cleaned up 2 empty switches in `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:19$5105'.
Removing empty process `sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:19$5105'.
Found and cleaned up 2 empty switches in `\sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:16$5100'.
Removing empty process `sprUnit.$proc$../../../modules/or1420/verilog/sprUnit.v:16$5100'.
Found and cleaned up 2 empty switches in `\memoryStage.$proc$../../../modules/or1420/verilog/memoryStage.v:15$5097'.
Removing empty process `memoryStage.$proc$../../../modules/or1420/verilog/memoryStage.v:15$5097'.
Removing empty process `dCache.$proc$../../../modules/or1420/verilog/dCache.v:222$5078'.
Found and cleaned up 1 empty switch in `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:208$5063'.
Removing empty process `dCache.$proc$../../../modules/or1420/verilog/dCache.v:208$5063'.
Removing empty process `dCache.$proc$../../../modules/or1420/verilog/dCache.v:189$5040'.
Found and cleaned up 1 empty switch in `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:181$5035'.
Removing empty process `dCache.$proc$../../../modules/or1420/verilog/dCache.v:181$5035'.
Found and cleaned up 2 empty switches in `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:161$5026'.
Removing empty process `dCache.$proc$../../../modules/or1420/verilog/dCache.v:161$5026'.
Found and cleaned up 1 empty switch in `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:129$4967'.
Removing empty process `dCache.$proc$../../../modules/or1420/verilog/dCache.v:129$4967'.
Removing empty process `dCache.$proc$../../../modules/or1420/verilog/dCache.v:123$4964'.
Found and cleaned up 3 empty switches in `\dCache.$proc$../../../modules/or1420/verilog/dCache.v:96$4956'.
Removing empty process `dCache.$proc$../../../modules/or1420/verilog/dCache.v:96$4956'.
Removing empty process `dCache.$proc$../../../modules/or1420/verilog/dCache.v:81$4944'.
Removing empty process `dCache.$proc$../../../modules/or1420/verilog/dCache.v:67$4935'.
Removing empty process `spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:166$4913'.
Removing empty process `spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:143$4897'.
Found and cleaned up 1 empty switch in `\spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:128$4880'.
Removing empty process `spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:128$4880'.
Removing empty process `spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:120$4877'.
Removing empty process `spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:101$4856'.
Removing empty process `spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:90$4836'.
Removing empty process `spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:69$4819'.
Removing empty process `spiShiftQuad.$proc$../../../modules/spi/verilog/spiShiftQuad.v:51$4805'.
Removing empty process `spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:291$4758'.
Found and cleaned up 2 empty switches in `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:242$4723'.
Removing empty process `spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:242$4723'.
Removing empty process `spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:234$4720'.
Found and cleaned up 1 empty switch in `\spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:189$4655'.
Removing empty process `spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:189$4655'.
Removing empty process `spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:181$4652'.
Removing empty process `spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:150$4609'.
Removing empty process `spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:135$4565'.
Removing empty process `spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:106$4502'.
Removing empty process `spiShiftSingle.$proc$../../../modules/spi/verilog/spiShiftSingle.v:81$4451'.
Found and cleaned up 1 empty switch in `\queueMemory.$proc$../../../modules/bus_arbiter/verilog/queueMemory.v:10$4438'.
Removing empty process `queueMemory.$proc$../../../modules/bus_arbiter/verilog/queueMemory.v:10$4438'.
Found and cleaned up 1 empty switch in `\biosRom.$proc$../../../modules/bios/verilog/bios1_rom.v:5$4436'.
Removing empty process `biosRom.$proc$../../../modules/bios/verilog/bios1_rom.v:5$4436'.
Found and cleaned up 2 empty switches in `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:231$4433'.
Removing empty process `hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:231$4433'.
Found and cleaned up 1 empty switch in `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:221$4432'.
Removing empty process `hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:221$4432'.
Found and cleaned up 1 empty switch in `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:211$4431'.
Removing empty process `hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:211$4431'.
Found and cleaned up 2 empty switches in `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:189$4416'.
Removing empty process `hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:189$4416'.
Found and cleaned up 1 empty switch in `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:179$4415'.
Removing empty process `hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:179$4415'.
Found and cleaned up 1 empty switch in `\hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:169$4414'.
Removing empty process `hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:169$4414'.
Removing empty process `hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:145$4387'.
Removing empty process `hdmi_720p.$proc$../../../modules/hdmi_720p/verilog/hdmi_720p.v:124$4365'.
Removing empty process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$4358'.
Found and cleaned up 6 empty switches in `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4319'.
Removing empty process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4319'.
Removing empty process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:177$4285'.
Removing empty process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:167$4278'.
Found and cleaned up 1 empty switch in `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$4277'.
Removing empty process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$4277'.
Found and cleaned up 1 empty switch in `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$4264'.
Removing empty process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$4264'.
Removing empty process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:125$4261'.
Removing empty process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4229'.
Removing empty process `$paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$4159'.
Removing empty process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$4152'.
Found and cleaned up 6 empty switches in `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4113'.
Removing empty process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$4113'.
Removing empty process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:177$4079'.
Removing empty process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:167$4072'.
Found and cleaned up 1 empty switch in `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$4071'.
Removing empty process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$4071'.
Found and cleaned up 1 empty switch in `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$4058'.
Removing empty process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$4058'.
Removing empty process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:125$4055'.
Removing empty process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$4023'.
Removing empty process `$paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$3953'.
Removing empty process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:266$3946'.
Found and cleaned up 6 empty switches in `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$3907'.
Removing empty process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:202$3907'.
Removing empty process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:177$3873'.
Removing empty process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:167$3866'.
Found and cleaned up 1 empty switch in `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$3865'.
Removing empty process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:149$3865'.
Found and cleaned up 1 empty switch in `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$3852'.
Removing empty process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:128$3852'.
Removing empty process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:125$3849'.
Removing empty process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:104$3817'.
Removing empty process `$paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.$proc$../../../modules/hdmi_720p/verilog/textController.v:81$3747'.
Removing empty process `dualPortRam4k.$proc$../../../modules/hdmi_720p/verilog/ram4kdp.v:16$3745'.
Found and cleaned up 1 empty switch in `\dualPortRam4k.$proc$../../../modules/hdmi_720p/verilog/ram4kdp.v:11$3738'.
Removing empty process `dualPortRam4k.$proc$../../../modules/hdmi_720p/verilog/ram4kdp.v:11$3738'.
Found and cleaned up 1 empty switch in `\charRom.$proc$../../../modules/hdmi_720p/font/ami386__8x8.v:5$3736'.
Removing empty process `charRom.$proc$../../../modules/hdmi_720p/font/ami386__8x8.v:5$3736'.
Removing empty process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:168$3689'.
Found and cleaned up 1 empty switch in `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:147$3654'.
Removing empty process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:147$3654'.
Removing empty process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:89$3544'.
Found and cleaned up 1 empty switch in `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:81$3538'.
Removing empty process `$paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.$proc$../../../modules/hdmi_720p/verilog/graphicsController.v:81$3538'.
Removing empty process `dualPortRam2k.$proc$../../../modules/hdmi_720p/verilog/ram2kdp.v:16$3491'.
Found and cleaned up 1 empty switch in `\dualPortRam2k.$proc$../../../modules/hdmi_720p/verilog/ram2kdp.v:11$3484'.
Removing empty process `dualPortRam2k.$proc$../../../modules/hdmi_720p/verilog/ram2kdp.v:11$3484'.
Removing empty process `$paramod\counter\WIDTH=s32'00000000000000000000000000100000.$proc$../../../modules/profileCi/verilog/counter.v:8$3474'.
Found and cleaned up 1 empty switch in `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:17$3465'.
Removing empty process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:17$3465'.
Found and cleaned up 1 empty switch in `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:11$3456'.
Removing empty process `$paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.$proc$../../../modules/ramDmaCi/verilog/dualPortSSram.v:11$3456'.
Removing empty process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:225$3444'.
Removing empty process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:200$3383'.
Found and cleaned up 1 empty switch in `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:169$3370'.
Removing empty process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:169$3370'.
Removing empty process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:147$3336'.
Found and cleaned up 1 empty switch in `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:112$3321'.
Removing empty process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:112$3321'.
Removing empty process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:94$3286'.
Removing empty process `$paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.$proc$../../../modules/i2c/verilog/i2cMaster.v:79$3278'.
Removing empty process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:0$3256'.
Removing empty process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:66$3249'.
Removing empty process `$paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.$proc$../../../modules/support/verilog/processorId.v:30$3247'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6518'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6518'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6513'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6513'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6508'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6508'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6503'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6503'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6498'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6498'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6493'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6493'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6488'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6488'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6483'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6483'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6478'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6478'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6473'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6473'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6468'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6468'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6463'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6463'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6458'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6458'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6453'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6453'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6448'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6448'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6443'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6443'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6438'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6438'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6433'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6433'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6428'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6428'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6423'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6423'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6418'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6418'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6413'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6413'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6408'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6408'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6403'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6403'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6398'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6398'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6393'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6393'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6388'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6388'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6383'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6383'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6378'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6378'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6373'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6373'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6368'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6368'.
Found and cleaned up 2 empty switches in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6363'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:102$6363'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:201$6341'.
Found and cleaned up 1 empty switch in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:190$6332'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:190$6332'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:172$6315'.
Found and cleaned up 1 empty switch in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:163$6310'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:163$6310'.
Found and cleaned up 1 empty switch in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:149$6302'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:149$6302'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:131$6275'.
Found and cleaned up 1 empty switch in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:116$6265'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:116$6265'.
Found and cleaned up 1 empty switch in `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:110$6253'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:110$6253'.
Removing empty process `$paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/fetchStage.v:69$6228'.
Removing empty process `decimalCounter.$proc$../../../modules/support/verilog/decimalCounter.v:13$3212'.
Removing empty process `sdramFifo.$proc$../../../modules/sdram/verilog/sdramFifo.v:22$3159'.
Removing empty process `baudGenerator.$proc$../../../modules/uart/verilog/baudGenerator.v:17$3151'.
Removing empty process `uartTxFifo.$proc$../../../modules/uart/verilog/uartTxFifo.v:24$3123'.
Removing empty process `uartTx.$proc$../../../modules/uart/verilog/uartTx.v:111$3078'.
Found and cleaned up 1 empty switch in `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:102$3065'.
Removing empty process `uartTx.$proc$../../../modules/uart/verilog/uartTx.v:102$3065'.
Found and cleaned up 1 empty switch in `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:79$3064'.
Removing empty process `uartTx.$proc$../../../modules/uart/verilog/uartTx.v:79$3064'.
Removing empty process `uartTx.$proc$../../../modules/uart/verilog/uartTx.v:77$3063'.
Removing empty process `uartTx.$proc$../../../modules/uart/verilog/uartTx.v:64$3047'.
Found and cleaned up 1 empty switch in `\uartTx.$proc$../../../modules/uart/verilog/uartTx.v:36$3018'.
Removing empty process `uartTx.$proc$../../../modules/uart/verilog/uartTx.v:36$3018'.
Removing empty process `uartRxFifo.$proc$../../../modules/uart/verilog/uartRxFifo.v:42$2381'.
Removing empty process `uartRx.$proc$../../../modules/uart/verilog/uartRx.v:140$2296'.
Found and cleaned up 1 empty switch in `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:123$2295'.
Removing empty process `uartRx.$proc$../../../modules/uart/verilog/uartRx.v:123$2295'.
Removing empty process `uartRx.$proc$../../../modules/uart/verilog/uartRx.v:101$2272'.
Found and cleaned up 1 empty switch in `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:93$2267'.
Removing empty process `uartRx.$proc$../../../modules/uart/verilog/uartRx.v:93$2267'.
Found and cleaned up 1 empty switch in `\uartRx.$proc$../../../modules/uart/verilog/uartRx.v:54$2266'.
Removing empty process `uartRx.$proc$../../../modules/uart/verilog/uartRx.v:54$2266'.
Removing empty process `uartRx.$proc$../../../modules/uart/verilog/uartRx.v:47$2261'.
Removing empty process `uartRx.$proc$../../../modules/uart/verilog/uartRx.v:27$2226'.
Found and cleaned up 1 empty switch in `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:223$2184'.
Removing empty process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:223$2184'.
Removing empty process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:214$2169'.
Removing empty process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:164$2133'.
Removing empty process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:97$2085'.
Found and cleaned up 1 empty switch in `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:68$2083'.
Removing empty process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:68$2083'.
Found and cleaned up 1 empty switch in `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:61$2078'.
Removing empty process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:61$2078'.
Removing empty process `$paramod\uartBus\baseAddress=32'01010000000000000000000000000000.$proc$../../../modules/uart/verilog/uartBus.v:44$2024'.
Found and cleaned up 2 empty switches in `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
Removing empty process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:407$1971'.
Removing empty process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:400$1958'.
Removing empty process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:255$1865'.
Removing empty process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:241$1839'.
Removing empty process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:235$1838'.
Found and cleaned up 1 empty switch in `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:196$1805'.
Removing empty process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:196$1805'.
Removing empty process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:171$1776'.
Removing empty process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:147$1725'.
Removing empty process `$paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.$proc$../../../modules/sdram/verilog/sdram.v:92$1626'.
Removing empty process `$paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/or1420Top.v:318$1579'.
Removing empty process `$paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111.$proc$../../../modules/or1420/verilog/or1420Top.v:258$1571'.
Removing empty process `synchroFlop.$proc$../../../modules/support/verilog/synchroFlop.v:15$3219'.
Removing empty process `synchroFlop.$proc$../../../modules/support/verilog/synchroFlop.v:11$3217'.
Removing empty process `$paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.$proc$../../../modules/i2c/verilog/i2cCustomInstr.v:28$1539'.
Removing empty process `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.$proc$../../../modules/delay/verilog/delayIse.v:98$1518'.
Removing empty process `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.$proc$../../../modules/delay/verilog/delayIse.v:81$1495'.
Removing empty process `$paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.$proc$../../../modules/delay/verilog/delayIse.v:64$1477'.
Found and cleaned up 1 empty switch in `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:216$1456'.
Removing empty process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:216$1456'.
Removing empty process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:194$1426'.
Removing empty process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:169$1397'.
Removing empty process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:146$1369'.
Found and cleaned up 1 empty switch in `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:130$1342'.
Removing empty process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:130$1342'.
Removing empty process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:72$1328'.
Removing empty process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:52$1303'.
Removing empty process `$paramod\ramDmaCi\customId=8'00010100.$proc$../../../modules/ramDmaCi/verilog/ramDmaCi.v:40$1300'.
Removing empty process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:84$1272'.
Removing empty process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:66$1265'.
Removing empty process `$paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.$proc$../../../modules/gpio/verilog/gpio.v:34$1237'.
Found and cleaned up 1 empty switch in `\sevenSegScanning.$proc$../../../modules/gpio/verilog/7segScanning.v:21$1233'.
Removing empty process `sevenSegScanning.$proc$../../../modules/gpio/verilog/7segScanning.v:21$1233'.
Removing empty process `sevenSegScanning.$proc$../../../modules/gpio/verilog/7segScanning.v:15$1221'.
Removing empty process `sevenSegScanning.$proc$../../../modules/gpio/verilog/7segScanning.v:10$1214'.
Found and cleaned up 2 empty switches in `$paramod\profileCi\customId=8'00001100.$proc$../../../modules/profileCi/verilog/profileCi.v:64$1175'.
Removing empty process `$paramod\profileCi\customId=8'00001100.$proc$../../../modules/profileCi/verilog/profileCi.v:64$1175'.
Removing empty process `$paramod\profileCi\customId=8'00001100.$proc$../../../modules/profileCi/verilog/profileCi.v:24$1132'.
Removing empty process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:218$1052'.
Found and cleaned up 1 empty switch in `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:207$1035'.
Removing empty process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:207$1035'.
Removing empty process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:172$1004'.
Found and cleaned up 1 empty switch in `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:150$1001'.
Removing empty process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:150$1001'.
Removing empty process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:116$964'.
Removing empty process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:93$935'.
Removing empty process `$paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.$proc$../../../modules/camera/verilog/camera.v:79$934'.
Removing empty process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:468$895'.
Removing empty process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:400$883'.
Found and cleaned up 1 empty switch in `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:392$882'.
Removing empty process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:392$882'.
Removing empty process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:355$823'.
Removing empty process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:339$822'.
Removing empty process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:291$804'.
Removing empty process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:176$790'.
Removing empty process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:139$768'.
Removing empty process `$paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.$proc$../../../modules/hdmi_720p/verilog/screens.v:93$745'.
Removing empty process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:191$733'.
Removing empty process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:125$716'.
Removing empty process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:98$679'.
Found and cleaned up 1 empty switch in `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:78$678'.
Removing empty process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:78$678'.
Removing empty process `$paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.$proc$../../../modules/spi/verilog/spiBus.v:49$645'.
Removing empty process `bios.$proc$../../../modules/bios/verilog/bios.v:88$630'.
Found and cleaned up 1 empty switch in `\bios.$proc$../../../modules/bios/verilog/bios.v:77$613'.
Removing empty process `bios.$proc$../../../modules/bios/verilog/bios.v:77$613'.
Removing empty process `bios.$proc$../../../modules/bios/verilog/bios.v:58$594'.
Removing empty process `bios.$proc$../../../modules/bios/verilog/bios.v:32$561'.
Found and cleaned up 1 empty switch in `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:108$440'.
Removing empty process `busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:108$440'.
Found and cleaned up 1 empty switch in `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:89$439'.
Removing empty process `busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:89$439'.
Removing empty process `busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:82$434'.
Removing empty process `busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:51$368'.
Found and cleaned up 1 empty switch in `\busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:39$341'.
Removing empty process `busArbiter.$proc$../../../modules/bus_arbiter/verilog/busArbiter.v:39$341'.
Removing empty process `or1420SingleCore.$proc$../verilog/or1420SingleCore.v:79$231'.
Cleaned up 228 empty switches.

67.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module uartFifoMemory.
<suppressed ~1 debug messages>
Optimizing module sram512X32Dp.
<suppressed ~2 debug messages>
Optimizing module dCacheSpm.
<suppressed ~4 debug messages>
Optimizing module lutRam32x1.
<suppressed ~1 debug messages>
Optimizing module adder.
<suppressed ~1 debug messages>
Optimizing module logicUnit.
Optimizing module multiplier.
<suppressed ~2 debug messages>
Optimizing module shifter.
<suppressed ~11 debug messages>
Optimizing module decodeStage.
<suppressed ~217 debug messages>
Optimizing module executeStage.
<suppressed ~52 debug messages>
Optimizing module sprUnit.
<suppressed ~15 debug messages>
Optimizing module memoryStage.
<suppressed ~7 debug messages>
Optimizing module registerFile.
<suppressed ~4 debug messages>
Optimizing module dCache.
<suppressed ~50 debug messages>
Optimizing module spiShiftQuad.
<suppressed ~49 debug messages>
Optimizing module spiShiftSingle.
<suppressed ~89 debug messages>
Optimizing module queueMemory.
<suppressed ~1 debug messages>
Optimizing module biosRom.
Optimizing module hdmi_720p.
<suppressed ~32 debug messages>
Optimizing module $paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.
<suppressed ~68 debug messages>
Optimizing module $paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.
<suppressed ~68 debug messages>
Optimizing module $paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.
<suppressed ~68 debug messages>
Optimizing module dualPortRam4k.
Optimizing module charRom.
Optimizing module $paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.
<suppressed ~74 debug messages>
Optimizing module dualPortRam2k.
Optimizing module $paramod\counter\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~4 debug messages>
Optimizing module $paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.
<suppressed ~2 debug messages>
Optimizing module rgb565Grayscale.
Optimizing module $paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.
<suppressed ~62 debug messages>
Optimizing module $paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.
<suppressed ~5 debug messages>
Optimizing module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
<suppressed ~109 debug messages>
Optimizing module decimalCounter.
<suppressed ~5 debug messages>
Optimizing module sdramFifo.
<suppressed ~20 debug messages>
Optimizing module ecp5iob.
Optimizing module baudGenerator.
<suppressed ~8 debug messages>
Optimizing module uartTxFifo.
<suppressed ~14 debug messages>
Optimizing module uartTx.
<suppressed ~26 debug messages>
Optimizing module uartRxFifo.
<suppressed ~281 debug messages>
Optimizing module uartRx.
<suppressed ~31 debug messages>
Optimizing module $paramod\uartBus\baseAddress=32'01010000000000000000000000000000.
<suppressed ~78 debug messages>
Optimizing module $paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.
<suppressed ~114 debug messages>
Optimizing module $paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111.
<suppressed ~3 debug messages>
Optimizing module synchroFlop.
<suppressed ~2 debug messages>
Optimizing module $paramod\swapByte\customIntructionNr=8'00000001.
<suppressed ~3 debug messages>
Optimizing module $paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.
<suppressed ~7 debug messages>
Optimizing module $paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.
<suppressed ~22 debug messages>
Optimizing module $paramod\rgb565GrayscaleIse\customInstructionId=8'00001010.
<suppressed ~1 debug messages>
Optimizing module $paramod\ramDmaCi\customId=8'00010100.
<suppressed ~42 debug messages>
Optimizing module $paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.
<suppressed ~19 debug messages>
Optimizing module sevenSegScanning.
<suppressed ~9 debug messages>
Optimizing module $paramod\sobel\customInstructionId=8'00010101.
<suppressed ~5 debug messages>
Optimizing module $paramod\converterPixel\customInstructionId=8'00010110.
<suppressed ~1 debug messages>
Optimizing module $paramod\converterPixel1\customInstructionId=8'00010111.
<suppressed ~1 debug messages>
Optimizing module $paramod\profileCi\customId=8'00001100.
<suppressed ~31 debug messages>
Optimizing module $paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.
<suppressed ~68 debug messages>
Optimizing module $paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.
<suppressed ~54 debug messages>
Optimizing module $paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.
<suppressed ~34 debug messages>
Optimizing module bios.
<suppressed ~24 debug messages>
Optimizing module busArbiter.
<suppressed ~47 debug messages>
Optimizing module or1420SingleCore.
<suppressed ~4 debug messages>

67.6. Executing FLATTEN pass (flatten design).
Deleting now unused module uartFifoMemory.
Deleting now unused module sram512X32Dp.
Deleting now unused module dCacheSpm.
Deleting now unused module lutRam32x1.
Deleting now unused module adder.
Deleting now unused module logicUnit.
Deleting now unused module multiplier.
Deleting now unused module shifter.
Deleting now unused module decodeStage.
Deleting now unused module executeStage.
Deleting now unused module sprUnit.
Deleting now unused module memoryStage.
Deleting now unused module registerFile.
Deleting now unused module dCache.
Deleting now unused module spiShiftQuad.
Deleting now unused module spiShiftSingle.
Deleting now unused module queueMemory.
Deleting now unused module biosRom.
Deleting now unused module hdmi_720p.
Deleting now unused module $paramod$09f9baf20e6643a915352db9fec70c8a195a0555\textController.
Deleting now unused module $paramod$21d2dcd86a3ef4a586dacaca2c7942a7576caf4e\textController.
Deleting now unused module $paramod$9ead38e3a41590538d86f8a705c1f84c78167e5b\textController.
Deleting now unused module dualPortRam4k.
Deleting now unused module charRom.
Deleting now unused module $paramod\graphicsController\baseAddress=32'01010000000000000000000000100000.
Deleting now unused module dualPortRam2k.
Deleting now unused module $paramod\counter\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod$00dfc99d2086861aa0e56e9ade1c49c1bf22f9b8\dualPortSSRAM.
Deleting now unused module rgb565Grayscale.
Deleting now unused module $paramod$9dd60973bfd77a6ad2774876adf7aad064b9403b\i2cMaster.
Deleting now unused module $paramod$24965b0db31f2ecd38133662e9674464ef1ed386\processorId.
Deleting now unused module $paramod\fetchStage\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Deleting now unused module decimalCounter.
Deleting now unused module sdramFifo.
Deleting now unused module ecp5iob.
Deleting now unused module baudGenerator.
Deleting now unused module uartTxFifo.
Deleting now unused module uartTx.
Deleting now unused module uartRxFifo.
Deleting now unused module uartRx.
Deleting now unused module $paramod\uartBus\baseAddress=32'01010000000000000000000000000000.
Deleting now unused module $paramod$4731d9adbbf172dda185f7c4f92f7c91a1ab0063\sdramController.
Deleting now unused module $paramod\or1420Top\NOP_INSTRUCTION=32'00010101000000001111111111111111.
Deleting now unused module synchroFlop.
Deleting now unused module $paramod\swapByte\customIntructionNr=8'00000001.
Deleting now unused module $paramod$0603e3e50cb9041a964f0cdfbcb39253e83a6e54\i2cCustomInstr.
Deleting now unused module $paramod$ae1b59ad181dabaa53fa7d858a23527d8679c51d\delayIse.
Deleting now unused module $paramod\rgb565GrayscaleIse\customInstructionId=8'00001010.
Deleting now unused module $paramod\ramDmaCi\customId=8'00010100.
Deleting now unused module $paramod$6e59def6a80dd7ff1cbb199c8aff62a42710dfcb\gpio.
Deleting now unused module sevenSegScanning.
Deleting now unused module $paramod\sobel\customInstructionId=8'00010101.
Deleting now unused module $paramod\converterPixel\customInstructionId=8'00010110.
Deleting now unused module $paramod\converterPixel1\customInstructionId=8'00010111.
Deleting now unused module $paramod\profileCi\customId=8'00001100.
Deleting now unused module $paramod$2ef5c699d2fd23de5aea6f43c9721a9ea47e4a55\camera.
Deleting now unused module $paramod$3ad176ba6542d2ceb8a4ed0fe7e419ed5cfcf8c0\screens.
Deleting now unused module $paramod$cf7ad6785e129664a600ce0fbac8ab35c95e568d\spiBus.
Deleting now unused module bios.
Deleting now unused module busArbiter.
<suppressed ~164 debug messages>

67.7. Executing TRIBUF pass.

67.8. Executing DEMINOUT pass (demote inout ports to input or output).

67.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~372 debug messages>

67.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 593 unused cells and 4749 unused wires.
<suppressed ~671 debug messages>

67.11. Executing CHECK pass (checking for obvious problems).
Checking module or1420SingleCore...
Warning: Wire or1420SingleCore.\uart1.RXF.clearError is used but has no driver.
Found and reported 1 problems.

67.12. Executing OPT pass (performing simple optimizations).

67.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~6 debug messages>

67.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~3396 debug messages>
Removed a total of 1132 cells.

67.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:84$3542: { \hdmi.graphics.s_dualLineReg 22'0000000000000000000000 \hdmi.graphics.s_graphicsHeightReg [9:1] } -> { 23'10000000000000000000000 \hdmi.graphics.s_graphicsHeightReg [9:1] }
      Replacing known input bits on port B of cell $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:83$3540: { \hdmi.graphics.s_dualPixelReg 22'0000000000000000000000 \hdmi.graphics.s_graphicsWidthReg [9:1] } -> { 23'10000000000000000000000 \hdmi.graphics.s_graphicsWidthReg [9:1] }
      Replacing known input bits on port A of cell $flatten\arbiter.$ternary$../../../modules/bus_arbiter/verilog/busArbiter.v:37$339: \arbiter.s_timeOutReg -> { 1'0 \arbiter.s_timeOutReg [14:0] }
      Replacing known input bits on port B of cell $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:167$4282: \hdmi.textC1.s_clearScreenCounterReg -> { 1'1 \hdmi.textC1.s_clearScreenCounterReg [12:0] }
      Replacing known input bits on port B of cell $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:177$4290: \hdmi.textC1.s_clearLineCounterReg -> { 1'1 \hdmi.textC1.s_clearLineCounterReg [6:0] }
      Replacing known input bits on port B of cell $flatten\hdmi.\textC3.$ternary$../../../modules/hdmi_720p/verilog/textController.v:167$3870: \hdmi.textC3.s_clearScreenCounterReg -> { 1'1 \hdmi.textC3.s_clearScreenCounterReg [12:0] }
      Replacing known input bits on port B of cell $flatten\hdmi.\textC3.$ternary$../../../modules/hdmi_720p/verilog/textController.v:177$3878: \hdmi.textC3.s_clearLineCounterReg -> { 1'1 \hdmi.textC3.s_clearLineCounterReg [6:0] }
      Replacing known input bits on port B of cell $ternary$../verilog/or1420SingleCore.v:81$235: \s_resetCountReg -> { 1'1 \s_resetCountReg [3:0] }
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\cpu1.\decode.$procmux$6905.
    dead port 1/2 on $mux $flatten\cpu1.\decode.$procmux$6914.
    dead port 1/8 on $pmux $flatten\hdmi.\textC1.$procmux$7274.
    dead port 2/8 on $pmux $flatten\hdmi.\textC1.$procmux$7274.
    dead port 3/8 on $pmux $flatten\hdmi.\textC1.$procmux$7274.
    dead port 6/8 on $pmux $flatten\hdmi.\textC1.$procmux$7274.
    dead port 1/2 on $mux $flatten\hdmi.\textC3.$ternary$../../../modules/hdmi_720p/verilog/textController.v:261$3934.
    dead port 2/2 on $mux $flatten\hdmi.\textC3.$ternary$../../../modules/hdmi_720p/verilog/textController.v:261$3934.
    dead port 1/2 on $mux $flatten\hdmi.\textC3.$ternary$../../../modules/hdmi_720p/verilog/textController.v:261$3935.
Removed 9 multiplexer ports.
<suppressed ~1029 debug messages>

67.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
    New ctrl vector for $pmux cell $flatten\cpu1.\exe.\logicU.$procmux$6792: { $flatten\cpu1.\exe.\logicU.$procmux$6790_CMP $flatten\cpu1.\exe.\logicU.$procmux$6789_CMP $flatten\cpu1.\exe.\logicU.$procmux$6788_CMP $auto$opt_reduce.cc:134:opt_pmux$8780 }
    New ctrl vector for $pmux cell $flatten\cpu1.\exe.\logicU.$procmux$6802: { $flatten\cpu1.\exe.\logicU.$procmux$6790_CMP $flatten\cpu1.\exe.\logicU.$procmux$6789_CMP $flatten\cpu1.\exe.\logicU.$procmux$6788_CMP $flatten\cpu1.\exe.\logicU.$procmux$6786_CMP $auto$opt_reduce.cc:134:opt_pmux$8782 }
    New ctrl vector for $pmux cell $flatten\cpu1.\exe.\shift.$procmux$6810: { $flatten\cpu1.\exe.\shift.$procmux$6816_CMP $flatten\cpu1.\exe.\shift.$procmux$6815_CMP $flatten\cpu1.\exe.\shift.$eq$../../../modules/or1420/verilog/shifter.v:12$6525_Y $auto$opt_reduce.cc:134:opt_pmux$8784 $flatten\cpu1.\exe.\shift.$procmux$6811_CMP }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\fetch.$procmux$7739:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268
      New ports: A=1'0, B=1'1, Y=$flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0]
      New connections: $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [31:1] = { $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] $flatten\cpu1.\fetch.$0$memwr$\s_dataMemory$../../../modules/or1420/verilog/fetchStage.v:118$6221_EN[31:0]$6268 [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\fetch.$procmux$7748:
      Old ports: A=21'000000000000000000000, B=21'111111111111111111111, Y=$flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256
      New ports: A=1'0, B=1'1, Y=$flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0]
      New connections: $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [20:1] = { $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] $flatten\cpu1.\fetch.$0$memwr$\s_tagMemory$../../../modules/or1420/verilog/fetchStage.v:113$6220_EN[20:0]$6256 [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\loadStore.\spm.$procmux$6716:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN[7:0]$6613
      New ports: A=1'0, B=1'1, Y=$flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN[7:0]$6613 [0]
      New connections: $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN[7:0]$6613 [7:1] = { $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN[7:0]$6613 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN[7:0]$6613 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN[7:0]$6613 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN[7:0]$6613 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN[7:0]$6613 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN[7:0]$6613 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam3$../../../modules/or1420/verilog/dCacheSpm.v:32$6582_EN[7:0]$6613 [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\loadStore.\spm.$procmux$6725:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN[7:0]$6604
      New ports: A=1'0, B=1'1, Y=$flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN[7:0]$6604 [0]
      New connections: $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN[7:0]$6604 [7:1] = { $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN[7:0]$6604 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN[7:0]$6604 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN[7:0]$6604 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN[7:0]$6604 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN[7:0]$6604 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN[7:0]$6604 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam2$../../../modules/or1420/verilog/dCacheSpm.v:26$6581_EN[7:0]$6604 [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\loadStore.\spm.$procmux$6734:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN[7:0]$6595
      New ports: A=1'0, B=1'1, Y=$flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN[7:0]$6595 [0]
      New connections: $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN[7:0]$6595 [7:1] = { $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN[7:0]$6595 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN[7:0]$6595 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN[7:0]$6595 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN[7:0]$6595 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN[7:0]$6595 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN[7:0]$6595 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam1$../../../modules/or1420/verilog/dCacheSpm.v:20$6580_EN[7:0]$6595 [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\loadStore.\spm.$procmux$6743:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN[7:0]$6586
      New ports: A=1'0, B=1'1, Y=$flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN[7:0]$6586 [0]
      New connections: $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN[7:0]$6586 [7:1] = { $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN[7:0]$6586 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN[7:0]$6586 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN[7:0]$6586 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN[7:0]$6586 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN[7:0]$6586 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN[7:0]$6586 [0] $flatten\cpu1.\loadStore.\spm.$0$memwr$\byteRam0$../../../modules/or1420/verilog/dCacheSpm.v:14$6579_EN[7:0]$6586 [0] }
    Consolidated identical input bits for $mux cell $flatten\hdmi.\LineBuffer1.$procmux$7476:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487
      New ports: A=1'0, B=1'1, Y=$flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0]
      New connections: $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [31:1] = { $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] }
    Consolidated identical input bits for $mux cell $flatten\hdmi.\LineBuffer2.$procmux$7476:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487
      New ports: A=1'0, B=1'1, Y=$flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0]
      New connections: $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [31:1] = { $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\hdmi.\LineBuffer2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] }
    Consolidated identical input bits for $mux cell $flatten\hdmi.\asciiRam1.$procmux$7449:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\hdmi.\asciiRam1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741
      New ports: A=1'0, B=1'1, Y=$flatten\hdmi.\asciiRam1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0]
      New connections: $flatten\hdmi.\asciiRam1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [7:1] = { $flatten\hdmi.\asciiRam1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam1.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] }
    Consolidated identical input bits for $mux cell $flatten\hdmi.\asciiRam2.$procmux$7449:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\hdmi.\asciiRam2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741
      New ports: A=1'0, B=1'1, Y=$flatten\hdmi.\asciiRam2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0]
      New connections: $flatten\hdmi.\asciiRam2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [7:1] = { $flatten\hdmi.\asciiRam2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam2.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] }
    Consolidated identical input bits for $mux cell $flatten\hdmi.\asciiRam3.$procmux$7449:
      Old ports: A=8'11111111, B=8'00000000, Y=$flatten\hdmi.\asciiRam3.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741
      New ports: A=1'1, B=1'0, Y=$flatten\hdmi.\asciiRam3.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0]
      New connections: $flatten\hdmi.\asciiRam3.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [7:1] = { $flatten\hdmi.\asciiRam3.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam3.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam3.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam3.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam3.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam3.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] $flatten\hdmi.\asciiRam3.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram4kdp.v:13$3737_EN[7:0]$3741 [0] }
    New ctrl vector for $pmux cell $flatten\hdmi.\textC1.$procmux$7274: { $auto$opt_reduce.cc:134:opt_pmux$8786 \hdmi.textC1.s_smallCharsReg }
    Consolidated identical input bits for $mux cell $flatten\arbiter.\queue.$procmux$7154:
      Old ports: A=32'11111111111111111111111111111111, B=0, Y=$flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441
      New ports: A=1'1, B=1'0, Y=$flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0]
      New connections: $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [31:1] = { $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] $flatten\arbiter.\queue.$0$memwr$\s_memory$../../../modules/bus_arbiter/verilog/queueMemory.v:13$4437_EN[31:0]$4441 [0] }
    Consolidated identical input bits for $mux cell $flatten\ramDma.\memory.$procmux$7485:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468
      New ports: A=1'0, B=1'1, Y=$flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0]
      New connections: $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [31:1] = { $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:20$3455_EN[31:0]$3468 [0] }
    Consolidated identical input bits for $mux cell $flatten\ramDma.\memory.$procmux$7494:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459
      New ports: A=1'0, B=1'1, Y=$flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0]
      New connections: $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [31:1] = { $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] $flatten\ramDma.\memory.$0$memwr$\memoryContent$../../../modules/ramDmaCi/verilog/dualPortSSram.v:14$3454_EN[31:0]$3459 [0] }
    New ctrl vector for $pmux cell $flatten\sdram.$procmux$7859: { $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:184$1777_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:268$1871_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:269$1874_Y $flatten\sdram.$procmux$7888_CMP $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:185$1778_Y $flatten\sdram.$procmux$7886_CMP $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:186$1780_Y $flatten\sdram.$procmux$7884_CMP $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:187$1782_Y $flatten\sdram.$procmux$7882_CMP $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:274$1883_Y $flatten\sdram.$procmux$7880_CMP $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:275$1885_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:94$1628_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:112$1686_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:276$1887_Y $flatten\sdram.$procmux$7875_CMP $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:251$1852_Y $flatten\sdram.$procmux$7873_CMP $flatten\sdram.$procmux$7872_CMP $flatten\sdram.$procmux$7871_CMP $flatten\sdram.$procmux$7870_CMP $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:249$1845_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:104$1656_Y $flatten\sdram.$procmux$7866_CMP $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:112$1684_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:417$1990_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:283$1901_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:165$1749_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:284$1903_Y $auto$opt_reduce.cc:134:opt_pmux$8788 }
    Consolidated identical input bits for $mux cell $flatten\sdram.\buffer.\readMem.$procmux$6707:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624
      New ports: A=1'0, B=1'1, Y=$flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0]
      New connections: $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [31:1] = { $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] $flatten\sdram.\buffer.\readMem.$0$memwr$\memory$../../../modules/support/verilog/sram_512x32_dp.v:16$6619_EN[31:0]$6624 [0] }
    New ctrl vector for $pmux cell $flatten\uart1.\RXC.$procmux$7786: { $flatten\uart1.\RXC.$procmux$7784_CMP $auto$opt_reduce.cc:134:opt_pmux$8794 $auto$opt_reduce.cc:134:opt_pmux$8792 $auto$opt_reduce.cc:134:opt_pmux$8790 }
    Consolidated identical input bits for $mux cell $flatten\camIf.\lineBuffer.$procmux$7476:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487
      New ports: A=1'0, B=1'1, Y=$flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0]
      New connections: $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [31:1] = { $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] $flatten\camIf.\lineBuffer.$0$memwr$\memory$../../../modules/hdmi_720p/verilog/ram2kdp.v:13$3483_EN[31:0]$3487 [0] }
    Consolidated identical input bits for $mux cell $flatten\uart1.\RXF.\fifoMem.$procmux$6689:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\uart1.\RXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644
      New ports: A=1'0, B=1'1, Y=$flatten\uart1.\RXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0]
      New connections: $flatten\uart1.\RXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [7:1] = { $flatten\uart1.\RXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\RXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\RXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\RXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\RXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\RXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\RXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] }
    Consolidated identical input bits for $mux cell $flatten\uart1.\TXF.\fifoMem.$procmux$6689:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\uart1.\TXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644
      New ports: A=1'0, B=1'1, Y=$flatten\uart1.\TXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0]
      New connections: $flatten\uart1.\TXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [7:1] = { $flatten\uart1.\TXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\TXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\TXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\TXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\TXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\TXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] $flatten\uart1.\TXF.\fifoMem.$0$memwr$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:13$6639_EN[7:0]$6644 [0] }
  Optimizing cells in module \or1420SingleCore.
Performed a total of 24 changes.

67.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~498 debug messages>
Removed a total of 166 cells.

67.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\flash.\quad.$procdff$8107 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 0 on $flatten\hdmi.$procdff$8531 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 0 on $flatten\hdmi.$procdff$8532 ($dff) from module or1420SingleCore.
Setting constant 1-bit at position 0 on $flatten\hdmi.$procdff$8533 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 1 on $flatten\hdmi.$procdff$8533 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 0 on $flatten\hdmi.\textC1.$procdff$8171 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 1 on $flatten\hdmi.\textC1.$procdff$8171 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 2 on $flatten\hdmi.\textC1.$procdff$8171 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 5 on $flatten\hdmi.\textC1.$procdff$8171 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 6 on $flatten\hdmi.\textC1.$procdff$8171 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 7 on $flatten\hdmi.\textC1.$procdff$8171 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 8 on $flatten\hdmi.\textC1.$procdff$8171 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 9 on $flatten\hdmi.\textC1.$procdff$8171 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 10 on $flatten\hdmi.\textC1.$procdff$8171 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 0 on $flatten\hdmi.\textC1.$procdff$8172 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 1 on $flatten\hdmi.\textC1.$procdff$8172 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 2 on $flatten\hdmi.\textC1.$procdff$8172 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 3 on $flatten\hdmi.\textC1.$procdff$8172 ($dff) from module or1420SingleCore.
Setting constant 1-bit at position 4 on $flatten\hdmi.\textC1.$procdff$8172 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 5 on $flatten\hdmi.\textC1.$procdff$8172 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 6 on $flatten\hdmi.\textC1.$procdff$8172 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 7 on $flatten\hdmi.\textC1.$procdff$8172 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 8 on $flatten\hdmi.\textC1.$procdff$8172 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 9 on $flatten\hdmi.\textC1.$procdff$8172 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 10 on $flatten\hdmi.\textC1.$procdff$8172 ($dff) from module or1420SingleCore.

67.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 7 unused cells and 1309 unused wires.
<suppressed ~17 debug messages>

67.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~31 debug messages>

67.12.9. Rerunning OPT passes. (Maybe there is more to do..)

67.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\hdmi.\textC3.$ternary$../../../modules/hdmi_720p/verilog/textController.v:94$3777.
    dead port 2/2 on $mux $flatten\hdmi.\textC3.$ternary$../../../modules/hdmi_720p/verilog/textController.v:94$3777.
Removed 2 multiplexer ports.
<suppressed ~866 debug messages>

67.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$8796 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$8795 ($dff) from module or1420SingleCore.

67.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 14 unused cells and 27 unused wires.
<suppressed ~29 debug messages>

67.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~2 debug messages>

67.12.16. Rerunning OPT passes. (Maybe there is more to do..)

67.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~861 debug messages>

67.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

67.12.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$8798 ($dff) from module or1420SingleCore.

67.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 48 unused cells and 57 unused wires.
<suppressed ~75 debug messages>

67.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~4 debug messages>

67.12.23. Rerunning OPT passes. (Maybe there is more to do..)

67.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~846 debug messages>

67.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.12.27. Executing OPT_DFF pass (perform DFF optimizations).

67.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 8 unused cells and 18 unused wires.
<suppressed ~21 debug messages>

67.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.12.30. Rerunning OPT passes. (Maybe there is more to do..)

67.12.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~842 debug messages>

67.12.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.12.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.12.34. Executing OPT_DFF pass (perform DFF optimizations).

67.12.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..

67.12.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.12.37. Finished OPT passes. (There is nothing left to do.)

67.13. Executing FSM pass (extract and optimize FSM).

67.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register or1420SingleCore.arbiter.s_stateReg.
Not marking or1420SingleCore.camIf.byteEnablesOut as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register or1420SingleCore.camIf.s_stateMachineReg.
Found FSM state register or1420SingleCore.cpu1.decode.exeAdderCntrl.
Found FSM state register or1420SingleCore.cpu1.decode.exeForwardCntrlA.
Found FSM state register or1420SingleCore.cpu1.decode.exeForwardCntrlB.
Found FSM state register or1420SingleCore.cpu1.decode.exeLogicCntrl.
Not marking or1420SingleCore.cpu1.decode.exeSprControl as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking or1420SingleCore.cpu1.decode.s_exceptionModeReg as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register or1420SingleCore.cpu1.fetch.s_busStateReg.
Found FSM state register or1420SingleCore.cpu1.fetch.s_stateReg.
Found FSM state register or1420SingleCore.cpu1.loadStore.s_busStateReg.
Not marking or1420SingleCore.cpu1.loadStore.s_byteEnablesReg as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register or1420SingleCore.cpu1.loadStore.s_stateReg.
Found FSM state register or1420SingleCore.flash.quad.s_stateReg.
Not marking or1420SingleCore.flash.s_spiTriReg as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking or1420SingleCore.flash.single.s_cntrlReg as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register or1420SingleCore.hdmi.generator.s_horizontalState.
Found FSM state register or1420SingleCore.hdmi.generator.s_verticalState.
Not marking or1420SingleCore.hdmi.graphics.byteEnablesOut as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register or1420SingleCore.hdmi.graphics.s_dmaState.
Not marking or1420SingleCore.i2cm.master.s_stateMachineReg as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking or1420SingleCore.ramDma.byteEnablesOut as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register or1420SingleCore.ramDma.s_dmaCurrentStateReg.
Found FSM state register or1420SingleCore.sdram.s_sdramCurrentState.
Found FSM state register or1420SingleCore.start.s_stateMachineReg.
Found FSM state register or1420SingleCore.uart1.RXC.s_stateMachineReg.
Found FSM state register or1420SingleCore.uart1.TXC.s_stateMachineReg.
Found FSM state register or1420SingleCore.uart1.s_readStateReg.

67.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\arbiter.s_stateReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\arbiter.$procdff$8586
  root of input selection tree: $flatten\arbiter.$0\s_stateReg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \s_resetCountReg [4]
  found state code: 3'000
  found ctrl input: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:58$385_Y
  found ctrl input: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:35$327_Y
  found ctrl input: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:34$317_Y
  found ctrl input: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:33$314_Y
  found ctrl input: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:35$325_Y
  found ctrl input: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:34$320_Y
  found ctrl input: \arbiter.s_timeOutReg [15]
  found state code: 3'101
  found ctrl input: $flatten\arbiter.$logic_and$../../../modules/bus_arbiter/verilog/busArbiter.v:46$363_Y
  found ctrl input: \flash.endTransactionIn
  found state code: 3'100
  found state code: 3'110
  found ctrl input: $flatten\arbiter.$logic_or$../../../modules/bus_arbiter/verilog/busArbiter.v:44$354_Y
  found state code: 3'011
  found state code: 3'111
  found ctrl input: \arbiter.beginTransactionIn
  found state code: 3'010
  found ctrl input: \arbiter.s_queueEmpty
  found state code: 3'001
  found ctrl output: $flatten\arbiter.$ne$../../../modules/bus_arbiter/verilog/busArbiter.v:72$409_Y
  found ctrl output: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:59$390_Y
  found ctrl output: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:58$385_Y
  found ctrl output: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:35$327_Y
  found ctrl output: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:35$325_Y
  found ctrl output: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:34$320_Y
  found ctrl output: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:34$317_Y
  found ctrl output: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:33$314_Y
  found ctrl output: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:31$309_Y
  ctrl inputs: { \arbiter.beginTransactionIn \arbiter.s_timeOutReg [15] \arbiter.s_queueEmpty $flatten\arbiter.$logic_or$../../../modules/bus_arbiter/verilog/busArbiter.v:44$354_Y $flatten\arbiter.$logic_and$../../../modules/bus_arbiter/verilog/busArbiter.v:46$363_Y \flash.endTransactionIn \s_resetCountReg [4] }
  ctrl outputs: { $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:31$309_Y $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:33$314_Y $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:34$317_Y $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:34$320_Y $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:35$325_Y $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:35$327_Y $flatten\arbiter.$0\s_stateReg[2:0] $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:58$385_Y $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:59$390_Y $flatten\arbiter.$ne$../../../modules/bus_arbiter/verilog/busArbiter.v:72$409_Y }
  transition:      3'000 7'------0 ->      3'000 12'000100000001
  transition:      3'000 7'0-0---1 ->      3'001 12'000100001001
  transition:      3'000 7'0-1---1 ->      3'000 12'000100000001
  transition:      3'000 7'1-----1 ->      3'111 12'000100111001
  transition:      3'100 7'------0 ->      3'000 12'000000000101
  transition:      3'100 7'-0----1 ->      3'101 12'000000101101
  transition:      3'100 7'-1--001 ->      3'100 12'000000100101
  transition:      3'100 7'-1--011 ->      3'000 12'000000000101
  transition:      3'100 7'-1--1-1 ->      3'110 12'000000110101
  transition:      3'010 7'------0 ->      3'000 12'010000000001
  transition:      3'010 7'00----1 ->      3'110 12'010000110001
  transition:      3'010 7'01----1 ->      3'010 12'010000010001
  transition:      3'010 7'1-----1 ->      3'011 12'010000011001
  transition:      3'110 7'------0 ->      3'000 12'100000000000
  transition:      3'110 7'------1 ->      3'000 12'100000000000
  transition:      3'001 7'------0 ->      3'000 12'000010000001
  transition:      3'001 7'0-----1 ->      3'010 12'000010010001
  transition:      3'001 7'1-----1 ->      3'111 12'000010111001
  transition:      3'101 7'------0 ->      3'000 12'000000000011
  transition:      3'101 7'------1 ->      3'000 12'000000000011
  transition:      3'011 7'------0 ->      3'000 12'001000000001
  transition:      3'011 7'---0-01 ->      3'011 12'001000011001
  transition:      3'011 7'---0-11 ->      3'110 12'001000110001
  transition:      3'011 7'---1--1 ->      3'111 12'001000111001
  transition:      3'111 7'------0 ->      3'000 12'000001000001
  transition:      3'111 7'-----01 ->      3'100 12'000001100001
  transition:      3'111 7'-----11 ->      3'000 12'000001000001
Extracting FSM `\camIf.s_stateMachineReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\camIf.$procdff$8486
  root of input selection tree: $flatten\camIf.$0\s_stateMachineReg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \camIf.sfps.reset
  found ctrl input: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:233$1091_Y
  found ctrl input: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:198$1017_Y
  found ctrl input: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:201$1029_Y
  found ctrl input: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:203$1033_Y
  found ctrl input: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:237$1104_Y
  found state code: 3'000
  found ctrl input: $flatten\camIf.$ne$../../../modules/camera/verilog/camera.v:214$1050_Y
  found state code: 3'001
  found ctrl input: \flash.busErrorIn
  found ctrl input: $flatten\camIf.$logic_and$../../../modules/camera/verilog/camera.v:213$1047_Y
  found state code: 3'011
  found state code: 3'100
  found state code: 3'101
  found ctrl input: \arbiter.busGrants [28]
  found state code: 3'010
  found ctrl input: $flatten\camIf.$logic_and$../../../modules/camera/verilog/camera.v:209$1040_Y
  found ctrl output: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:237$1104_Y
  found ctrl output: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:233$1092_Y
  found ctrl output: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:233$1091_Y
  found ctrl output: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:203$1033_Y
  found ctrl output: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:201$1029_Y
  found ctrl output: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:198$1017_Y
  ctrl inputs: { \arbiter.busGrants [28] \flash.busErrorIn $flatten\camIf.$logic_and$../../../modules/camera/verilog/camera.v:209$1040_Y $flatten\camIf.$logic_and$../../../modules/camera/verilog/camera.v:213$1047_Y $flatten\camIf.$ne$../../../modules/camera/verilog/camera.v:214$1050_Y \camIf.sfps.reset }
  ctrl outputs: { $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:198$1017_Y $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:201$1029_Y $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:203$1033_Y $flatten\camIf.$0\s_stateMachineReg[2:0] $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:233$1091_Y $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:233$1092_Y $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:237$1104_Y }
  transition:      3'000 6'--0--0 ->      3'000 9'000000001
  transition:      3'000 6'--1--0 ->      3'001 9'000001001
  transition:      3'000 6'-----1 ->      3'000 9'000000001
  transition:      3'100 6'----00 ->      3'000 9'000000100
  transition:      3'100 6'----10 ->      3'001 9'000001100
  transition:      3'100 6'-----1 ->      3'000 9'000000100
  transition:      3'010 6'-----0 ->      3'011 9'010011000
  transition:      3'010 6'-----1 ->      3'000 9'010000000
  transition:      3'001 6'0----0 ->      3'001 9'001001000
  transition:      3'001 6'1----0 ->      3'010 9'001010000
  transition:      3'001 6'-----1 ->      3'000 9'001000000
  transition:      3'101 6'-----0 ->      3'000 9'000000010
  transition:      3'101 6'-----1 ->      3'000 9'000000010
  transition:      3'011 6'-0-0-0 ->      3'011 9'100011000
  transition:      3'011 6'-0-1-0 ->      3'100 9'100100000
  transition:      3'011 6'-1---0 ->      3'101 9'100101000
  transition:      3'011 6'-----1 ->      3'000 9'100000000
Extracting FSM `\cpu1.decode.exeAdderCntrl' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\cpu1.\decode.$procdff$8057
  root of input selection tree: $flatten\cpu1.\decode.$0\exeAdderCntrl[1:0]
  found ctrl input: \cpu1.decode.stall
  found 2 combined drivers for state signal \cpu1.decode.s_exeAdderCntrlNext.
  fsm extraction failed: state selection tree is not closed.
Extracting FSM `\cpu1.decode.exeForwardCntrlA' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\cpu1.\decode.$procdff$8036
  root of input selection tree: $flatten\cpu1.\decode.$0\exeForwardCntrlA[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \camIf.sfps.reset
  found ctrl input: \cpu1.decode.stall
  found ctrl input: $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:799$6138_Y
  found ctrl input: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:800$6141_Y
  found ctrl input: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:801$6144_Y
  found ctrl input: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:802$6147_Y
  found state code: 2'00
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\cpu1.\exe.$procmux$6975_CMP
  found ctrl output: $flatten\cpu1.\exe.$procmux$6976_CMP
  found ctrl output: $flatten\cpu1.\exe.$procmux$6977_CMP
  ctrl inputs: { \camIf.sfps.reset $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:802$6147_Y $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:801$6144_Y $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:800$6141_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:799$6138_Y \cpu1.decode.stall }
  ctrl outputs: { $flatten\cpu1.\decode.$0\exeForwardCntrlA[1:0] $flatten\cpu1.\exe.$procmux$6977_CMP $flatten\cpu1.\exe.$procmux$6976_CMP $flatten\cpu1.\exe.$procmux$6975_CMP }
  transition:       2'00 6'000000 ->       2'00 5'00100
  transition:       2'00 6'010000 ->       2'11 5'11100
  transition:       2'00 6'0-1000 ->       2'10 5'10100
  transition:       2'00 6'0--100 ->       2'01 5'01100
  transition:       2'00 6'0---10 ->       2'00 5'00100
  transition:       2'00 6'0----1 ->       2'00 5'00100
  transition:       2'00 6'1----- ->       2'00 5'00100
  transition:       2'10 6'000000 ->       2'00 5'00001
  transition:       2'10 6'010000 ->       2'11 5'11001
  transition:       2'10 6'0-1000 ->       2'10 5'10001
  transition:       2'10 6'0--100 ->       2'01 5'01001
  transition:       2'10 6'0---10 ->       2'00 5'00001
  transition:       2'10 6'0----1 ->       2'10 5'10001
  transition:       2'10 6'1----- ->       2'00 5'00001
  transition:       2'01 6'000000 ->       2'00 5'00010
  transition:       2'01 6'010000 ->       2'11 5'11010
  transition:       2'01 6'0-1000 ->       2'10 5'10010
  transition:       2'01 6'0--100 ->       2'01 5'01010
  transition:       2'01 6'0---10 ->       2'00 5'00010
  transition:       2'01 6'0----1 ->       2'01 5'01010
  transition:       2'01 6'1----- ->       2'00 5'00010
  transition:       2'11 6'000000 ->       2'00 5'00000
  transition:       2'11 6'010000 ->       2'11 5'11000
  transition:       2'11 6'0-1000 ->       2'10 5'10000
  transition:       2'11 6'0--100 ->       2'01 5'01000
  transition:       2'11 6'0---10 ->       2'00 5'00000
  transition:       2'11 6'0----1 ->       2'11 5'11000
  transition:       2'11 6'1----- ->       2'00 5'00000
Extracting FSM `\cpu1.decode.exeForwardCntrlB' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\cpu1.\decode.$procdff$8035
  root of input selection tree: $flatten\cpu1.\decode.$0\exeForwardCntrlB[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \camIf.sfps.reset
  found ctrl input: \cpu1.decode.stall
  found ctrl input: $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:806$6155_Y
  found ctrl input: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:807$6158_Y
  found ctrl input: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:808$6161_Y
  found ctrl input: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:809$6164_Y
  found state code: 2'00
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\cpu1.\exe.$procmux$6970_CMP
  found ctrl output: $flatten\cpu1.\exe.$procmux$6971_CMP
  found ctrl output: $flatten\cpu1.\exe.$procmux$6972_CMP
  ctrl inputs: { \camIf.sfps.reset $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:809$6164_Y $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:808$6161_Y $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:807$6158_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:806$6155_Y \cpu1.decode.stall }
  ctrl outputs: { $flatten\cpu1.\decode.$0\exeForwardCntrlB[1:0] $flatten\cpu1.\exe.$procmux$6972_CMP $flatten\cpu1.\exe.$procmux$6971_CMP $flatten\cpu1.\exe.$procmux$6970_CMP }
  transition:       2'00 6'000000 ->       2'00 5'00100
  transition:       2'00 6'010000 ->       2'11 5'11100
  transition:       2'00 6'0-1000 ->       2'10 5'10100
  transition:       2'00 6'0--100 ->       2'01 5'01100
  transition:       2'00 6'0---10 ->       2'00 5'00100
  transition:       2'00 6'0----1 ->       2'00 5'00100
  transition:       2'00 6'1----- ->       2'00 5'00100
  transition:       2'10 6'000000 ->       2'00 5'00001
  transition:       2'10 6'010000 ->       2'11 5'11001
  transition:       2'10 6'0-1000 ->       2'10 5'10001
  transition:       2'10 6'0--100 ->       2'01 5'01001
  transition:       2'10 6'0---10 ->       2'00 5'00001
  transition:       2'10 6'0----1 ->       2'10 5'10001
  transition:       2'10 6'1----- ->       2'00 5'00001
  transition:       2'01 6'000000 ->       2'00 5'00010
  transition:       2'01 6'010000 ->       2'11 5'11010
  transition:       2'01 6'0-1000 ->       2'10 5'10010
  transition:       2'01 6'0--100 ->       2'01 5'01010
  transition:       2'01 6'0---10 ->       2'00 5'00010
  transition:       2'01 6'0----1 ->       2'01 5'01010
  transition:       2'01 6'1----- ->       2'00 5'00010
  transition:       2'11 6'000000 ->       2'00 5'00000
  transition:       2'11 6'010000 ->       2'11 5'11000
  transition:       2'11 6'0-1000 ->       2'10 5'10000
  transition:       2'11 6'0--100 ->       2'01 5'01000
  transition:       2'11 6'0---10 ->       2'00 5'00000
  transition:       2'11 6'0----1 ->       2'11 5'11000
  transition:       2'11 6'1----- ->       2'00 5'00000
Extracting FSM `\cpu1.decode.exeLogicCntrl' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\cpu1.\decode.$procdff$8049
  root of input selection tree: $flatten\cpu1.\decode.$0\exeLogicCntrl[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \camIf.sfps.reset
  found ctrl input: \cpu1.decode.stall
  found 3 combined drivers for state signal \cpu1.decode.s_exeLogicControlNext.
  fsm extraction failed: state selection tree is not closed.
Extracting FSM `\cpu1.fetch.s_busStateReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\cpu1.\fetch.$procdff$8303
  root of input selection tree: $flatten\cpu1.\fetch.$0\s_busStateReg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \camIf.sfps.reset
  found ctrl input: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:188$6330_Y
  found ctrl input: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:203$6342_Y
  found ctrl input: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:183$6320_Y
  found ctrl input: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:182$6318_Y
  found ctrl input: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:205$6346_Y
  found state code: 3'000
  found state code: 3'100
  found ctrl input: \flash.busErrorIn
  found ctrl input: \flash.endTransactionIn
  found state code: 3'011
  found state code: 3'101
  found ctrl input: \arbiter.busGrants [30]
  found state code: 3'001
  found state code: 3'010
  found ctrl input: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:192$6333_Y
  found ctrl output: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:144$6288_Y
  found ctrl output: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:182$6318_Y
  found ctrl output: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:183$6320_Y
  found ctrl output: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:188$6330_Y
  found ctrl output: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:203$6342_Y
  found ctrl output: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:205$6346_Y
  ctrl inputs: { \arbiter.busGrants [30] \flash.endTransactionIn \flash.busErrorIn \camIf.sfps.reset $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:192$6333_Y }
  ctrl outputs: { $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:205$6346_Y $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:203$6342_Y $flatten\cpu1.\fetch.$0\s_busStateReg[2:0] $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:188$6330_Y $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:183$6320_Y $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:182$6318_Y $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:144$6288_Y }
  transition:      3'000 5'---00 ->      3'000 9'100000000
  transition:      3'000 5'---01 ->      3'001 9'100010000
  transition:      3'000 5'---1- ->      3'000 9'100000000
  transition:      3'100 5'---0- ->      3'000 9'000000001
  transition:      3'100 5'---1- ->      3'000 9'000000001
  transition:      3'010 5'---0- ->      3'011 9'000110100
  transition:      3'010 5'---1- ->      3'000 9'000000100
  transition:      3'001 5'0--0- ->      3'001 9'000010010
  transition:      3'001 5'1--0- ->      3'010 9'000100010
  transition:      3'001 5'---1- ->      3'000 9'000000010
  transition:      3'101 5'---0- ->      3'100 9'001001000
  transition:      3'101 5'---1- ->      3'000 9'000001000
  transition:      3'011 5'-000- ->      3'011 9'010110000
  transition:      3'011 5'-100- ->      3'100 9'011000000
  transition:      3'011 5'--10- ->      3'101 9'011010000
  transition:      3'011 5'---1- ->      3'000 9'010000000
Extracting FSM `\cpu1.fetch.s_stateReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\cpu1.\fetch.$procdff$8305
  root of input selection tree: $flatten\cpu1.\fetch.$0\s_stateReg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \camIf.sfps.reset
  found ctrl input: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:86$6237_Y
  found ctrl input: $flatten\cpu1.\fetch.$procmux$7731_CMP
  found ctrl input: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:192$6333_Y
  found ctrl input: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:146$6292_Y
  found state code: 3'000
  found state code: 3'100
  found ctrl input: \cpu1.fetch.s_ackClBus
  found state code: 3'010
  found state code: 3'011
  found ctrl input: \cpu1.fetch.s_stallReg
  found state code: 3'001
  found ctrl output: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:86$6237_Y
  found ctrl output: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:134$6276_Y
  found ctrl output: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:146$6292_Y
  found ctrl output: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:192$6333_Y
  found ctrl output: $flatten\cpu1.\fetch.$procmux$7731_CMP
  ctrl inputs: { \camIf.sfps.reset \cpu1.fetch.s_ackClBus \cpu1.fetch.s_stallReg }
  ctrl outputs: { $flatten\cpu1.\fetch.$procmux$7731_CMP $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:192$6333_Y $flatten\cpu1.\fetch.$0\s_stateReg[2:0] $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:146$6292_Y $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:134$6276_Y $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:86$6237_Y }
  transition:      3'000 3'0-0 ->      3'000 8'00000100
  transition:      3'000 3'0-1 ->      3'001 8'00001100
  transition:      3'000 3'1-- ->      3'000 8'00000100
  transition:      3'100 3'0-- ->      3'000 8'00000010
  transition:      3'100 3'1-- ->      3'000 8'00000010
  transition:      3'010 3'00- ->      3'010 8'10010000
  transition:      3'010 3'01- ->      3'011 8'10011000
  transition:      3'010 3'1-- ->      3'000 8'10000000
  transition:      3'001 3'0-- ->      3'010 8'01010000
  transition:      3'001 3'1-- ->      3'000 8'01000000
  transition:      3'011 3'0-- ->      3'100 8'00100001
  transition:      3'011 3'1-- ->      3'000 8'00000001
Extracting FSM `\cpu1.loadStore.s_busStateReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\cpu1.\loadStore.$procdff$8090
  root of input selection tree: $flatten\cpu1.\loadStore.$0\s_busStateReg[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \camIf.sfps.reset
  found ctrl input: $flatten\cpu1.\loadStore.$procmux$7041_CTRL
  found ctrl input: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:205$5058_Y
  found ctrl input: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:226$5085_Y
  found ctrl input: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:199$5045_Y
  found ctrl input: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:198$5043_Y
  found ctrl input: $flatten\cpu1.\loadStore.$procmux$7046_CMP
  found state code: 3'000
  found state code: 3'101
  found ctrl input: \flash.busErrorIn
  found ctrl input: \camIf.busyIn
  found state code: 3'111
  found state code: 3'110
  found state code: 3'100
  found ctrl input: \flash.endTransactionIn
  found state code: 3'011
  found ctrl input: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:212$5068_Y
  found ctrl input: \arbiter.busGrants [31]
  found state code: 3'001
  found state code: 3'010
  found ctrl input: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:210$5064_Y
  found ctrl output: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:76$4936_Y
  found ctrl output: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:198$5043_Y
  found ctrl output: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:199$5045_Y
  found ctrl output: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:200$5047_Y
  found ctrl output: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:200$5048_Y
  found ctrl output: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:205$5058_Y
  found ctrl output: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:226$5085_Y
  found ctrl output: $flatten\cpu1.\loadStore.$procmux$7046_CMP
  ctrl inputs: { \arbiter.busGrants [31] \flash.endTransactionIn \flash.busErrorIn \camIf.busyIn \camIf.sfps.reset $flatten\cpu1.\loadStore.$procmux$7041_CTRL $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:212$5068_Y $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:210$5064_Y }
  ctrl outputs: { $flatten\cpu1.\loadStore.$procmux$7046_CMP $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:226$5085_Y $flatten\cpu1.\loadStore.$0\s_busStateReg[2:0] $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:205$5058_Y $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:200$5048_Y $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:200$5047_Y $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:199$5045_Y $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:198$5043_Y $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:76$4936_Y }
  transition:      3'000 8'----0--0 ->      3'000 11'10000000000
  transition:      3'000 8'----0--1 ->      3'001 11'10001000000
  transition:      3'000 8'----1--- ->      3'000 11'10000000000
  transition:      3'100 8'----0--- ->      3'101 11'00101001000
  transition:      3'100 8'----1--- ->      3'000 11'00000001000
  transition:      3'010 8'----0-0- ->      3'011 11'00011000100
  transition:      3'010 8'----0-1- ->      3'110 11'00110000100
  transition:      3'010 8'----1--- ->      3'000 11'00000000100
  transition:      3'110 8'--000--- ->      3'111 11'00111100000
  transition:      3'110 8'--010--- ->      3'110 11'00110100000
  transition:      3'110 8'--1-0--- ->      3'100 11'00100100000
  transition:      3'110 8'----1--- ->      3'000 11'00000100000
  transition:      3'001 8'0---0--- ->      3'001 11'00001000010
  transition:      3'001 8'1---0--- ->      3'010 11'00010000010
  transition:      3'001 8'----1--- ->      3'000 11'00000000010
  transition:      3'101 8'----0--- ->      3'000 11'00000000001
  transition:      3'101 8'----1--- ->      3'000 11'00000000001
  transition:      3'011 8'-00-0--- ->      3'011 11'01011000000
  transition:      3'011 8'-10-0--- ->      3'101 11'01101000000
  transition:      3'011 8'--1-0--- ->      3'100 11'01100000000
  transition:      3'011 8'----1--- ->      3'000 11'01000000000
  transition:      3'111 8'----0--- ->      3'101 11'00101010000
  transition:      3'111 8'----1--- ->      3'000 11'00000010000
Extracting FSM `\cpu1.loadStore.s_stateReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\cpu1.\loadStore.$procdff$8092
  root of input selection tree: $flatten\cpu1.\loadStore.$0\s_stateReg[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \camIf.sfps.reset
  found ctrl input: $flatten\cpu1.\loadStore.$procmux$7049_CMP
  found ctrl input: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:210$5064_Y
  found ctrl input: $flatten\cpu1.\loadStore.$procmux$7051_CMP
  found state code: 2'00
  found ctrl input: \cpu1.loadStore.s_busActionDone
  found state code: 2'10
  found state code: 2'11
  found ctrl input: \cpu1.loadStore.s_stallReg
  found state code: 2'01
  found ctrl output: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:61$4924_Y
  found ctrl output: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:210$5064_Y
  found ctrl output: $flatten\cpu1.\loadStore.$procmux$7049_CMP
  found ctrl output: $flatten\cpu1.\loadStore.$procmux$7051_CMP
  ctrl inputs: { \camIf.sfps.reset \cpu1.loadStore.s_busActionDone \cpu1.loadStore.s_stallReg }
  ctrl outputs: { $flatten\cpu1.\loadStore.$procmux$7051_CMP $flatten\cpu1.\loadStore.$procmux$7049_CMP $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:210$5064_Y $flatten\cpu1.\loadStore.$0\s_stateReg[1:0] $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:61$4924_Y }
  transition:       2'00 3'0-0 ->       2'00 6'100000
  transition:       2'00 3'0-1 ->       2'01 6'100010
  transition:       2'00 3'1-- ->       2'00 6'100000
  transition:       2'10 3'00- ->       2'10 6'010100
  transition:       2'10 3'01- ->       2'11 6'010110
  transition:       2'10 3'1-- ->       2'00 6'010000
  transition:       2'01 3'0-- ->       2'10 6'001100
  transition:       2'01 3'1-- ->       2'00 6'001000
  transition:       2'11 3'0-- ->       2'00 6'000001
  transition:       2'11 3'1-- ->       2'00 6'000001
Extracting FSM `\flash.quad.s_stateReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\flash.\quad.$procdff$8103
  root of input selection tree: $flatten\flash.\quad.$0\s_stateReg[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \s_resetCountReg [4]
  found state code: 4'0000
  found ctrl input: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:79$4826_Y
  found ctrl input: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:88$4830_Y
  found ctrl input: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:78$4824_Y
  found ctrl input: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:113$4860_Y
  found ctrl input: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:87$4828_Y
  found ctrl input: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:113$4859_Y
  found ctrl input: $flatten\flash.\quad.$procmux$7084_CMP
  found ctrl input: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:164$4910_Y
  found ctrl input: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:164$4909_Y
  found ctrl input: $flatten\flash.\quad.$logic_and$../../../modules/spi/verilog/spiShiftQuad.v:139$4895_Y
  found state code: 4'1000
  found ctrl input: \flash.quad.s_shiftDone
  found state code: 4'0111
  found state code: 4'0110
  found state code: 4'0100
  found ctrl input: $flatten\flash.\single.$logic_and$../../../modules/spi/verilog/spiShiftSingle.v:299$4765_Y
  found state code: 4'0001
  found state code: 4'0011
  found state code: 4'0010
  found ctrl input: \flash.quad.start
  found ctrl output: $flatten\flash.\quad.$procmux$7084_CMP
  found ctrl output: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:78$4824_Y
  found ctrl output: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:79$4826_Y
  found ctrl output: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:87$4828_Y
  found ctrl output: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:88$4830_Y
  found ctrl output: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:113$4859_Y
  found ctrl output: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:113$4860_Y
  found ctrl output: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:164$4910_Y
  found ctrl output: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:164$4909_Y
  ctrl inputs: { $flatten\flash.\quad.$logic_and$../../../modules/spi/verilog/spiShiftQuad.v:139$4895_Y \flash.quad.s_shiftDone \flash.quad.start $flatten\flash.\single.$logic_and$../../../modules/spi/verilog/spiShiftSingle.v:299$4765_Y \s_resetCountReg [4] }
  ctrl outputs: { $flatten\flash.\quad.$procmux$7084_CMP $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:164$4910_Y $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:164$4909_Y $flatten\flash.\quad.$0\s_stateReg[3:0] $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:113$4860_Y $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:113$4859_Y $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:88$4830_Y $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:87$4828_Y $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:79$4826_Y $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:78$4824_Y }
  transition:     4'0000 5'----0 ->     4'0000 13'0010000000000
  transition:     4'0000 5'--0-1 ->     4'0000 13'0010000000000
  transition:     4'0000 5'--1-1 ->     4'0001 13'0010001000000
  transition:     4'1000 5'----0 ->     4'0000 13'0000000000010
  transition:     4'1000 5'0---1 ->     4'1000 13'0001000000010
  transition:     4'1000 5'1---1 ->     4'0000 13'0000000000010
  transition:     4'0100 5'----0 ->     4'0000 13'0000000000100
  transition:     4'0100 5'-0--1 ->     4'0100 13'0000100000100
  transition:     4'0100 5'-1--1 ->     4'0110 13'0000110000100
  transition:     4'0010 5'----0 ->     4'0000 13'1000000000000
  transition:     4'0010 5'---01 ->     4'0001 13'1000001000000
  transition:     4'0010 5'---11 ->     4'0011 13'1000011000000
  transition:     4'0110 5'----0 ->     4'0000 13'0000000000001
  transition:     4'0110 5'-0--1 ->     4'0110 13'0000110000001
  transition:     4'0110 5'-1--1 ->     4'0111 13'0000111000001
  transition:     4'0001 5'----0 ->     4'0000 13'0100000000000
  transition:     4'0001 5'---01 ->     4'0001 13'0100001000000
  transition:     4'0001 5'---11 ->     4'0010 13'0100010000000
  transition:     4'0011 5'----0 ->     4'0000 13'0000000010000
  transition:     4'0011 5'----1 ->     4'0100 13'0000100010000
  transition:     4'0111 5'----0 ->     4'0000 13'0000000001000
  transition:     4'0111 5'-0--1 ->     4'0111 13'0000111001000
  transition:     4'0111 5'-1--1 ->     4'1000 13'0001000001000
Extracting FSM `\hdmi.generator.s_horizontalState' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\hdmi.\generator.$procdff$8137
  root of input selection tree: $flatten\hdmi.\generator.$0\s_horizontalState[1:0]
  found reset state: 2'11 (guessed from mux tree)
  found ctrl input: \s_resetCountReg [4]
  found state code: 2'11
  found ctrl input: \hdmi.generator.s_horizontalCounterZero
  found ctrl input: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:206$4422_Y
  found ctrl input: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:147$4388_Y
  found ctrl input: $flatten\hdmi.\generator.$procmux$7198_CMP
  found state code: 2'00
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:147$4388_Y
  found ctrl output: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:164$4407_Y
  found ctrl output: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:206$4422_Y
  found ctrl output: $flatten\hdmi.\generator.$procmux$7198_CMP
  ctrl inputs: { \hdmi.generator.s_horizontalCounterZero \s_resetCountReg [4] }
  ctrl outputs: { $flatten\hdmi.\generator.$procmux$7198_CMP $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:206$4422_Y $flatten\hdmi.\generator.$0\s_horizontalState[1:0] $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:164$4407_Y $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:147$4388_Y }
  transition:       2'00 2'-0 ->       2'11 6'101100
  transition:       2'00 2'01 ->       2'00 6'100000
  transition:       2'00 2'11 ->       2'01 6'100100
  transition:       2'10 2'-0 ->       2'11 6'011100
  transition:       2'10 2'01 ->       2'10 6'011000
  transition:       2'10 2'11 ->       2'11 6'011100
  transition:       2'01 2'-0 ->       2'11 6'001101
  transition:       2'01 2'01 ->       2'01 6'000101
  transition:       2'01 2'11 ->       2'10 6'001001
  transition:       2'11 2'-0 ->       2'11 6'001110
  transition:       2'11 2'01 ->       2'11 6'001110
  transition:       2'11 2'11 ->       2'00 6'000010
Extracting FSM `\hdmi.generator.s_verticalState' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\hdmi.\generator.$procdff$8135
  root of input selection tree: $flatten\hdmi.\generator.$0\s_verticalState[1:0]
  found reset state: 2'11 (guessed from mux tree)
  found ctrl input: \s_resetCountReg [4]
  found state code: 2'11
  found ctrl input: \hdmi.generator.s_verticalCounterZero
  found ctrl input: $flatten\hdmi.\generator.$procmux$7178_CMP
  found ctrl input: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:149$4390_Y
  found ctrl input: $flatten\hdmi.\generator.$procmux$7180_CMP
  found state code: 2'00
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:149$4390_Y
  found ctrl output: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:205$4420_Y
  found ctrl output: $flatten\hdmi.\generator.$procmux$7178_CMP
  found ctrl output: $flatten\hdmi.\generator.$procmux$7180_CMP
  ctrl inputs: { \hdmi.generator.s_verticalCounterZero \s_resetCountReg [4] }
  ctrl outputs: { $flatten\hdmi.\generator.$procmux$7180_CMP $flatten\hdmi.\generator.$procmux$7178_CMP $flatten\hdmi.\generator.$0\s_verticalState[1:0] $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:205$4420_Y $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:149$4390_Y }
  transition:       2'00 2'-0 ->       2'11 6'101100
  transition:       2'00 2'01 ->       2'00 6'100000
  transition:       2'00 2'11 ->       2'01 6'100100
  transition:       2'10 2'-0 ->       2'11 6'011100
  transition:       2'10 2'01 ->       2'10 6'011000
  transition:       2'10 2'11 ->       2'11 6'011100
  transition:       2'01 2'-0 ->       2'11 6'001101
  transition:       2'01 2'01 ->       2'01 6'000101
  transition:       2'01 2'11 ->       2'10 6'001001
  transition:       2'11 2'-0 ->       2'11 6'001110
  transition:       2'11 2'01 ->       2'11 6'001110
  transition:       2'11 2'11 ->       2'00 6'000010
Extracting FSM `\hdmi.graphics.s_dmaState' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\hdmi.\graphics.$procdff$8219
  root of input selection tree: $flatten\hdmi.\graphics.$0\s_dmaState[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \s_resetCountReg [4]
  found state code: 4'0000
  found ctrl input: $flatten\hdmi.\graphics.$procmux$7460_CMP
  found ctrl input: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:141$3646_Y
  found ctrl input: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:173$3708_Y
  found ctrl input: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:144$3650_Y
  found ctrl input: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:114$3614_Y
  found ctrl input: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:140$3643_Y
  found ctrl input: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:144$3649_Y
  found ctrl input: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:114$3613_Y
  found ctrl input: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:140$3642_Y
  found ctrl input: $flatten\hdmi.\graphics.$procmux$7469_CMP
  found ctrl input: \hdmi.graphics.s_endTransactionInReg
  found state code: 4'0100
  found ctrl input: \hdmi.graphics.s_writeAddressReg [9]
  found state code: 4'0101
  found ctrl input: $flatten\hdmi.\graphics.$logic_and$../../../modules/hdmi_720p/verilog/graphicsController.v:153$3665_Y
  found ctrl input: \flash.busErrorIn
  found state code: 4'1010
  found state code: 4'0111
  found ctrl input: \arbiter.busGrants [29]
  found state code: 4'1000
  found state code: 4'1001
  found ctrl input: $flatten\hdmi.\graphics.$logic_and$../../../modules/hdmi_720p/verilog/graphicsController.v:155$3669_Y
  found state code: 4'0011
  found state code: 4'0001
  found state code: 4'0010
  found ctrl input: $flatten\hdmi.\graphics.$logic_and$../../../modules/hdmi_720p/verilog/graphicsController.v:149$3657_Y
  found ctrl input: \hdmi.graphics.s_requestData
  found state code: 4'0110
  found ctrl output: $flatten\hdmi.\graphics.$procmux$7469_CMP
  found ctrl output: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:114$3613_Y
  found ctrl output: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:114$3614_Y
  found ctrl output: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:140$3642_Y
  found ctrl output: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:140$3643_Y
  found ctrl output: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:141$3646_Y
  found ctrl output: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:144$3649_Y
  found ctrl output: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:144$3650_Y
  found ctrl output: $flatten\hdmi.\graphics.$procmux$7460_CMP
  found ctrl output: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:171$3698_Y
  found ctrl output: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:173$3708_Y
  ctrl inputs: { \arbiter.busGrants [29] \flash.busErrorIn $flatten\hdmi.\graphics.$logic_and$../../../modules/hdmi_720p/verilog/graphicsController.v:155$3669_Y $flatten\hdmi.\graphics.$logic_and$../../../modules/hdmi_720p/verilog/graphicsController.v:153$3665_Y $flatten\hdmi.\graphics.$logic_and$../../../modules/hdmi_720p/verilog/graphicsController.v:149$3657_Y \hdmi.graphics.s_requestData \hdmi.graphics.s_writeAddressReg [9] \hdmi.graphics.s_endTransactionInReg \s_resetCountReg [4] }
  ctrl outputs: { $flatten\hdmi.\graphics.$procmux$7469_CMP $flatten\hdmi.\graphics.$procmux$7460_CMP $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:173$3708_Y $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:171$3698_Y $flatten\hdmi.\graphics.$0\s_dmaState[3:0] $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:144$3650_Y $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:144$3649_Y $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:141$3646_Y $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:140$3643_Y $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:140$3642_Y $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:114$3614_Y $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:114$3613_Y }
  transition:     4'0000 9'--------0 ->     4'0000 15'100000000000000
  transition:     4'0000 9'----00--1 ->     4'0000 15'100000000000000
  transition:     4'0000 9'----01--1 ->     4'0110 15'100001100000000
  transition:     4'0000 9'----1---1 ->     4'0001 15'100000010000000
  transition:     4'1000 9'--------0 ->     4'0000 15'000000000001000
  transition:     4'1000 9'0-------1 ->     4'1000 15'000010000001000
  transition:     4'1000 9'1-------1 ->     4'1001 15'000010010001000
  transition:     4'0100 9'--------0 ->     4'0000 15'010000000000000
  transition:     4'0100 9'-------01 ->     4'0100 15'010001000000000
  transition:     4'0100 9'-------11 ->     4'0000 15'010000000000000
  transition:     4'0010 9'--------0 ->     4'0000 15'000000000000001
  transition:     4'0010 9'--------1 ->     4'0011 15'000000110000001
  transition:     4'1010 9'--------0 ->     4'0000 15'000000001000000
  transition:     4'1010 9'-0-0---01 ->     4'1010 15'000010101000000
  transition:     4'1010 9'-0-0---11 ->     4'0111 15'000001111000000
  transition:     4'1010 9'-1-0----1 ->     4'0000 15'000000001000000
  transition:     4'1010 9'---1----1 ->     4'0100 15'000001001000000
  transition:     4'0110 9'--------0 ->     4'0000 15'001000000000000
  transition:     4'0110 9'--------1 ->     4'0101 15'001001010000000
  transition:     4'0001 9'--------0 ->     4'0000 15'000000000000100
  transition:     4'0001 9'0-------1 ->     4'0001 15'000000010000100
  transition:     4'0001 9'1-------1 ->     4'0010 15'000000100000100
  transition:     4'1001 9'--------0 ->     4'0000 15'000000000000010
  transition:     4'1001 9'--------1 ->     4'1010 15'000010100000010
  transition:     4'0101 9'--------0 ->     4'0000 15'000000000010000
  transition:     4'0101 9'------0-1 ->     4'0101 15'000001010010000
  transition:     4'0101 9'------1-1 ->     4'0000 15'000000000010000
  transition:     4'0011 9'--------0 ->     4'0000 15'000000000100000
  transition:     4'0011 9'-000---01 ->     4'0011 15'000000110100000
  transition:     4'0011 9'-000---11 ->     4'1000 15'000010000100000
  transition:     4'0011 9'-010----1 ->     4'0111 15'000001110100000
  transition:     4'0011 9'-1-0----1 ->     4'0000 15'000000000100000
  transition:     4'0011 9'---1----1 ->     4'0100 15'000001000100000
  transition:     4'0111 9'--------0 ->     4'0000 15'000100000000000
  transition:     4'0111 9'--------1 ->     4'0000 15'000100000000000
Extracting FSM `\ramDma.s_dmaCurrentStateReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\ramDma.$procdff$8454
  root of input selection tree: $flatten\ramDma.$0\s_dmaCurrentStateReg[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \camIf.sfps.reset
  found ctrl input: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:205$1449_Y
  found ctrl input: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:161$1382_Y
  found ctrl input: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:150$1375_Y
  found ctrl input: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:167$1395_Y
  found ctrl input: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:196$1427_Y
  found ctrl input: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:190$1424_Y
  found ctrl input: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:149$1373_Y
  found ctrl input: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:126$1340_Y
  found state code: 4'0000
  found ctrl input: \ramDma.s_dmaDone
  found state code: 4'0010
  found ctrl input: \flash.busErrorIn
  found ctrl input: $flatten\ramDma.$logic_and$../../../modules/ramDmaCi/verilog/ramDmaCi.v:141$1364_Y
  found state code: 4'0110
  found state code: 4'1000
  found state code: 4'0111
  found ctrl input: \flash.s_endTransactionReg
  found state code: 4'0101
  found ctrl input: $flatten\ramDma.$logic_and$../../../modules/ramDmaCi/verilog/ramDmaCi.v:137$1354_Y
  found state code: 4'0100
  found ctrl input: \ramDma.s_isReadBurstReg
  found ctrl input: \arbiter.busGrants [27]
  found state code: 4'0011
  found ctrl input: $flatten\ramDma.$logic_or$../../../modules/ramDmaCi/verilog/ramDmaCi.v:132$1345_Y
  found state code: 4'0001
  found ctrl output: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:205$1449_Y
  found ctrl output: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:196$1427_Y
  found ctrl output: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:190$1424_Y
  found ctrl output: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:167$1395_Y
  found ctrl output: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:161$1382_Y
  found ctrl output: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:150$1376_Y
  found ctrl output: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:150$1375_Y
  found ctrl output: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:149$1373_Y
  found ctrl output: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:126$1340_Y
  ctrl inputs: { \arbiter.busGrants [27] \flash.busErrorIn \flash.s_endTransactionReg \camIf.sfps.reset \ramDma.s_isReadBurstReg \ramDma.s_dmaDone $flatten\ramDma.$logic_or$../../../modules/ramDmaCi/verilog/ramDmaCi.v:132$1345_Y $flatten\ramDma.$logic_and$../../../modules/ramDmaCi/verilog/ramDmaCi.v:137$1354_Y $flatten\ramDma.$logic_and$../../../modules/ramDmaCi/verilog/ramDmaCi.v:141$1364_Y }
  ctrl outputs: { $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:126$1340_Y $flatten\ramDma.$0\s_dmaCurrentStateReg[3:0] $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:149$1373_Y $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:150$1375_Y $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:150$1376_Y $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:161$1382_Y $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:167$1395_Y $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:190$1424_Y $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:196$1427_Y $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:205$1449_Y }
  transition:     4'0000 9'---0--0-- ->     4'0000 13'1000000000000
  transition:     4'0000 9'---0--1-- ->     4'0001 13'1000100000000
  transition:     4'0000 9'---1----- ->     4'0000 13'1000000000000
  transition:     4'1000 9'---0-0--- ->     4'0010 13'0001000000001
  transition:     4'1000 9'---0-1--- ->     4'0000 13'0000000000001
  transition:     4'1000 9'---1----- ->     4'0000 13'0000000000001
  transition:     4'0100 9'-000---0- ->     4'0100 13'0010000001000
  transition:     4'0100 9'-010---0- ->     4'0010 13'0001000001000
  transition:     4'0100 9'-0-0---1- ->     4'0000 13'0000000001000
  transition:     4'0100 9'-1-0----- ->     4'0101 13'0010100001000
  transition:     4'0100 9'---1----- ->     4'0000 13'0000000001000
  transition:     4'0010 9'0--0----- ->     4'0010 13'0001000000100
  transition:     4'0010 9'1--0----- ->     4'0011 13'0001100000100
  transition:     4'0010 9'---1----- ->     4'0000 13'0000000000100
  transition:     4'0110 9'-0-0----0 ->     4'0110 13'0011000010000
  transition:     4'0110 9'-0-0----1 ->     4'1000 13'0100000010000
  transition:     4'0110 9'-1-0----- ->     4'0111 13'0011100010000
  transition:     4'0110 9'---1----- ->     4'0000 13'0000000010000
  transition:     4'0001 9'---0----- ->     4'0010 13'0001010000000
  transition:     4'0001 9'---1----- ->     4'0000 13'0000010000000
  transition:     4'0101 9'--00----- ->     4'0101 13'0010101000000
  transition:     4'0101 9'--10----- ->     4'0000 13'0000001000000
  transition:     4'0101 9'---1----- ->     4'0000 13'0000001000000
  transition:     4'0011 9'---00---- ->     4'0110 13'0011000000010
  transition:     4'0011 9'---01---- ->     4'0100 13'0010000000010
  transition:     4'0011 9'---1----- ->     4'0000 13'0000000000010
  transition:     4'0111 9'---0----- ->     4'0000 13'0000000100000
  transition:     4'0111 9'---1----- ->     4'0000 13'0000000100000
Extracting FSM `\sdram.s_sdramCurrentState' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\sdram.$procdff$8406
  root of input selection tree: $flatten\sdram.$0\s_sdramCurrentState[5:0]
  found reset state: 6'000000 (guessed from mux tree)
  found ctrl input: \s_resetCountReg [4]
  found state code: 6'000000
  found ctrl input: \sdram.s_sdramClkReg
  found ctrl input: $auto$opt_reduce.cc:134:opt_pmux$8788
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:284$1903_Y
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:165$1749_Y
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:283$1901_Y
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:417$1990_Y
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:112$1684_Y
  found ctrl input: $flatten\sdram.$procmux$7866_CMP
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:104$1656_Y
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:249$1845_Y
  found ctrl input: $flatten\sdram.$procmux$7870_CMP
  found ctrl input: $flatten\sdram.$procmux$7871_CMP
  found ctrl input: $flatten\sdram.$procmux$7872_CMP
  found ctrl input: $flatten\sdram.$procmux$7873_CMP
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:251$1852_Y
  found ctrl input: $flatten\sdram.$procmux$7875_CMP
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:276$1887_Y
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:112$1686_Y
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:94$1628_Y
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:275$1885_Y
  found ctrl input: $flatten\sdram.$procmux$7880_CMP
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:274$1883_Y
  found ctrl input: $flatten\sdram.$procmux$7882_CMP
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:187$1782_Y
  found ctrl input: $flatten\sdram.$procmux$7884_CMP
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:186$1780_Y
  found ctrl input: $flatten\sdram.$procmux$7886_CMP
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:185$1778_Y
  found ctrl input: $flatten\sdram.$procmux$7888_CMP
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:269$1874_Y
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:268$1871_Y
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:184$1777_Y
  found state code: 6'001100
  found state code: 6'011000
  found state code: 6'011110
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:229$1836_Y
  found state code: 6'011011
  found state code: 6'011010
  found ctrl input: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:227$1834_Y
  found state code: 6'011001
  found state code: 6'001111
  found ctrl input: $flatten\sdram.$logic_and$../../../modules/sdram/verilog/sdram.v:222$1827_Y
  found state code: 6'011111
  found state code: 6'011100
  found ctrl input: \sdram.s_shortCountIsZero
  found state code: 6'010101
  found state code: 6'010110
  found state code: 6'100000
  found state code: 6'011101
  found state code: 6'010100
  found state code: 6'010011
  found state code: 6'010010
  found ctrl input: \sdram.s_dataInValidReg
  found state code: 6'010001
  found state code: 6'010111
  found state code: 6'010000
  found ctrl input: \sdram.s_refreshCounterZero
  found ctrl input: $flatten\sdram.$logic_or$../../../modules/sdram/verilog/sdram.v:212$1817_Y
  found state code: 6'001101
  found state code: 6'001011
  found state code: 6'001010
  found state code: 6'001001
  found ctrl input: \sdram.s_counterIsZero
  found state code: 6'000111
  found state code: 6'001000
  found state code: 6'000101
  found state code: 6'000110
  found state code: 6'001110
  found state code: 6'000100
  found state code: 6'000011
  found state code: 6'000001
  found state code: 6'000010
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:417$1990_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:284$1903_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:283$1901_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:276$1887_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:275$1885_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:274$1883_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:269$1874_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:268$1871_Y
  found ctrl output: $flatten\sdram.$procmux$7866_CMP
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:251$1852_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:249$1845_Y
  found ctrl output: $flatten\sdram.$procmux$7870_CMP
  found ctrl output: $flatten\sdram.$procmux$7871_CMP
  found ctrl output: $flatten\sdram.$procmux$7872_CMP
  found ctrl output: $flatten\sdram.$procmux$7873_CMP
  found ctrl output: $flatten\sdram.$procmux$7875_CMP
  found ctrl output: $flatten\sdram.$procmux$7880_CMP
  found ctrl output: $flatten\sdram.$procmux$7882_CMP
  found ctrl output: $flatten\sdram.$procmux$7884_CMP
  found ctrl output: $flatten\sdram.$procmux$7886_CMP
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:187$1782_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:186$1780_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:185$1778_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:184$1777_Y
  found ctrl output: $flatten\sdram.$procmux$7888_CMP
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:165$1750_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:165$1749_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:112$1686_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:112$1684_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:104$1656_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:95$1634_Y
  found ctrl output: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:94$1628_Y
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_pmux$8788 \sdram.s_sdramClkReg \sdram.s_dataInValidReg \sdram.s_shortCountIsZero \sdram.s_counterIsZero \sdram.s_refreshCounterZero $flatten\sdram.$logic_or$../../../modules/sdram/verilog/sdram.v:212$1817_Y $flatten\sdram.$logic_and$../../../modules/sdram/verilog/sdram.v:222$1827_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:227$1834_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:229$1836_Y \s_resetCountReg [4] }
  ctrl outputs: { $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:94$1628_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:95$1634_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:104$1656_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:112$1684_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:112$1686_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:165$1749_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:165$1750_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:184$1777_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:185$1778_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:186$1780_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:187$1782_Y $flatten\sdram.$0\s_sdramCurrentState[5:0] $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:249$1845_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:251$1852_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:268$1871_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:269$1874_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:274$1883_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:275$1885_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:276$1887_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:283$1901_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:284$1903_Y $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:417$1990_Y $flatten\sdram.$procmux$7866_CMP $flatten\sdram.$procmux$7870_CMP $flatten\sdram.$procmux$7871_CMP $flatten\sdram.$procmux$7872_CMP $flatten\sdram.$procmux$7873_CMP $flatten\sdram.$procmux$7875_CMP $flatten\sdram.$procmux$7880_CMP $flatten\sdram.$procmux$7882_CMP $flatten\sdram.$procmux$7884_CMP $flatten\sdram.$procmux$7886_CMP $flatten\sdram.$procmux$7888_CMP }
  transition:   6'000000 11'----------0 ->   6'000000 38'00000001000000000000000000000000000000
  transition:   6'000000 11'-0--------1 ->   6'000000 38'00000001000000000000000000000000000000
  transition:   6'000000 11'-1--------1 ->   6'000001 38'00000001000000001000000000000000000000
  transition:   6'100000 11'----------0 ->   6'000000 38'00000000000000000000000000001000000000
  transition:   6'100000 11'-0--------1 ->   6'100000 38'00000000000100000000000000001000000000
  transition:   6'100000 11'-1--------1 ->   6'010101 38'00000000000010101000000000001000000000
  transition:   6'010000 11'----------0 ->   6'000000 38'00000000000000000000000100000000000000
  transition:   6'010000 11'-0--------1 ->   6'010000 38'00000000000010000000000100000000000000
  transition:   6'010000 11'-10-------1 ->   6'010001 38'00000000000010001000000100000000000000
  transition:   6'010000 11'-11-------1 ->   6'010111 38'00000000000010111000000100000000000000
  transition:   6'001000 11'----------0 ->   6'000000 38'00000000000000000000010000000000000000
  transition:   6'001000 11'-0--------1 ->   6'001000 38'00000000000001000000010000000000000000
  transition:   6'001000 11'-1--------1 ->   6'001001 38'00000000000001001000010000000000000000
  transition:   6'011000 11'----------0 ->   6'000000 38'00100000000000000000000000000000000000
  transition:   6'011000 11'-0--------1 ->   6'011000 38'00100000000011000000000000000000000000
  transition:   6'011000 11'-1--------1 ->   6'011100 38'00100000000011100000000000000000000000
  transition:   6'000100 11'----------0 ->   6'000000 38'00000000010000000000000000000000000000
  transition:   6'000100 11'-0--------1 ->   6'000100 38'00000000010000100000000000000000000000
  transition:   6'000100 11'-1--------1 ->   6'000101 38'00000000010000101000000000000000000000
  transition:   6'010100 11'----------0 ->   6'000000 38'00000000000000000000000000000010000000
  transition:   6'010100 11'-0--------1 ->   6'010100 38'00000000000010100000000000000010000000
  transition:   6'010100 11'-1--------1 ->   6'011101 38'00000000000011101000000000000010000000
  transition:   6'001100 11'----------0 ->   6'000000 38'10000000000000000000000000000000000000
  transition:   6'001100 11'-0--------1 ->   6'001100 38'10000000000001100000000000000000000000
  transition:   6'001100 11'-1---00---1 ->   6'001100 38'10000000000001100000000000000000000000
  transition:   6'001100 11'-1---01---1 ->   6'001111 38'10000000000001111000000000000000000000
  transition:   6'001100 11'-1---1----1 ->   6'001101 38'10000000000001101000000000000000000000
  transition:   6'011100 11'----------0 ->   6'000000 38'00000000000000000000000000010000000000
  transition:   6'011100 11'-0--------1 ->   6'011100 38'00000000000011100000000000010000000000
  transition:   6'011100 11'-1-----0--1 ->   6'001100 38'00000000000001100000000000010000000000
  transition:   6'011100 11'-1-----1--1 ->   6'011111 38'00000000000011111000000000010000000000
  transition:   6'000010 11'----------0 ->   6'000000 38'00000000000000000000100000000000000000
  transition:   6'000010 11'-0--------1 ->   6'000010 38'00000000000000010000100000000000000000
  transition:   6'000010 11'-1--------1 ->   6'000011 38'00000000000000011000100000000000000000
  transition:   6'010010 11'----------0 ->   6'000000 38'00000000000000000010000000000000000000
  transition:   6'010010 11'-0--------1 ->   6'010010 38'00000000000010010010000000000000000000
  transition:   6'010010 11'-1--------1 ->   6'010011 38'00000000000010011010000000000000000000
  transition:   6'001010 11'----------0 ->   6'000000 38'00000000000000000000001000000000000000
  transition:   6'001010 11'-0--------1 ->   6'001010 38'00000000000001010000001000000000000000
  transition:   6'001010 11'-1--------1 ->   6'001011 38'00000000000001011000001000000000000000
  transition:   6'011010 11'----------0 ->   6'000000 38'00000100000000000000000000000000000000
  transition:   6'011010 11'-0--------1 ->   6'011010 38'00000100000011010000000000000000000000
  transition:   6'011010 11'-1-------01 ->   6'011011 38'00000100000011011000000000000000000000
  transition:   6'011010 11'-1-------11 ->   6'011000 38'00000100000011000000000000000000000000
  transition:   6'000110 11'----------0 ->   6'000000 38'00000000001000000000000000000000000000
  transition:   6'000110 11'-0--------1 ->   6'000110 38'00000000001000110000000000000000000000
  transition:   6'000110 11'-1--------1 ->   6'000111 38'00000000001000111000000000000000000000
  transition:   6'010110 11'----------0 ->   6'000000 38'01000000000000000000000000000000000000
  transition:   6'010110 11'-0--------1 ->   6'010110 38'01000000000010110000000000000000000000
  transition:   6'010110 11'-1--------1 ->   6'011000 38'01000000000011000000000000000000000000
  transition:   6'001110 11'----------0 ->   6'000000 38'00000000000000000000000000000000000010
  transition:   6'001110 11'-0--------1 ->   6'001110 38'00000000000001110000000000000000000010
  transition:   6'001110 11'-1--0-----1 ->   6'001110 38'00000000000001110000000000000000000010
  transition:   6'001110 11'-1--1-----1 ->   6'001100 38'00000000000001100000000000000000000010
  transition:   6'011110 11'----------0 ->   6'000000 38'00000010000000000000000000000000000000
  transition:   6'011110 11'-0--------1 ->   6'011110 38'00000010000011110000000000000000000000
  transition:   6'011110 11'-1--------1 ->   6'011000 38'00000010000011000000000000000000000000
  transition:   6'000001 11'----------0 ->   6'000000 38'00000000000000000001000000000000000000
  transition:   6'000001 11'-0--------1 ->   6'000001 38'00000000000000001001000000000000000000
  transition:   6'000001 11'-1--0-----1 ->   6'000001 38'00000000000000001001000000000000000000
  transition:   6'000001 11'-1--1-----1 ->   6'000010 38'00000000000000010001000000000000000000
  transition:   6'010001 11'----------0 ->   6'000000 38'00000000000000000000000000000000100000
  transition:   6'010001 11'-0--------1 ->   6'010001 38'00000000000010001000000000000000100000
  transition:   6'010001 11'-1--------1 ->   6'010010 38'00000000000010010000000000000000100000
  transition:   6'001001 11'----------0 ->   6'000000 38'00000000000000000000000000000000010000
  transition:   6'001001 11'-0--------1 ->   6'001001 38'00000000000001001000000000000000010000
  transition:   6'001001 11'-1--------1 ->   6'001010 38'00000000000001010000000000000000010000
  transition:   6'011001 11'----------0 ->   6'000000 38'00000000000000000000000010000000000000
  transition:   6'011001 11'-0--------1 ->   6'011001 38'00000000000011001000000010000000000000
  transition:   6'011001 11'-1--------1 ->   6'011010 38'00000000000011010000000010000000000000
  transition:   6'000101 11'----------0 ->   6'000000 38'00000000000000000000000000000000000100
  transition:   6'000101 11'-0--------1 ->   6'000101 38'00000000000000101000000000000000000100
  transition:   6'000101 11'-1--0-----1 ->   6'000101 38'00000000000000101000000000000000000100
  transition:   6'000101 11'-1--1-----1 ->   6'000110 38'00000000000000110000000000000000000100
  transition:   6'010101 11'----------0 ->   6'000000 38'00000000000000000100000000000000000000
  transition:   6'010101 11'-0--------1 ->   6'010101 38'00000000000010101100000000000000000000
  transition:   6'010101 11'-1-0------1 ->   6'010101 38'00000000000010101100000000000000000000
  transition:   6'010101 11'-1-1---0--1 ->   6'010110 38'00000000000010110100000000000000000000
  transition:   6'010101 11'-1-1---1--1 ->   6'011000 38'00000000000011000100000000000000000000
  transition:   6'001101 11'----------0 ->   6'000000 38'00000000100000000000000000000000000000
  transition:   6'001101 11'-0--------1 ->   6'001101 38'00000000100001101000000000000000000000
  transition:   6'001101 11'-1--------1 ->   6'001110 38'00000000100001110000000000000000000000
  transition:   6'011101 11'----------0 ->   6'000000 38'00000000000000000000000000000100000000
  transition:   6'011101 11'-0--------1 ->   6'011101 38'00000000000011101000000000000100000000
  transition:   6'011101 11'-1--------1 ->   6'100000 38'00000000000100000000000000000100000000
  transition:   6'000011 11'----------0 ->   6'000000 38'00000000000000000000000000000000000001
  transition:   6'000011 11'-0--------1 ->   6'000011 38'00000000000000011000000000000000000001
  transition:   6'000011 11'-1--------1 ->   6'000100 38'00000000000000100000000000000000000001
  transition:   6'010011 11'----------0 ->   6'000000 38'00000000000000000000000000000001000000
  transition:   6'010011 11'-0--------1 ->   6'010011 38'00000000000010011000000000000001000000
  transition:   6'010011 11'-1--------1 ->   6'010100 38'00000000000010100000000000000001000000
  transition:   6'001011 11'----------0 ->   6'000000 38'00000000000000000000000000000000000000
  transition:   6'001011 11'-0--------1 ->   6'001011 38'00000000000001011000000000000000000000
  transition:   6'001011 11'-1--------1 ->   6'001100 38'00000000000001100000000000000000000000
  transition:   6'011011 11'----------0 ->   6'000000 38'00000000000000000000000001000000000000
  transition:   6'011011 11'-0--------1 ->   6'011011 38'00000000000011011000000001000000000000
  transition:   6'011011 11'-1--------1 ->   6'011110 38'00000000000011110000000001000000000000
  transition:   6'000111 11'----------0 ->   6'000000 38'00000000000000000000000000000000001000
  transition:   6'000111 11'-0--------1 ->   6'000111 38'00000000000000111000000000000000001000
  transition:   6'000111 11'-1--0-----1 ->   6'000111 38'00000000000000111000000000000000001000
  transition:   6'000111 11'-1--1-----1 ->   6'001000 38'00000000000001000000000000000000001000
  transition:   6'010111 11'----------0 ->   6'000000 38'00000000000000000000000000100000000000
  transition:   6'010111 11'-0--------1 ->   6'010111 38'00000000000010111000000000100000000000
  transition:   6'010111 11'-1------0-1 ->   6'011001 38'00000000000011001000000000100000000000
  transition:   6'010111 11'-1------1-1 ->   6'011010 38'00000000000011010000000000100000000000
  transition:   6'001111 11'----------0 ->   6'000000 38'00001000000000000000000000000000000000
  transition:   6'001111 11'-0--------1 ->   6'001111 38'00001000000001111000000000000000000000
  transition:   6'001111 11'-1--------1 ->   6'010000 38'00001000000010000000000000000000000000
  transition:   6'011111 11'----------0 ->   6'000000 38'00010000000000000000000000000000000000
  transition:   6'011111 11'-0--------1 ->   6'011111 38'00010000000011111000000000000000000000
  transition:   6'011111 11'-1--------1 ->   6'001111 38'00010000000001111000000000000000000000
Extracting FSM `\start.s_stateMachineReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\start.$procdff$8565
  root of input selection tree: $flatten\start.$0\s_stateMachineReg[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \s_resetCountReg [4]
  found state code: 4'0000
  found ctrl input: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:34$562_Y
  found ctrl input: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:36$567_Y
  found ctrl input: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:53$579_Y
  found ctrl input: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:66$611_Y
  found ctrl input: \flash.endTransactionIn
  found state code: 4'0100
  found ctrl input: \start.s_burstCountReg [8]
  found state code: 4'0010
  found state code: 4'0011
  found ctrl input: \start.s_isMyBurst
  found ctrl input: $flatten\start.$logic_or$../../../modules/bios/verilog/bios.v:81$621_Y
  found ctrl input: \arbiter.beginTransactionIn
  found state code: 4'0001
  found ctrl output: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:66$611_Y
  found ctrl output: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:53$579_Y
  found ctrl output: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:36$567_Y
  found ctrl output: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:35$565_Y
  found ctrl output: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:34$562_Y
  ctrl inputs: { \arbiter.beginTransactionIn \start.s_burstCountReg [8] \start.s_isMyBurst \flash.endTransactionIn $flatten\start.$logic_or$../../../modules/bios/verilog/bios.v:81$621_Y \s_resetCountReg [4] }
  ctrl outputs: { $flatten\start.$eq$../../../modules/bios/verilog/bios.v:34$562_Y $flatten\start.$eq$../../../modules/bios/verilog/bios.v:35$565_Y $flatten\start.$eq$../../../modules/bios/verilog/bios.v:36$567_Y $flatten\start.$eq$../../../modules/bios/verilog/bios.v:53$579_Y $flatten\start.$eq$../../../modules/bios/verilog/bios.v:66$611_Y $flatten\start.$0\s_stateMachineReg[3:0] }
  transition:     4'0000 6'-----0 ->     4'0000 9'000010000
  transition:     4'0000 6'0----1 ->     4'0000 9'000010000
  transition:     4'0000 6'1----1 ->     4'0001 9'000010001
  transition:     4'0100 6'-----0 ->     4'0000 9'100000000
  transition:     4'0100 6'---0-1 ->     4'0100 9'100000100
  transition:     4'0100 6'---1-1 ->     4'0000 9'100000000
  transition:     4'0010 6'-----0 ->     4'0000 9'001000000
  transition:     4'0010 6'-0-0-1 ->     4'0010 9'001000010
  transition:     4'0010 6'-1-0-1 ->     4'0011 9'001000011
  transition:     4'0010 6'---1-1 ->     4'0000 9'001000000
  transition:     4'0001 6'-----0 ->     4'0000 9'000100000
  transition:     4'0001 6'--0--1 ->     4'0000 9'000100000
  transition:     4'0001 6'--1-01 ->     4'0010 9'000100010
  transition:     4'0001 6'--1-11 ->     4'0100 9'000100100
  transition:     4'0011 6'-----0 ->     4'0000 9'010000000
  transition:     4'0011 6'-----1 ->     4'0000 9'010000000
Extracting FSM `\uart1.RXC.s_stateMachineReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\uart1.\RXC.$procdff$8356
  root of input selection tree: $flatten\uart1.\RXC.$0\s_stateMachineReg[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \s_resetCountReg [4]
  found state code: 2'00
  found ctrl input: $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:40$2244_Y
  found ctrl input: $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:39$2242_Y
  found ctrl input: $flatten\uart1.\RXC.$procmux$7775_CMP
  found ctrl input: $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:42$2252_Y
  found state code: 2'10
  found state code: 2'11
  found ctrl input: \uart1.RXC.s_rxNegEdge
  found state code: 2'01
  found ctrl output: $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:39$2242_Y
  found ctrl output: $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:40$2244_Y
  found ctrl output: $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:142$2298_Y
  found ctrl output: $flatten\uart1.\RXC.$ne$../../../modules/uart/verilog/uartRx.v:147$2319_Y
  found ctrl output: $flatten\uart1.\RXC.$procmux$7775_CMP
  ctrl inputs: { $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:42$2252_Y \uart1.RXC.s_rxNegEdge \s_resetCountReg [4] }
  ctrl outputs: { $flatten\uart1.\RXC.$procmux$7775_CMP $flatten\uart1.\RXC.$ne$../../../modules/uart/verilog/uartRx.v:147$2319_Y $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:142$2298_Y $flatten\uart1.\RXC.$0\s_stateMachineReg[1:0] $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:40$2244_Y $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:39$2242_Y }
  transition:       2'00 3'--0 ->       2'00 7'1100000
  transition:       2'00 3'-01 ->       2'00 7'1100000
  transition:       2'00 3'-11 ->       2'01 7'1100100
  transition:       2'10 3'--0 ->       2'00 7'0100010
  transition:       2'10 3'0-1 ->       2'10 7'0101010
  transition:       2'10 3'1-1 ->       2'11 7'0101110
  transition:       2'01 3'--0 ->       2'00 7'0100001
  transition:       2'01 3'--1 ->       2'10 7'0101001
  transition:       2'11 3'--0 ->       2'00 7'0010000
  transition:       2'11 3'--1 ->       2'00 7'0010000
Extracting FSM `\uart1.TXC.s_stateMachineReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\uart1.\TXC.$procdff$8334
  root of input selection tree: $flatten\uart1.\TXC.$0\s_stateMachineReg[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \s_resetCountReg [4]
  found state code: 2'00
  found ctrl input: $flatten\uart1.\TXC.$procmux$7758_CMP
  found ctrl input: $flatten\uart1.\TXC.$eq$../../../modules/uart/verilog/uartTx.v:46$3024_Y
  found ctrl input: $flatten\uart1.$not$../../../modules/uart/verilog/uartBus.v:162$2131_Y
  found ctrl input: $flatten\uart1.\TXC.$logic_and$../../../modules/uart/verilog/uartTx.v:106$3072_Y
  found ctrl input: $flatten\uart1.\TXC.$logic_and$../../../modules/uart/verilog/uartTx.v:107$3075_Y
  found state code: 2'10
  found state code: 2'01
  found ctrl input: \uart1.bdg.baud2.s_states [2]
  found ctrl input: \uart1.TXF.s_fifoEmptyReg
  found ctrl output: $flatten\uart1.\TXC.$ne$../../../modules/uart/verilog/uartTx.v:45$3020_Y
  found ctrl output: $flatten\uart1.\TXC.$eq$../../../modules/uart/verilog/uartTx.v:46$3024_Y
  found ctrl output: $flatten\uart1.\TXC.$procmux$7758_CMP
  found ctrl output: $flatten\uart1.$not$../../../modules/uart/verilog/uartBus.v:162$2131_Y
  ctrl inputs: { \uart1.bdg.baud2.s_states [2] \uart1.TXF.s_fifoEmptyReg $flatten\uart1.\TXC.$logic_and$../../../modules/uart/verilog/uartTx.v:107$3075_Y $flatten\uart1.\TXC.$logic_and$../../../modules/uart/verilog/uartTx.v:106$3072_Y \s_resetCountReg [4] }
  ctrl outputs: { $flatten\uart1.$not$../../../modules/uart/verilog/uartBus.v:162$2131_Y $flatten\uart1.\TXC.$procmux$7758_CMP $flatten\uart1.\TXC.$0\s_stateMachineReg[1:0] $flatten\uart1.\TXC.$eq$../../../modules/uart/verilog/uartTx.v:46$3024_Y $flatten\uart1.\TXC.$ne$../../../modules/uart/verilog/uartTx.v:45$3020_Y }
  transition:       2'00 5'----0 ->       2'00 6'100001
  transition:       2'00 5'-0--1 ->       2'01 6'100101
  transition:       2'00 5'-1--1 ->       2'00 6'100001
  transition:       2'10 5'----0 ->       2'00 6'010000
  transition:       2'10 5'--001 ->       2'10 6'011000
  transition:       2'10 5'--101 ->       2'01 6'010100
  transition:       2'10 5'---11 ->       2'00 6'010000
  transition:       2'01 5'----0 ->       2'00 6'000011
  transition:       2'01 5'0---1 ->       2'01 6'000111
  transition:       2'01 5'1---1 ->       2'10 6'001011
Extracting FSM `\uart1.s_readStateReg' from module `\or1420SingleCore'.
  found $dff cell for state register: $flatten\uart1.$procdff$8384
  root of input selection tree: $flatten\uart1.$0\s_readStateReg[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \s_resetCountReg [4]
  found state code: 2'00
  found ctrl input: $flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:39$2019_Y
  found ctrl input: $flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:38$2010_Y
  found ctrl input: \camIf.busyIn
  found state code: 2'10
  found state code: 2'01
  found ctrl input: \uart1.s_writeDataOutValue
  found ctrl output: $flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:204$2144_Y
  found ctrl output: $flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:39$2019_Y
  found ctrl output: $flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:38$2010_Y
  ctrl inputs: { \camIf.busyIn \uart1.s_writeDataOutValue \s_resetCountReg [4] }
  ctrl outputs: { $flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:38$2010_Y $flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:39$2019_Y $flatten\uart1.$0\s_readStateReg[1:0] $flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:204$2144_Y }
  transition:       2'00 3'--0 ->       2'00 5'10000
  transition:       2'00 3'-01 ->       2'00 5'10000
  transition:       2'00 3'-11 ->       2'01 5'10010
  transition:       2'10 3'--0 ->       2'00 5'00001
  transition:       2'10 3'--1 ->       2'00 5'00001
  transition:       2'01 3'--0 ->       2'00 5'01000
  transition:       2'01 3'0-1 ->       2'10 5'01100
  transition:       2'01 3'1-1 ->       2'01 5'01010

67.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\uart1.s_readStateReg$8961' from module `\or1420SingleCore'.
  Merging pattern 3'--0 and 3'--1 from group (1 0 5'00001).
  Merging pattern 3'--1 and 3'--0 from group (1 0 5'00001).
Optimizing FSM `$fsm$\uart1.TXC.s_stateMachineReg$8955' from module `\or1420SingleCore'.
Optimizing FSM `$fsm$\uart1.RXC.s_stateMachineReg$8948' from module `\or1420SingleCore'.
  Merging pattern 3'--0 and 3'--1 from group (3 0 7'0010000).
  Merging pattern 3'--1 and 3'--0 from group (3 0 7'0010000).
Optimizing FSM `$fsm$\start.s_stateMachineReg$8941' from module `\or1420SingleCore'.
  Merging pattern 6'-----0 and 6'-----1 from group (4 0 9'010000000).
  Merging pattern 6'-----1 and 6'-----0 from group (4 0 9'010000000).
Optimizing FSM `$fsm$\sdram.s_sdramCurrentState$8907' from module `\or1420SingleCore'.
  Removing unused input signal $auto$opt_reduce.cc:134:opt_pmux$8788.
Optimizing FSM `$fsm$\ramDma.s_dmaCurrentStateReg$8896' from module `\or1420SingleCore'.
  Merging pattern 9'---0----- and 9'---1----- from group (8 0 13'0000000100000).
  Merging pattern 9'---1----- and 9'---0----- from group (8 0 13'0000000100000).
Optimizing FSM `$fsm$\hdmi.graphics.s_dmaState$8883' from module `\or1420SingleCore'.
  Merging pattern 9'--------0 and 9'--------1 from group (10 0 15'000100000000000).
  Merging pattern 9'--------1 and 9'--------0 from group (10 0 15'000100000000000).
Optimizing FSM `$fsm$\hdmi.generator.s_verticalState$8877' from module `\or1420SingleCore'.
Optimizing FSM `$fsm$\hdmi.generator.s_horizontalState$8871' from module `\or1420SingleCore'.
Optimizing FSM `$fsm$\flash.quad.s_stateReg$8860' from module `\or1420SingleCore'.
Optimizing FSM `$fsm$\cpu1.loadStore.s_stateReg$8854' from module `\or1420SingleCore'.
  Merging pattern 3'0-- and 3'1-- from group (3 0 6'000001).
  Merging pattern 3'1-- and 3'0-- from group (3 0 6'000001).
Optimizing FSM `$fsm$\cpu1.loadStore.s_busStateReg$8844' from module `\or1420SingleCore'.
  Merging pattern 8'----0--- and 8'----1--- from group (5 0 11'00000000001).
  Merging pattern 8'----1--- and 8'----0--- from group (5 0 11'00000000001).
  Removing unused input signal $flatten\cpu1.\loadStore.$procmux$7041_CTRL.
Optimizing FSM `$fsm$\cpu1.fetch.s_stateReg$8837' from module `\or1420SingleCore'.
  Merging pattern 3'0-- and 3'1-- from group (1 0 8'00000010).
  Merging pattern 3'1-- and 3'0-- from group (1 0 8'00000010).
Optimizing FSM `$fsm$\cpu1.fetch.s_busStateReg$8829' from module `\or1420SingleCore'.
  Merging pattern 5'---0- and 5'---1- from group (1 0 9'000000001).
  Merging pattern 5'---1- and 5'---0- from group (1 0 9'000000001).
Optimizing FSM `$fsm$\cpu1.decode.exeForwardCntrlB$8824' from module `\or1420SingleCore'.
Optimizing FSM `$fsm$\cpu1.decode.exeForwardCntrlA$8819' from module `\or1420SingleCore'.
Optimizing FSM `$fsm$\camIf.s_stateMachineReg$8811' from module `\or1420SingleCore'.
  Merging pattern 6'-----0 and 6'-----1 from group (4 0 9'000000010).
  Merging pattern 6'-----1 and 6'-----0 from group (4 0 9'000000010).
Optimizing FSM `$fsm$\arbiter.s_stateReg$8800' from module `\or1420SingleCore'.
  Merging pattern 7'------0 and 7'------1 from group (3 0 12'100000000000).
  Merging pattern 7'------1 and 7'------0 from group (3 0 12'100000000000).
  Merging pattern 7'------0 and 7'------1 from group (5 0 12'000000000011).
  Merging pattern 7'------1 and 7'------0 from group (5 0 12'000000000011).

67.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 273 unused cells and 277 unused wires.
<suppressed ~293 debug messages>

67.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\arbiter.s_stateReg$8800' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\arbiter.$0\s_stateReg[2:0] [0].
  Removing unused output signal $flatten\arbiter.$0\s_stateReg[2:0] [1].
  Removing unused output signal $flatten\arbiter.$0\s_stateReg[2:0] [2].
Optimizing FSM `$fsm$\camIf.s_stateMachineReg$8811' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\camIf.$0\s_stateMachineReg[2:0] [0].
  Removing unused output signal $flatten\camIf.$0\s_stateMachineReg[2:0] [1].
  Removing unused output signal $flatten\camIf.$0\s_stateMachineReg[2:0] [2].
Optimizing FSM `$fsm$\cpu1.decode.exeForwardCntrlA$8819' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\cpu1.\decode.$0\exeForwardCntrlA[1:0] [0].
  Removing unused output signal $flatten\cpu1.\decode.$0\exeForwardCntrlA[1:0] [1].
Optimizing FSM `$fsm$\cpu1.decode.exeForwardCntrlB$8824' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\cpu1.\decode.$0\exeForwardCntrlB[1:0] [0].
  Removing unused output signal $flatten\cpu1.\decode.$0\exeForwardCntrlB[1:0] [1].
Optimizing FSM `$fsm$\cpu1.fetch.s_busStateReg$8829' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\cpu1.\fetch.$0\s_busStateReg[2:0] [0].
  Removing unused output signal $flatten\cpu1.\fetch.$0\s_busStateReg[2:0] [1].
  Removing unused output signal $flatten\cpu1.\fetch.$0\s_busStateReg[2:0] [2].
Optimizing FSM `$fsm$\cpu1.fetch.s_stateReg$8837' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\cpu1.\fetch.$0\s_stateReg[2:0] [0].
  Removing unused output signal $flatten\cpu1.\fetch.$0\s_stateReg[2:0] [1].
  Removing unused output signal $flatten\cpu1.\fetch.$0\s_stateReg[2:0] [2].
  Removing unused output signal $flatten\cpu1.\fetch.$procmux$7731_CMP.
Optimizing FSM `$fsm$\cpu1.loadStore.s_busStateReg$8844' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\cpu1.\loadStore.$0\s_busStateReg[2:0] [0].
  Removing unused output signal $flatten\cpu1.\loadStore.$0\s_busStateReg[2:0] [1].
  Removing unused output signal $flatten\cpu1.\loadStore.$0\s_busStateReg[2:0] [2].
  Removing unused output signal $flatten\cpu1.\loadStore.$procmux$7046_CMP.
Optimizing FSM `$fsm$\cpu1.loadStore.s_stateReg$8854' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\cpu1.\loadStore.$0\s_stateReg[1:0] [0].
  Removing unused output signal $flatten\cpu1.\loadStore.$0\s_stateReg[1:0] [1].
  Removing unused output signal $flatten\cpu1.\loadStore.$procmux$7049_CMP.
  Removing unused output signal $flatten\cpu1.\loadStore.$procmux$7051_CMP.
Optimizing FSM `$fsm$\flash.quad.s_stateReg$8860' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\flash.\quad.$0\s_stateReg[3:0] [0].
  Removing unused output signal $flatten\flash.\quad.$0\s_stateReg[3:0] [1].
  Removing unused output signal $flatten\flash.\quad.$0\s_stateReg[3:0] [2].
  Removing unused output signal $flatten\flash.\quad.$0\s_stateReg[3:0] [3].
Optimizing FSM `$fsm$\hdmi.generator.s_horizontalState$8871' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\hdmi.\generator.$0\s_horizontalState[1:0] [0].
  Removing unused output signal $flatten\hdmi.\generator.$0\s_horizontalState[1:0] [1].
Optimizing FSM `$fsm$\hdmi.generator.s_verticalState$8877' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\hdmi.\generator.$0\s_verticalState[1:0] [0].
  Removing unused output signal $flatten\hdmi.\generator.$0\s_verticalState[1:0] [1].
Optimizing FSM `$fsm$\hdmi.graphics.s_dmaState$8883' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\hdmi.\graphics.$0\s_dmaState[3:0] [0].
  Removing unused output signal $flatten\hdmi.\graphics.$0\s_dmaState[3:0] [1].
  Removing unused output signal $flatten\hdmi.\graphics.$0\s_dmaState[3:0] [2].
  Removing unused output signal $flatten\hdmi.\graphics.$0\s_dmaState[3:0] [3].
  Removing unused output signal $flatten\hdmi.\graphics.$procmux$7460_CMP.
  Removing unused output signal $flatten\hdmi.\graphics.$procmux$7469_CMP.
Optimizing FSM `$fsm$\ramDma.s_dmaCurrentStateReg$8896' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\ramDma.$0\s_dmaCurrentStateReg[3:0] [0].
  Removing unused output signal $flatten\ramDma.$0\s_dmaCurrentStateReg[3:0] [1].
  Removing unused output signal $flatten\ramDma.$0\s_dmaCurrentStateReg[3:0] [2].
  Removing unused output signal $flatten\ramDma.$0\s_dmaCurrentStateReg[3:0] [3].
Optimizing FSM `$fsm$\sdram.s_sdramCurrentState$8907' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\sdram.$procmux$7888_CMP.
  Removing unused output signal $flatten\sdram.$procmux$7886_CMP.
  Removing unused output signal $flatten\sdram.$procmux$7884_CMP.
  Removing unused output signal $flatten\sdram.$procmux$7882_CMP.
  Removing unused output signal $flatten\sdram.$procmux$7880_CMP.
  Removing unused output signal $flatten\sdram.$procmux$7875_CMP.
  Removing unused output signal $flatten\sdram.$procmux$7873_CMP.
  Removing unused output signal $flatten\sdram.$procmux$7872_CMP.
  Removing unused output signal $flatten\sdram.$procmux$7871_CMP.
  Removing unused output signal $flatten\sdram.$procmux$7870_CMP.
  Removing unused output signal $flatten\sdram.$procmux$7866_CMP.
  Removing unused output signal $flatten\sdram.$0\s_sdramCurrentState[5:0] [0].
  Removing unused output signal $flatten\sdram.$0\s_sdramCurrentState[5:0] [1].
  Removing unused output signal $flatten\sdram.$0\s_sdramCurrentState[5:0] [2].
  Removing unused output signal $flatten\sdram.$0\s_sdramCurrentState[5:0] [3].
  Removing unused output signal $flatten\sdram.$0\s_sdramCurrentState[5:0] [4].
  Removing unused output signal $flatten\sdram.$0\s_sdramCurrentState[5:0] [5].
Optimizing FSM `$fsm$\start.s_stateMachineReg$8941' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\start.$0\s_stateMachineReg[3:0] [0].
  Removing unused output signal $flatten\start.$0\s_stateMachineReg[3:0] [1].
  Removing unused output signal $flatten\start.$0\s_stateMachineReg[3:0] [2].
  Removing unused output signal $flatten\start.$0\s_stateMachineReg[3:0] [3].
Optimizing FSM `$fsm$\uart1.RXC.s_stateMachineReg$8948' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\uart1.\RXC.$0\s_stateMachineReg[1:0] [0].
  Removing unused output signal $flatten\uart1.\RXC.$0\s_stateMachineReg[1:0] [1].
  Removing unused output signal $flatten\uart1.\RXC.$procmux$7775_CMP.
Optimizing FSM `$fsm$\uart1.TXC.s_stateMachineReg$8955' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\uart1.\TXC.$0\s_stateMachineReg[1:0] [0].
  Removing unused output signal $flatten\uart1.\TXC.$0\s_stateMachineReg[1:0] [1].
  Removing unused output signal $flatten\uart1.\TXC.$procmux$7758_CMP.
Optimizing FSM `$fsm$\uart1.s_readStateReg$8961' from module `\or1420SingleCore'.
  Removing unused output signal $flatten\uart1.$0\s_readStateReg[1:0] [0].
  Removing unused output signal $flatten\uart1.$0\s_readStateReg[1:0] [1].

67.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\arbiter.s_stateReg$8800' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------
Recoding FSM `$fsm$\camIf.s_stateMachineReg$8811' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----
Recoding FSM `$fsm$\cpu1.decode.exeForwardCntrlA$8819' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\cpu1.decode.exeForwardCntrlB$8824' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\cpu1.fetch.s_busStateReg$8829' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -----1
  100 -> ----1-
  010 -> ---1--
  001 -> --1---
  101 -> -1----
  011 -> 1-----
Recoding FSM `$fsm$\cpu1.fetch.s_stateReg$8837' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----
Recoding FSM `$fsm$\cpu1.loadStore.s_busStateReg$8844' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------
Recoding FSM `$fsm$\cpu1.loadStore.s_stateReg$8854' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\flash.quad.s_stateReg$8860' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -------1
  1000 -> ------1-
  0100 -> -----1--
  0010 -> ----1---
  0110 -> ---1----
  0001 -> --1-----
  0011 -> -1------
  0111 -> 1-------
Recoding FSM `$fsm$\hdmi.generator.s_horizontalState$8871' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1-
  10 -> -1--
  01 -> 1---
  11 -> ---1
Recoding FSM `$fsm$\hdmi.generator.s_verticalState$8877' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1-
  10 -> -1--
  01 -> 1---
  11 -> ---1
Recoding FSM `$fsm$\hdmi.graphics.s_dmaState$8883' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----------1
  1000 -> ---------1-
  0100 -> --------1--
  0010 -> -------1---
  1010 -> ------1----
  0110 -> -----1-----
  0001 -> ----1------
  1001 -> ---1-------
  0101 -> --1--------
  0011 -> -1---------
  0111 -> 1----------
Recoding FSM `$fsm$\ramDma.s_dmaCurrentStateReg$8896' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> --------1
  1000 -> -------1-
  0100 -> ------1--
  0010 -> -----1---
  0110 -> ----1----
  0001 -> ---1-----
  0101 -> --1------
  0011 -> -1-------
  0111 -> 1--------
Recoding FSM `$fsm$\sdram.s_sdramCurrentState$8907' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `binary` for this FSM.
  existing encoding is already a packed binary encoding.
Recoding FSM `$fsm$\start.s_stateMachineReg$8941' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----1
  0100 -> ---1-
  0010 -> --1--
  0001 -> -1---
  0011 -> 1----
Recoding FSM `$fsm$\uart1.RXC.s_stateMachineReg$8948' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\uart1.TXC.s_stateMachineReg$8955' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\uart1.s_readStateReg$8961' from module `\or1420SingleCore' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

67.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\arbiter.s_stateReg$8800' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\arbiter.s_stateReg$8800 (\arbiter.s_stateReg):

  Number of input signals:    7
  Number of output signals:   9
  Number of state bits:       8

  Input signals:
    0: \s_resetCountReg [4]
    1: \flash.endTransactionIn
    2: $flatten\arbiter.$logic_and$../../../modules/bus_arbiter/verilog/busArbiter.v:46$363_Y
    3: $flatten\arbiter.$logic_or$../../../modules/bus_arbiter/verilog/busArbiter.v:44$354_Y
    4: \arbiter.s_queueEmpty
    5: \arbiter.s_timeOutReg [15]
    6: \arbiter.beginTransactionIn

  Output signals:
    0: $flatten\arbiter.$ne$../../../modules/bus_arbiter/verilog/busArbiter.v:72$409_Y
    1: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:59$390_Y
    2: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:58$385_Y
    3: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:35$327_Y
    4: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:35$325_Y
    5: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:34$320_Y
    6: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:34$317_Y
    7: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:33$314_Y
    8: $flatten\arbiter.$eq$../../../modules/bus_arbiter/verilog/busArbiter.v:31$309_Y

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'------0   ->     0 9'000100001
      1:     0 7'0-1---1   ->     0 9'000100001
      2:     0 7'0-0---1   ->     4 9'000100001
      3:     0 7'1-----1   ->     7 9'000100001
      4:     1 7'------0   ->     0 9'000000101
      5:     1 7'-1--011   ->     0 9'000000101
      6:     1 7'-1--001   ->     1 9'000000101
      7:     1 7'-1--1-1   ->     3 9'000000101
      8:     1 7'-0----1   ->     5 9'000000101
      9:     2 7'------0   ->     0 9'010000001
     10:     2 7'01----1   ->     2 9'010000001
     11:     2 7'00----1   ->     3 9'010000001
     12:     2 7'1-----1   ->     6 9'010000001
     13:     3 7'-------   ->     0 9'100000000
     14:     4 7'------0   ->     0 9'000010001
     15:     4 7'0-----1   ->     2 9'000010001
     16:     4 7'1-----1   ->     7 9'000010001
     17:     5 7'-------   ->     0 9'000000011
     18:     6 7'------0   ->     0 9'001000001
     19:     6 7'---0-11   ->     3 9'001000001
     20:     6 7'---0-01   ->     6 9'001000001
     21:     6 7'---1--1   ->     7 9'001000001
     22:     7 7'------0   ->     0 9'000001001
     23:     7 7'-----11   ->     0 9'000001001
     24:     7 7'-----01   ->     1 9'000001001

-------------------------------------

FSM `$fsm$\camIf.s_stateMachineReg$8811' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\camIf.s_stateMachineReg$8811 (\camIf.s_stateMachineReg):

  Number of input signals:    6
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \camIf.sfps.reset
    1: $flatten\camIf.$ne$../../../modules/camera/verilog/camera.v:214$1050_Y
    2: $flatten\camIf.$logic_and$../../../modules/camera/verilog/camera.v:213$1047_Y
    3: $flatten\camIf.$logic_and$../../../modules/camera/verilog/camera.v:209$1040_Y
    4: \flash.busErrorIn
    5: \arbiter.busGrants [28]

  Output signals:
    0: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:237$1104_Y
    1: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:233$1092_Y
    2: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:233$1091_Y
    3: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:203$1033_Y
    4: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:201$1029_Y
    5: $flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:198$1017_Y

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'--0--0   ->     0 6'000001
      1:     0 6'-----1   ->     0 6'000001
      2:     0 6'--1--0   ->     3 6'000001
      3:     1 6'----00   ->     0 6'000100
      4:     1 6'-----1   ->     0 6'000100
      5:     1 6'----10   ->     3 6'000100
      6:     2 6'-----1   ->     0 6'010000
      7:     2 6'-----0   ->     5 6'010000
      8:     3 6'-----1   ->     0 6'001000
      9:     3 6'1----0   ->     2 6'001000
     10:     3 6'0----0   ->     3 6'001000
     11:     4 6'------   ->     0 6'000010
     12:     5 6'-----1   ->     0 6'100000
     13:     5 6'-0-1-0   ->     1 6'100000
     14:     5 6'-1---0   ->     4 6'100000
     15:     5 6'-0-0-0   ->     5 6'100000

-------------------------------------

FSM `$fsm$\cpu1.decode.exeForwardCntrlA$8819' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\cpu1.decode.exeForwardCntrlA$8819 (\cpu1.decode.exeForwardCntrlA):

  Number of input signals:    6
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \cpu1.decode.stall
    1: $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:799$6138_Y
    2: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:800$6141_Y
    3: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:801$6144_Y
    4: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:802$6147_Y
    5: \camIf.sfps.reset

  Output signals:
    0: $flatten\cpu1.\exe.$procmux$6975_CMP
    1: $flatten\cpu1.\exe.$procmux$6976_CMP
    2: $flatten\cpu1.\exe.$procmux$6977_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'000000   ->     0 3'100
      1:     0 6'0---10   ->     0 3'100
      2:     0 6'0----1   ->     0 3'100
      3:     0 6'1-----   ->     0 3'100
      4:     0 6'0-1000   ->     1 3'100
      5:     0 6'0--100   ->     2 3'100
      6:     0 6'010000   ->     3 3'100
      7:     1 6'000000   ->     0 3'001
      8:     1 6'0---10   ->     0 3'001
      9:     1 6'1-----   ->     0 3'001
     10:     1 6'0-1000   ->     1 3'001
     11:     1 6'0----1   ->     1 3'001
     12:     1 6'0--100   ->     2 3'001
     13:     1 6'010000   ->     3 3'001
     14:     2 6'000000   ->     0 3'010
     15:     2 6'0---10   ->     0 3'010
     16:     2 6'1-----   ->     0 3'010
     17:     2 6'0-1000   ->     1 3'010
     18:     2 6'0--100   ->     2 3'010
     19:     2 6'0----1   ->     2 3'010
     20:     2 6'010000   ->     3 3'010
     21:     3 6'000000   ->     0 3'000
     22:     3 6'0---10   ->     0 3'000
     23:     3 6'1-----   ->     0 3'000
     24:     3 6'0-1000   ->     1 3'000
     25:     3 6'0--100   ->     2 3'000
     26:     3 6'010000   ->     3 3'000
     27:     3 6'0----1   ->     3 3'000

-------------------------------------

FSM `$fsm$\cpu1.decode.exeForwardCntrlB$8824' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\cpu1.decode.exeForwardCntrlB$8824 (\cpu1.decode.exeForwardCntrlB):

  Number of input signals:    6
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \cpu1.decode.stall
    1: $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:806$6155_Y
    2: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:807$6158_Y
    3: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:808$6161_Y
    4: $flatten\cpu1.\decode.$logic_and$../../../modules/or1420/verilog/decodeStage.v:809$6164_Y
    5: \camIf.sfps.reset

  Output signals:
    0: $flatten\cpu1.\exe.$procmux$6970_CMP
    1: $flatten\cpu1.\exe.$procmux$6971_CMP
    2: $flatten\cpu1.\exe.$procmux$6972_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'000000   ->     0 3'100
      1:     0 6'0---10   ->     0 3'100
      2:     0 6'0----1   ->     0 3'100
      3:     0 6'1-----   ->     0 3'100
      4:     0 6'0-1000   ->     1 3'100
      5:     0 6'0--100   ->     2 3'100
      6:     0 6'010000   ->     3 3'100
      7:     1 6'000000   ->     0 3'001
      8:     1 6'0---10   ->     0 3'001
      9:     1 6'1-----   ->     0 3'001
     10:     1 6'0-1000   ->     1 3'001
     11:     1 6'0----1   ->     1 3'001
     12:     1 6'0--100   ->     2 3'001
     13:     1 6'010000   ->     3 3'001
     14:     2 6'000000   ->     0 3'010
     15:     2 6'0---10   ->     0 3'010
     16:     2 6'1-----   ->     0 3'010
     17:     2 6'0-1000   ->     1 3'010
     18:     2 6'0--100   ->     2 3'010
     19:     2 6'0----1   ->     2 3'010
     20:     2 6'010000   ->     3 3'010
     21:     3 6'000000   ->     0 3'000
     22:     3 6'0---10   ->     0 3'000
     23:     3 6'1-----   ->     0 3'000
     24:     3 6'0-1000   ->     1 3'000
     25:     3 6'0--100   ->     2 3'000
     26:     3 6'010000   ->     3 3'000
     27:     3 6'0----1   ->     3 3'000

-------------------------------------

FSM `$fsm$\cpu1.fetch.s_busStateReg$8829' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\cpu1.fetch.s_busStateReg$8829 (\cpu1.fetch.s_busStateReg):

  Number of input signals:    5
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:192$6333_Y
    1: \camIf.sfps.reset
    2: \flash.busErrorIn
    3: \flash.endTransactionIn
    4: \arbiter.busGrants [30]

  Output signals:
    0: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:144$6288_Y
    1: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:182$6318_Y
    2: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:183$6320_Y
    3: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:188$6330_Y
    4: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:203$6342_Y
    5: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:205$6346_Y

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'---00   ->     0 6'100000
      1:     0 5'---1-   ->     0 6'100000
      2:     0 5'---01   ->     3 6'100000
      3:     1 5'-----   ->     0 6'000001
      4:     2 5'---1-   ->     0 6'000100
      5:     2 5'---0-   ->     5 6'000100
      6:     3 5'---1-   ->     0 6'000010
      7:     3 5'1--0-   ->     2 6'000010
      8:     3 5'0--0-   ->     3 6'000010
      9:     4 5'---1-   ->     0 6'001000
     10:     4 5'---0-   ->     1 6'001000
     11:     5 5'---1-   ->     0 6'010000
     12:     5 5'-100-   ->     1 6'010000
     13:     5 5'--10-   ->     4 6'010000
     14:     5 5'-000-   ->     5 6'010000

-------------------------------------

FSM `$fsm$\cpu1.fetch.s_stateReg$8837' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\cpu1.fetch.s_stateReg$8837 (\cpu1.fetch.s_stateReg):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \cpu1.fetch.s_stallReg
    1: \cpu1.fetch.s_ackClBus
    2: \camIf.sfps.reset

  Output signals:
    0: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:86$6237_Y
    1: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:134$6276_Y
    2: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:146$6292_Y
    3: $flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:192$6333_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0-0   ->     0 4'0100
      1:     0 3'1--   ->     0 4'0100
      2:     0 3'0-1   ->     3 4'0100
      3:     1 3'---   ->     0 4'0010
      4:     2 3'1--   ->     0 4'0000
      5:     2 3'00-   ->     2 4'0000
      6:     2 3'01-   ->     4 4'0000
      7:     3 3'1--   ->     0 4'1000
      8:     3 3'0--   ->     2 4'1000
      9:     4 3'1--   ->     0 4'0001
     10:     4 3'0--   ->     1 4'0001

-------------------------------------

FSM `$fsm$\cpu1.loadStore.s_busStateReg$8844' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\cpu1.loadStore.s_busStateReg$8844 (\cpu1.loadStore.s_busStateReg):

  Number of input signals:    7
  Number of output signals:   7
  Number of state bits:       8

  Input signals:
    0: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:210$5064_Y
    1: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:212$5068_Y
    2: \camIf.sfps.reset
    3: \camIf.busyIn
    4: \flash.busErrorIn
    5: \flash.endTransactionIn
    6: \arbiter.busGrants [31]

  Output signals:
    0: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:76$4936_Y
    1: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:198$5043_Y
    2: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:199$5045_Y
    3: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:200$5047_Y
    4: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:200$5048_Y
    5: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:205$5058_Y
    6: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:226$5085_Y

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'----0-0   ->     0 7'0000000
      1:     0 7'----1--   ->     0 7'0000000
      2:     0 7'----0-1   ->     4 7'0000000
      3:     1 7'----1--   ->     0 7'0001000
      4:     1 7'----0--   ->     5 7'0001000
      5:     2 7'----1--   ->     0 7'0000100
      6:     2 7'----01-   ->     3 7'0000100
      7:     2 7'----00-   ->     6 7'0000100
      8:     3 7'----1--   ->     0 7'0100000
      9:     3 7'--1-0--   ->     1 7'0100000
     10:     3 7'--010--   ->     3 7'0100000
     11:     3 7'--000--   ->     7 7'0100000
     12:     4 7'----1--   ->     0 7'0000010
     13:     4 7'1---0--   ->     2 7'0000010
     14:     4 7'0---0--   ->     4 7'0000010
     15:     5 7'-------   ->     0 7'0000001
     16:     6 7'----1--   ->     0 7'1000000
     17:     6 7'--1-0--   ->     1 7'1000000
     18:     6 7'-10-0--   ->     5 7'1000000
     19:     6 7'-00-0--   ->     6 7'1000000
     20:     7 7'----1--   ->     0 7'0010000
     21:     7 7'----0--   ->     5 7'0010000

-------------------------------------

FSM `$fsm$\cpu1.loadStore.s_stateReg$8854' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\cpu1.loadStore.s_stateReg$8854 (\cpu1.loadStore.s_stateReg):

  Number of input signals:    3
  Number of output signals:   2
  Number of state bits:       4

  Input signals:
    0: \cpu1.loadStore.s_stallReg
    1: \cpu1.loadStore.s_busActionDone
    2: \camIf.sfps.reset

  Output signals:
    0: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:61$4924_Y
    1: $flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:210$5064_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0-0   ->     0 2'00
      1:     0 3'1--   ->     0 2'00
      2:     0 3'0-1   ->     2 2'00
      3:     1 3'1--   ->     0 2'00
      4:     1 3'00-   ->     1 2'00
      5:     1 3'01-   ->     3 2'00
      6:     2 3'1--   ->     0 2'10
      7:     2 3'0--   ->     1 2'10
      8:     3 3'---   ->     0 2'01

-------------------------------------

FSM `$fsm$\flash.quad.s_stateReg$8860' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\flash.quad.s_stateReg$8860 (\flash.quad.s_stateReg):

  Number of input signals:    5
  Number of output signals:   9
  Number of state bits:       8

  Input signals:
    0: \s_resetCountReg [4]
    1: $flatten\flash.\single.$logic_and$../../../modules/spi/verilog/spiShiftSingle.v:299$4765_Y
    2: \flash.quad.start
    3: \flash.quad.s_shiftDone
    4: $flatten\flash.\quad.$logic_and$../../../modules/spi/verilog/spiShiftQuad.v:139$4895_Y

  Output signals:
    0: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:78$4824_Y
    1: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:79$4826_Y
    2: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:87$4828_Y
    3: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:88$4830_Y
    4: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:113$4859_Y
    5: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:113$4860_Y
    6: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:164$4909_Y
    7: $flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:164$4910_Y
    8: $flatten\flash.\quad.$procmux$7084_CMP

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 9'001000000
      1:     0 5'--0-1   ->     0 9'001000000
      2:     0 5'--1-1   ->     5 9'001000000
      3:     1 5'----0   ->     0 9'000000010
      4:     1 5'1---1   ->     0 9'000000010
      5:     1 5'0---1   ->     1 9'000000010
      6:     2 5'----0   ->     0 9'000000100
      7:     2 5'-0--1   ->     2 9'000000100
      8:     2 5'-1--1   ->     4 9'000000100
      9:     3 5'----0   ->     0 9'100000000
     10:     3 5'---01   ->     5 9'100000000
     11:     3 5'---11   ->     6 9'100000000
     12:     4 5'----0   ->     0 9'000000001
     13:     4 5'-0--1   ->     4 9'000000001
     14:     4 5'-1--1   ->     7 9'000000001
     15:     5 5'----0   ->     0 9'010000000
     16:     5 5'---11   ->     3 9'010000000
     17:     5 5'---01   ->     5 9'010000000
     18:     6 5'----0   ->     0 9'000010000
     19:     6 5'----1   ->     2 9'000010000
     20:     7 5'----0   ->     0 9'000001000
     21:     7 5'-1--1   ->     1 9'000001000
     22:     7 5'-0--1   ->     7 9'000001000

-------------------------------------

FSM `$fsm$\hdmi.generator.s_horizontalState$8871' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\hdmi.generator.s_horizontalState$8871 (\hdmi.generator.s_horizontalState):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \s_resetCountReg [4]
    1: \hdmi.generator.s_horizontalCounterZero

  Output signals:
    0: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:147$4388_Y
    1: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:164$4407_Y
    2: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:206$4422_Y
    3: $flatten\hdmi.\generator.$procmux$7198_CMP

  State encoding:
    0:     4'--1-
    1:     4'-1--
    2:     4'1---
    3:     4'---1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'01   ->     0 4'1000
      1:     0 2'11   ->     2 4'1000
      2:     0 2'-0   ->     3 4'1000
      3:     1 2'01   ->     1 4'0100
      4:     1 2'-0   ->     3 4'0100
      5:     1 2'11   ->     3 4'0100
      6:     2 2'11   ->     1 4'0001
      7:     2 2'01   ->     2 4'0001
      8:     2 2'-0   ->     3 4'0001
      9:     3 2'11   ->     0 4'0010
     10:     3 2'-0   ->     3 4'0010
     11:     3 2'01   ->     3 4'0010

-------------------------------------

FSM `$fsm$\hdmi.generator.s_verticalState$8877' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\hdmi.generator.s_verticalState$8877 (\hdmi.generator.s_verticalState):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \s_resetCountReg [4]
    1: \hdmi.generator.s_verticalCounterZero

  Output signals:
    0: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:149$4390_Y
    1: $flatten\hdmi.\generator.$eq$../../../modules/hdmi_720p/verilog/hdmi_720p.v:205$4420_Y
    2: $flatten\hdmi.\generator.$procmux$7178_CMP
    3: $flatten\hdmi.\generator.$procmux$7180_CMP

  State encoding:
    0:     4'--1-
    1:     4'-1--
    2:     4'1---
    3:     4'---1  <RESET STATE>

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'01   ->     0 4'1000
      1:     0 2'11   ->     2 4'1000
      2:     0 2'-0   ->     3 4'1000
      3:     1 2'01   ->     1 4'0100
      4:     1 2'-0   ->     3 4'0100
      5:     1 2'11   ->     3 4'0100
      6:     2 2'11   ->     1 4'0001
      7:     2 2'01   ->     2 4'0001
      8:     2 2'-0   ->     3 4'0001
      9:     3 2'11   ->     0 4'0010
     10:     3 2'-0   ->     3 4'0010
     11:     3 2'01   ->     3 4'0010

-------------------------------------

FSM `$fsm$\hdmi.graphics.s_dmaState$8883' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\hdmi.graphics.s_dmaState$8883 (\hdmi.graphics.s_dmaState):

  Number of input signals:    9
  Number of output signals:   9
  Number of state bits:      11

  Input signals:
    0: \s_resetCountReg [4]
    1: \hdmi.graphics.s_endTransactionInReg
    2: \hdmi.graphics.s_writeAddressReg [9]
    3: \hdmi.graphics.s_requestData
    4: $flatten\hdmi.\graphics.$logic_and$../../../modules/hdmi_720p/verilog/graphicsController.v:149$3657_Y
    5: $flatten\hdmi.\graphics.$logic_and$../../../modules/hdmi_720p/verilog/graphicsController.v:153$3665_Y
    6: $flatten\hdmi.\graphics.$logic_and$../../../modules/hdmi_720p/verilog/graphicsController.v:155$3669_Y
    7: \flash.busErrorIn
    8: \arbiter.busGrants [29]

  Output signals:
    0: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:114$3613_Y
    1: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:114$3614_Y
    2: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:140$3642_Y
    3: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:140$3643_Y
    4: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:141$3646_Y
    5: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:144$3649_Y
    6: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:144$3650_Y
    7: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:171$3698_Y
    8: $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:173$3708_Y

  State encoding:
    0: 11'----------1  <RESET STATE>
    1: 11'---------1-
    2: 11'--------1--
    3: 11'-------1---
    4: 11'------1----
    5: 11'-----1-----
    6: 11'----1------
    7: 11'---1-------
    8: 11'--1--------
    9: 11'-1---------
   10: 11'1----------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'--------0   ->     0 9'000000000
      1:     0 9'----00--1   ->     0 9'000000000
      2:     0 9'----01--1   ->     5 9'000000000
      3:     0 9'----1---1   ->     6 9'000000000
      4:     1 9'--------0   ->     0 9'000001000
      5:     1 9'0-------1   ->     1 9'000001000
      6:     1 9'1-------1   ->     7 9'000001000
      7:     2 9'--------0   ->     0 9'000000000
      8:     2 9'-------11   ->     0 9'000000000
      9:     2 9'-------01   ->     2 9'000000000
     10:     3 9'--------0   ->     0 9'000000001
     11:     3 9'--------1   ->     9 9'000000001
     12:     4 9'--------0   ->     0 9'001000000
     13:     4 9'-1-0----1   ->     0 9'001000000
     14:     4 9'---1----1   ->     2 9'001000000
     15:     4 9'-0-0---01   ->     4 9'001000000
     16:     4 9'-0-0---11   ->    10 9'001000000
     17:     5 9'--------0   ->     0 9'100000000
     18:     5 9'--------1   ->     8 9'100000000
     19:     6 9'--------0   ->     0 9'000000100
     20:     6 9'1-------1   ->     3 9'000000100
     21:     6 9'0-------1   ->     6 9'000000100
     22:     7 9'--------0   ->     0 9'000000010
     23:     7 9'--------1   ->     4 9'000000010
     24:     8 9'--------0   ->     0 9'000010000
     25:     8 9'------1-1   ->     0 9'000010000
     26:     8 9'------0-1   ->     8 9'000010000
     27:     9 9'--------0   ->     0 9'000100000
     28:     9 9'-1-0----1   ->     0 9'000100000
     29:     9 9'-000---11   ->     1 9'000100000
     30:     9 9'---1----1   ->     2 9'000100000
     31:     9 9'-000---01   ->     9 9'000100000
     32:     9 9'-010----1   ->    10 9'000100000
     33:    10 9'---------   ->     0 9'010000000

-------------------------------------

FSM `$fsm$\ramDma.s_dmaCurrentStateReg$8896' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\ramDma.s_dmaCurrentStateReg$8896 (\ramDma.s_dmaCurrentStateReg):

  Number of input signals:    9
  Number of output signals:   9
  Number of state bits:       9

  Input signals:
    0: $flatten\ramDma.$logic_and$../../../modules/ramDmaCi/verilog/ramDmaCi.v:141$1364_Y
    1: $flatten\ramDma.$logic_and$../../../modules/ramDmaCi/verilog/ramDmaCi.v:137$1354_Y
    2: $flatten\ramDma.$logic_or$../../../modules/ramDmaCi/verilog/ramDmaCi.v:132$1345_Y
    3: \ramDma.s_dmaDone
    4: \ramDma.s_isReadBurstReg
    5: \camIf.sfps.reset
    6: \flash.s_endTransactionReg
    7: \flash.busErrorIn
    8: \arbiter.busGrants [27]

  Output signals:
    0: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:205$1449_Y
    1: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:196$1427_Y
    2: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:190$1424_Y
    3: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:167$1395_Y
    4: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:161$1382_Y
    5: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:150$1376_Y
    6: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:150$1375_Y
    7: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:149$1373_Y
    8: $flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:126$1340_Y

  State encoding:
    0: 9'--------1  <RESET STATE>
    1: 9'-------1-
    2: 9'------1--
    3: 9'-----1---
    4: 9'----1----
    5: 9'---1-----
    6: 9'--1------
    7: 9'-1-------
    8: 9'1--------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 9'---0--0--   ->     0 9'100000000
      1:     0 9'---1-----   ->     0 9'100000000
      2:     0 9'---0--1--   ->     5 9'100000000
      3:     1 9'---0-1---   ->     0 9'000000001
      4:     1 9'---1-----   ->     0 9'000000001
      5:     1 9'---0-0---   ->     3 9'000000001
      6:     2 9'-0-0---1-   ->     0 9'000001000
      7:     2 9'---1-----   ->     0 9'000001000
      8:     2 9'-000---0-   ->     2 9'000001000
      9:     2 9'-010---0-   ->     3 9'000001000
     10:     2 9'-1-0-----   ->     6 9'000001000
     11:     3 9'---1-----   ->     0 9'000000100
     12:     3 9'0--0-----   ->     3 9'000000100
     13:     3 9'1--0-----   ->     7 9'000000100
     14:     4 9'---1-----   ->     0 9'000010000
     15:     4 9'-0-0----1   ->     1 9'000010000
     16:     4 9'-0-0----0   ->     4 9'000010000
     17:     4 9'-1-0-----   ->     8 9'000010000
     18:     5 9'---1-----   ->     0 9'010000000
     19:     5 9'---0-----   ->     3 9'010000000
     20:     6 9'--10-----   ->     0 9'001000000
     21:     6 9'---1-----   ->     0 9'001000000
     22:     6 9'--00-----   ->     6 9'001000000
     23:     7 9'---1-----   ->     0 9'000000010
     24:     7 9'---01----   ->     2 9'000000010
     25:     7 9'---00----   ->     4 9'000000010
     26:     8 9'---------   ->     0 9'000100000

-------------------------------------

FSM `$fsm$\sdram.s_sdramCurrentState$8907' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\sdram.s_sdramCurrentState$8907 (\sdram.s_sdramCurrentState):

  Number of input signals:   10
  Number of output signals:  21
  Number of state bits:       6

  Input signals:
    0: \s_resetCountReg [4]
    1: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:229$1836_Y
    2: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:227$1834_Y
    3: $flatten\sdram.$logic_and$../../../modules/sdram/verilog/sdram.v:222$1827_Y
    4: $flatten\sdram.$logic_or$../../../modules/sdram/verilog/sdram.v:212$1817_Y
    5: \sdram.s_refreshCounterZero
    6: \sdram.s_counterIsZero
    7: \sdram.s_shortCountIsZero
    8: \sdram.s_dataInValidReg
    9: \sdram.s_sdramClkReg

  Output signals:
    0: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:417$1990_Y
    1: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:284$1903_Y
    2: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:283$1901_Y
    3: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:276$1887_Y
    4: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:275$1885_Y
    5: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:274$1883_Y
    6: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:269$1874_Y
    7: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:268$1871_Y
    8: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:251$1852_Y
    9: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:249$1845_Y
   10: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:187$1782_Y
   11: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:186$1780_Y
   12: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:185$1778_Y
   13: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:184$1777_Y
   14: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:165$1750_Y
   15: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:165$1749_Y
   16: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:112$1686_Y
   17: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:112$1684_Y
   18: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:104$1656_Y
   19: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:95$1634_Y
   20: $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:94$1628_Y

  State encoding:
    0:   6'000000  <RESET STATE>
    1:   6'100000
    2:   6'010000
    3:   6'001000
    4:   6'011000
    5:   6'000100
    6:   6'010100
    7:   6'001100
    8:   6'011100
    9:   6'000010
   10:   6'010010
   11:   6'001010
   12:   6'011010
   13:   6'000110
   14:   6'010110
   15:   6'001110
   16:   6'011110
   17:   6'000001
   18:   6'010001
   19:   6'001001
   20:   6'011001
   21:   6'000101
   22:   6'010101
   23:   6'001101
   24:   6'011101
   25:   6'000011
   26:   6'010011
   27:   6'001011
   28:   6'011011
   29:   6'000111
   30:   6'010111
   31:   6'001111
   32:   6'011111

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'---------0   ->     0 21'000000010000000000000
      1:     0 10'0--------1   ->     0 21'000000010000000000000
      2:     0 10'1--------1   ->    17 21'000000010000000000000
      3:     1 10'---------0   ->     0 21'000000000000000000000
      4:     1 10'0--------1   ->     1 21'000000000000000000000
      5:     1 10'1--------1   ->    22 21'000000000000000000000
      6:     2 10'---------0   ->     0 21'000000000000000001000
      7:     2 10'0--------1   ->     2 21'000000000000000001000
      8:     2 10'10-------1   ->    18 21'000000000000000001000
      9:     2 10'11-------1   ->    30 21'000000000000000001000
     10:     3 10'---------0   ->     0 21'000000000000000100000
     11:     3 10'0--------1   ->     3 21'000000000000000100000
     12:     3 10'1--------1   ->    19 21'000000000000000100000
     13:     4 10'---------0   ->     0 21'001000000000000000000
     14:     4 10'0--------1   ->     4 21'001000000000000000000
     15:     4 10'1--------1   ->     8 21'001000000000000000000
     16:     5 10'---------0   ->     0 21'000000000100000000000
     17:     5 10'0--------1   ->     5 21'000000000100000000000
     18:     5 10'1--------1   ->    21 21'000000000100000000000
     19:     6 10'---------0   ->     0 21'000000000000000000000
     20:     6 10'0--------1   ->     6 21'000000000000000000000
     21:     6 10'1--------1   ->    24 21'000000000000000000000
     22:     7 10'---------0   ->     0 21'100000000000000000000
     23:     7 10'1---00---1   ->     7 21'100000000000000000000
     24:     7 10'0--------1   ->     7 21'100000000000000000000
     25:     7 10'1---1----1   ->    23 21'100000000000000000000
     26:     7 10'1---01---1   ->    31 21'100000000000000000000
     27:     8 10'---------0   ->     0 21'000000000000000000000
     28:     8 10'1-----0--1   ->     7 21'000000000000000000000
     29:     8 10'0--------1   ->     8 21'000000000000000000000
     30:     8 10'1-----1--1   ->    32 21'000000000000000000000
     31:     9 10'---------0   ->     0 21'000000000000001000000
     32:     9 10'0--------1   ->     9 21'000000000000001000000
     33:     9 10'1--------1   ->    25 21'000000000000001000000
     34:    10 10'---------0   ->     0 21'000000000000100000000
     35:    10 10'0--------1   ->    10 21'000000000000100000000
     36:    10 10'1--------1   ->    26 21'000000000000100000000
     37:    11 10'---------0   ->     0 21'000000000000000010000
     38:    11 10'0--------1   ->    11 21'000000000000000010000
     39:    11 10'1--------1   ->    27 21'000000000000000010000
     40:    12 10'---------0   ->     0 21'000001000000000000000
     41:    12 10'1-------11   ->     4 21'000001000000000000000
     42:    12 10'0--------1   ->    12 21'000001000000000000000
     43:    12 10'1-------01   ->    28 21'000001000000000000000
     44:    13 10'---------0   ->     0 21'000000000010000000000
     45:    13 10'0--------1   ->    13 21'000000000010000000000
     46:    13 10'1--------1   ->    29 21'000000000010000000000
     47:    14 10'---------0   ->     0 21'010000000000000000000
     48:    14 10'1--------1   ->     4 21'010000000000000000000
     49:    14 10'0--------1   ->    14 21'010000000000000000000
     50:    15 10'---------0   ->     0 21'000000000000000000000
     51:    15 10'1--1-----1   ->     7 21'000000000000000000000
     52:    15 10'1--0-----1   ->    15 21'000000000000000000000
     53:    15 10'0--------1   ->    15 21'000000000000000000000
     54:    16 10'---------0   ->     0 21'000000100000000000000
     55:    16 10'1--------1   ->     4 21'000000100000000000000
     56:    16 10'0--------1   ->    16 21'000000100000000000000
     57:    17 10'---------0   ->     0 21'000000000000010000000
     58:    17 10'1--1-----1   ->     9 21'000000000000010000000
     59:    17 10'1--0-----1   ->    17 21'000000000000010000000
     60:    17 10'0--------1   ->    17 21'000000000000010000000
     61:    18 10'---------0   ->     0 21'000000000000000000000
     62:    18 10'1--------1   ->    10 21'000000000000000000000
     63:    18 10'0--------1   ->    18 21'000000000000000000000
     64:    19 10'---------0   ->     0 21'000000000000000000000
     65:    19 10'1--------1   ->    11 21'000000000000000000000
     66:    19 10'0--------1   ->    19 21'000000000000000000000
     67:    20 10'---------0   ->     0 21'000000000000000000100
     68:    20 10'1--------1   ->    12 21'000000000000000000100
     69:    20 10'0--------1   ->    20 21'000000000000000000100
     70:    21 10'---------0   ->     0 21'000000000000000000000
     71:    21 10'1--1-----1   ->    13 21'000000000000000000000
     72:    21 10'1--0-----1   ->    21 21'000000000000000000000
     73:    21 10'0--------1   ->    21 21'000000000000000000000
     74:    22 10'---------0   ->     0 21'000000000001000000000
     75:    22 10'1-1---1--1   ->     4 21'000000000001000000000
     76:    22 10'1-1---0--1   ->    14 21'000000000001000000000
     77:    22 10'1-0------1   ->    22 21'000000000001000000000
     78:    22 10'0--------1   ->    22 21'000000000001000000000
     79:    23 10'---------0   ->     0 21'000000001000000000000
     80:    23 10'1--------1   ->    15 21'000000001000000000000
     81:    23 10'0--------1   ->    23 21'000000001000000000000
     82:    24 10'---------0   ->     0 21'000000000000000000000
     83:    24 10'1--------1   ->     1 21'000000000000000000000
     84:    24 10'0--------1   ->    24 21'000000000000000000000
     85:    25 10'---------0   ->     0 21'000000000000000000000
     86:    25 10'1--------1   ->     5 21'000000000000000000000
     87:    25 10'0--------1   ->    25 21'000000000000000000000
     88:    26 10'---------0   ->     0 21'000000000000000000000
     89:    26 10'1--------1   ->     6 21'000000000000000000000
     90:    26 10'0--------1   ->    26 21'000000000000000000000
     91:    27 10'---------0   ->     0 21'000000000000000000000
     92:    27 10'1--------1   ->     7 21'000000000000000000000
     93:    27 10'0--------1   ->    27 21'000000000000000000000
     94:    28 10'---------0   ->     0 21'000000000000000000010
     95:    28 10'1--------1   ->    16 21'000000000000000000010
     96:    28 10'0--------1   ->    28 21'000000000000000000010
     97:    29 10'---------0   ->     0 21'000000000000000000000
     98:    29 10'1--1-----1   ->     3 21'000000000000000000000
     99:    29 10'1--0-----1   ->    29 21'000000000000000000000
    100:    29 10'0--------1   ->    29 21'000000000000000000000
    101:    30 10'---------0   ->     0 21'000000000000000000001
    102:    30 10'1------1-1   ->    12 21'000000000000000000001
    103:    30 10'1------0-1   ->    20 21'000000000000000000001
    104:    30 10'0--------1   ->    30 21'000000000000000000001
    105:    31 10'---------0   ->     0 21'000010000000000000000
    106:    31 10'1--------1   ->     2 21'000010000000000000000
    107:    31 10'0--------1   ->    31 21'000010000000000000000
    108:    32 10'---------0   ->     0 21'000100000000000000000
    109:    32 10'1--------1   ->    31 21'000100000000000000000
    110:    32 10'0--------1   ->    32 21'000100000000000000000

-------------------------------------

FSM `$fsm$\start.s_stateMachineReg$8941' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\start.s_stateMachineReg$8941 (\start.s_stateMachineReg):

  Number of input signals:    6
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \s_resetCountReg [4]
    1: $flatten\start.$logic_or$../../../modules/bios/verilog/bios.v:81$621_Y
    2: \flash.endTransactionIn
    3: \start.s_isMyBurst
    4: \start.s_burstCountReg [8]
    5: \arbiter.beginTransactionIn

  Output signals:
    0: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:66$611_Y
    1: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:53$579_Y
    2: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:36$567_Y
    3: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:35$565_Y
    4: $flatten\start.$eq$../../../modules/bios/verilog/bios.v:34$562_Y

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'-----0   ->     0 5'00001
      1:     0 6'0----1   ->     0 5'00001
      2:     0 6'1----1   ->     3 5'00001
      3:     1 6'-----0   ->     0 5'10000
      4:     1 6'---1-1   ->     0 5'10000
      5:     1 6'---0-1   ->     1 5'10000
      6:     2 6'-----0   ->     0 5'00100
      7:     2 6'---1-1   ->     0 5'00100
      8:     2 6'-0-0-1   ->     2 5'00100
      9:     2 6'-1-0-1   ->     4 5'00100
     10:     3 6'-----0   ->     0 5'00010
     11:     3 6'--0--1   ->     0 5'00010
     12:     3 6'--1-11   ->     1 5'00010
     13:     3 6'--1-01   ->     2 5'00010
     14:     4 6'------   ->     0 5'01000

-------------------------------------

FSM `$fsm$\uart1.RXC.s_stateMachineReg$8948' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\uart1.RXC.s_stateMachineReg$8948 (\uart1.RXC.s_stateMachineReg):

  Number of input signals:    3
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \s_resetCountReg [4]
    1: \uart1.RXC.s_rxNegEdge
    2: $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:42$2252_Y

  Output signals:
    0: $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:39$2242_Y
    1: $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:40$2244_Y
    2: $flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:142$2298_Y
    3: $flatten\uart1.\RXC.$ne$../../../modules/uart/verilog/uartRx.v:147$2319_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--0   ->     0 4'1000
      1:     0 3'-01   ->     0 4'1000
      2:     0 3'-11   ->     2 4'1000
      3:     1 3'--0   ->     0 4'1010
      4:     1 3'0-1   ->     1 4'1010
      5:     1 3'1-1   ->     3 4'1010
      6:     2 3'--0   ->     0 4'1001
      7:     2 3'--1   ->     1 4'1001
      8:     3 3'---   ->     0 4'0100

-------------------------------------

FSM `$fsm$\uart1.TXC.s_stateMachineReg$8955' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\uart1.TXC.s_stateMachineReg$8955 (\uart1.TXC.s_stateMachineReg):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \s_resetCountReg [4]
    1: $flatten\uart1.\TXC.$logic_and$../../../modules/uart/verilog/uartTx.v:106$3072_Y
    2: $flatten\uart1.\TXC.$logic_and$../../../modules/uart/verilog/uartTx.v:107$3075_Y
    3: \uart1.TXF.s_fifoEmptyReg
    4: \uart1.bdg.baud2.s_states [2]

  Output signals:
    0: $flatten\uart1.\TXC.$ne$../../../modules/uart/verilog/uartTx.v:45$3020_Y
    1: $flatten\uart1.\TXC.$eq$../../../modules/uart/verilog/uartTx.v:46$3024_Y
    2: $flatten\uart1.$not$../../../modules/uart/verilog/uartBus.v:162$2131_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 3'101
      1:     0 5'-1--1   ->     0 3'101
      2:     0 5'-0--1   ->     2 3'101
      3:     1 5'----0   ->     0 3'000
      4:     1 5'---11   ->     0 3'000
      5:     1 5'--001   ->     1 3'000
      6:     1 5'--101   ->     2 3'000
      7:     2 5'----0   ->     0 3'011
      8:     2 5'1---1   ->     1 3'011
      9:     2 5'0---1   ->     2 3'011

-------------------------------------

FSM `$fsm$\uart1.s_readStateReg$8961' from module `or1420SingleCore':
-------------------------------------

  Information on FSM $fsm$\uart1.s_readStateReg$8961 (\uart1.s_readStateReg):

  Number of input signals:    3
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \s_resetCountReg [4]
    1: \uart1.s_writeDataOutValue
    2: \camIf.busyIn

  Output signals:
    0: $flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:204$2144_Y
    1: $flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:39$2019_Y
    2: $flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:38$2010_Y

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--0   ->     0 3'100
      1:     0 3'-01   ->     0 3'100
      2:     0 3'-11   ->     2 3'100
      3:     1 3'---   ->     0 3'001
      4:     2 3'--0   ->     0 3'010
      5:     2 3'0-1   ->     1 3'010
      6:     2 3'1-1   ->     2 3'010

-------------------------------------

67.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\arbiter.s_stateReg$8800' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\camIf.s_stateMachineReg$8811' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\cpu1.decode.exeForwardCntrlA$8819' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\cpu1.decode.exeForwardCntrlB$8824' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\cpu1.fetch.s_busStateReg$8829' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\cpu1.fetch.s_stateReg$8837' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\cpu1.loadStore.s_busStateReg$8844' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\cpu1.loadStore.s_stateReg$8854' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\flash.quad.s_stateReg$8860' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\hdmi.generator.s_horizontalState$8871' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\hdmi.generator.s_verticalState$8877' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\hdmi.graphics.s_dmaState$8883' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\ramDma.s_dmaCurrentStateReg$8896' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\sdram.s_sdramCurrentState$8907' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\start.s_stateMachineReg$8941' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\uart1.RXC.s_stateMachineReg$8948' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\uart1.TXC.s_stateMachineReg$8955' from module `\or1420SingleCore'.
Mapping FSM `$fsm$\uart1.s_readStateReg$8961' from module `\or1420SingleCore'.

67.14. Executing OPT pass (performing simple optimizations).

67.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~62 debug messages>

67.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~345 debug messages>
Removed a total of 115 cells.

67.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 4/10 on $pmux $flatten\flash.\quad.$procmux$7077.
Removed 1 multiplexer ports.
<suppressed ~824 debug messages>

67.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$8589 ($adff) from module or1420SingleCore (D = $add$../verilog/or1420SingleCore.v:81$234_Y [3:0], Q = \s_resetCountReg [3:0]).
Adding SRST signal on $flatten\uart1.\bdg.$procdff$8329 ($dff) from module or1420SingleCore (D = $flatten\uart1.\bdg.$ternary$../../../modules/uart/verilog/baudGenerator.v:12$3142_Y, Q = \uart1.bdg.s_baudDivReg, rval = 3'111).
Adding EN signal on $auto$ff.cc:266:slice$10197 ($sdff) from module or1420SingleCore (D = $flatten\uart1.\bdg.$sub$../../../modules/uart/verilog/baudGenerator.v:12$3141_Y, Q = \uart1.bdg.s_baudDivReg).
Adding SRST signal on $flatten\uart1.\TXF.$procdff$8333 ($dff) from module or1420SingleCore (D = $flatten\uart1.\TXF.$ternary$../../../modules/uart/verilog/uartTxFifo.v:19$3121_Y, Q = \uart1.TXF.s_fifoEmptyReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10199 ($sdff) from module or1420SingleCore (D = 1'0, Q = \uart1.TXF.s_fifoEmptyReg).
Adding SRST signal on $flatten\uart1.\TXF.$procdff$8332 ($dff) from module or1420SingleCore (D = $flatten\uart1.\TXF.$ternary$../../../modules/uart/verilog/uartTxFifo.v:17$3109_Y, Q = \uart1.TXF.s_fifoFullReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10201 ($sdff) from module or1420SingleCore (D = 1'1, Q = \uart1.TXF.s_fifoFullReg).
Adding SRST signal on $flatten\uart1.\TXF.$procdff$8331 ($dff) from module or1420SingleCore (D = $flatten\uart1.\TXF.$ternary$../../../modules/uart/verilog/uartTxFifo.v:29$3130_Y, Q = \uart1.TXF.s_readAddressReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10203 ($sdff) from module or1420SingleCore (D = \uart1.TXF.s_readAddressNext, Q = \uart1.TXF.s_readAddressReg).
Adding SRST signal on $flatten\uart1.\TXF.$procdff$8330 ($dff) from module or1420SingleCore (D = $flatten\uart1.\TXF.$ternary$../../../modules/uart/verilog/uartTxFifo.v:28$3126_Y, Q = \uart1.TXF.s_writeAddressReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10205 ($sdff) from module or1420SingleCore (D = \uart1.TXF.s_writeAddressNext, Q = \uart1.TXF.s_writeAddressReg).
Adding SRST signal on $flatten\uart1.\TXC.$procdff$8339 ($dff) from module or1420SingleCore (D = $flatten\uart1.\TXC.$xor$../../../modules/uart/verilog/uartTx.v:45$3022_Y, Q = \uart1.TXC.s_bitDoneReg, rval = 1'0).
Adding SRST signal on $flatten\uart1.\TXC.$procdff$8338 ($dff) from module or1420SingleCore (D = $flatten\uart1.\TXC.$ternary$../../../modules/uart/verilog/uartTx.v:50$3033_Y, Q = \uart1.TXC.s_shiftReg, rval = 10'1111111111).
Adding EN signal on $auto$ff.cc:266:slice$10208 ($sdff) from module or1420SingleCore (D = $flatten\uart1.\TXC.$ternary$../../../modules/uart/verilog/uartTx.v:50$3033_Y, Q = \uart1.TXC.s_shiftReg).
Adding SRST signal on $flatten\uart1.\TXC.$procdff$8337 ($dff) from module or1420SingleCore (D = $flatten\uart1.\TXC.$and$../../../modules/uart/verilog/uartTx.v:68$3050_Y, Q = \uart1.TXC.uartTxLine, rval = 1'1).
Adding SRST signal on $flatten\uart1.\TXC.$procdff$8335 ($dff) from module or1420SingleCore (D = $flatten\uart1.\TXC.$ternary$../../../modules/uart/verilog/uartTx.v:74$3061_Y, Q = \uart1.TXC.s_halfBitCountReg, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10213 ($sdff) from module or1420SingleCore (D = $flatten\uart1.\TXC.$ternary$../../../modules/uart/verilog/uartTx.v:74$3061_Y, Q = \uart1.TXC.s_halfBitCountReg).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8348 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:32$2376_Y, Q = \uart1.RXF.s_nrOfEntriesReg, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10217 ($sdff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:32$2376_Y, Q = \uart1.RXF.s_nrOfEntriesReg).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8347 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:31$2364_Y, Q = \uart1.RXF.s_fifoEmptyReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10221 ($sdff) from module or1420SingleCore (D = 1'0, Q = \uart1.RXF.s_fifoEmptyReg).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8346 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:29$2352_Y, Q = \uart1.RXF.s_fifoFullReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10223 ($sdff) from module or1420SingleCore (D = 1'1, Q = \uart1.RXF.s_fifoFullReg).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8345 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:47$2388_Y, Q = \uart1.RXF.s_readAddressReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10225 ($sdff) from module or1420SingleCore (D = \uart1.RXF.s_readAddressNext, Q = \uart1.RXF.s_readAddressReg).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8344 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:46$2384_Y, Q = \uart1.RXF.s_writeAddressReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10227 ($sdff) from module or1420SingleCore (D = \uart1.RXF.s_writeAddressNext, Q = \uart1.RXF.s_writeAddressReg).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2426_Y, Q = \uart1.RXF.s_parityErrorReg [0], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2464_Y, Q = \uart1.RXF.s_parityErrorReg [1], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2502_Y, Q = \uart1.RXF.s_parityErrorReg [2], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2540_Y, Q = \uart1.RXF.s_parityErrorReg [3], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2578_Y, Q = \uart1.RXF.s_parityErrorReg [4], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2616_Y, Q = \uart1.RXF.s_parityErrorReg [5], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2654_Y, Q = \uart1.RXF.s_parityErrorReg [6], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2692_Y, Q = \uart1.RXF.s_parityErrorReg [7], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2730_Y, Q = \uart1.RXF.s_parityErrorReg [8], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2768_Y, Q = \uart1.RXF.s_parityErrorReg [9], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2806_Y, Q = \uart1.RXF.s_parityErrorReg [10], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2844_Y, Q = \uart1.RXF.s_parityErrorReg [11], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2882_Y, Q = \uart1.RXF.s_parityErrorReg [12], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2920_Y, Q = \uart1.RXF.s_parityErrorReg [13], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2958_Y, Q = \uart1.RXF.s_parityErrorReg [14], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8343 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:67$2996_Y, Q = \uart1.RXF.s_parityErrorReg [15], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10244 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [15]).
Adding EN signal on $auto$ff.cc:266:slice$10243 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [14]).
Adding EN signal on $auto$ff.cc:266:slice$10242 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [13]).
Adding EN signal on $auto$ff.cc:266:slice$10241 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [12]).
Adding EN signal on $auto$ff.cc:266:slice$10240 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [11]).
Adding EN signal on $auto$ff.cc:266:slice$10239 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [10]).
Adding EN signal on $auto$ff.cc:266:slice$10238 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [9]).
Adding EN signal on $auto$ff.cc:266:slice$10237 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [8]).
Adding EN signal on $auto$ff.cc:266:slice$10236 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [7]).
Adding EN signal on $auto$ff.cc:266:slice$10235 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [6]).
Adding EN signal on $auto$ff.cc:266:slice$10234 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [5]).
Adding EN signal on $auto$ff.cc:266:slice$10233 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [4]).
Adding EN signal on $auto$ff.cc:266:slice$10232 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [3]).
Adding EN signal on $auto$ff.cc:266:slice$10231 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [2]).
Adding EN signal on $auto$ff.cc:266:slice$10230 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [1]).
Adding EN signal on $auto$ff.cc:266:slice$10229 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityErrorReg, Q = \uart1.RXF.s_parityErrorReg [0]).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2432_Y, Q = \uart1.RXF.s_breakReg [0], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2470_Y, Q = \uart1.RXF.s_breakReg [1], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2508_Y, Q = \uart1.RXF.s_breakReg [2], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2546_Y, Q = \uart1.RXF.s_breakReg [3], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2584_Y, Q = \uart1.RXF.s_breakReg [4], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2622_Y, Q = \uart1.RXF.s_breakReg [5], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2660_Y, Q = \uart1.RXF.s_breakReg [6], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2698_Y, Q = \uart1.RXF.s_breakReg [7], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2736_Y, Q = \uart1.RXF.s_breakReg [8], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2774_Y, Q = \uart1.RXF.s_breakReg [9], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2812_Y, Q = \uart1.RXF.s_breakReg [10], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2850_Y, Q = \uart1.RXF.s_breakReg [11], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2888_Y, Q = \uart1.RXF.s_breakReg [12], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2926_Y, Q = \uart1.RXF.s_breakReg [13], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$2964_Y, Q = \uart1.RXF.s_breakReg [14], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8342 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:68$3002_Y, Q = \uart1.RXF.s_breakReg [15], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10276 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [15]).
Adding EN signal on $auto$ff.cc:266:slice$10275 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [14]).
Adding EN signal on $auto$ff.cc:266:slice$10274 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [13]).
Adding EN signal on $auto$ff.cc:266:slice$10273 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [12]).
Adding EN signal on $auto$ff.cc:266:slice$10272 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [11]).
Adding EN signal on $auto$ff.cc:266:slice$10271 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [10]).
Adding EN signal on $auto$ff.cc:266:slice$10270 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [9]).
Adding EN signal on $auto$ff.cc:266:slice$10269 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [8]).
Adding EN signal on $auto$ff.cc:266:slice$10268 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [7]).
Adding EN signal on $auto$ff.cc:266:slice$10267 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [6]).
Adding EN signal on $auto$ff.cc:266:slice$10266 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [5]).
Adding EN signal on $auto$ff.cc:266:slice$10265 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [4]).
Adding EN signal on $auto$ff.cc:266:slice$10264 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [3]).
Adding EN signal on $auto$ff.cc:266:slice$10263 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [2]).
Adding EN signal on $auto$ff.cc:266:slice$10262 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [1]).
Adding EN signal on $auto$ff.cc:266:slice$10261 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_breakReg, Q = \uart1.RXF.s_breakReg [0]).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2420_Y, Q = \uart1.RXF.s_frameErrorReg [0], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2458_Y, Q = \uart1.RXF.s_frameErrorReg [1], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2496_Y, Q = \uart1.RXF.s_frameErrorReg [2], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2534_Y, Q = \uart1.RXF.s_frameErrorReg [3], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2572_Y, Q = \uart1.RXF.s_frameErrorReg [4], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2610_Y, Q = \uart1.RXF.s_frameErrorReg [5], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2648_Y, Q = \uart1.RXF.s_frameErrorReg [6], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2686_Y, Q = \uart1.RXF.s_frameErrorReg [7], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2724_Y, Q = \uart1.RXF.s_frameErrorReg [8], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2762_Y, Q = \uart1.RXF.s_frameErrorReg [9], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2800_Y, Q = \uart1.RXF.s_frameErrorReg [10], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2838_Y, Q = \uart1.RXF.s_frameErrorReg [11], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2876_Y, Q = \uart1.RXF.s_frameErrorReg [12], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2914_Y, Q = \uart1.RXF.s_frameErrorReg [13], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2952_Y, Q = \uart1.RXF.s_frameErrorReg [14], rval = 1'0).
Adding SRST signal on $flatten\uart1.\RXF.$procdff$8341 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXF.$ternary$../../../modules/uart/verilog/uartRxFifo.v:66$2990_Y, Q = \uart1.RXF.s_frameErrorReg [15], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10308 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [15]).
Adding EN signal on $auto$ff.cc:266:slice$10307 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [14]).
Adding EN signal on $auto$ff.cc:266:slice$10306 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [13]).
Adding EN signal on $auto$ff.cc:266:slice$10305 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [12]).
Adding EN signal on $auto$ff.cc:266:slice$10304 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [11]).
Adding EN signal on $auto$ff.cc:266:slice$10303 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [10]).
Adding EN signal on $auto$ff.cc:266:slice$10302 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [9]).
Adding EN signal on $auto$ff.cc:266:slice$10301 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [8]).
Adding EN signal on $auto$ff.cc:266:slice$10300 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [7]).
Adding EN signal on $auto$ff.cc:266:slice$10299 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [6]).
Adding EN signal on $auto$ff.cc:266:slice$10298 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [5]).
Adding EN signal on $auto$ff.cc:266:slice$10297 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [4]).
Adding EN signal on $auto$ff.cc:266:slice$10296 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [3]).
Adding EN signal on $auto$ff.cc:266:slice$10295 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [2]).
Adding EN signal on $auto$ff.cc:266:slice$10294 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [1]).
Adding EN signal on $auto$ff.cc:266:slice$10293 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_frameErrorReg, Q = \uart1.RXF.s_frameErrorReg [0]).
Adding SRST signal on $flatten\uart1.\RXC.$procdff$8362 ($dff) from module or1420SingleCore (D = \uart1.RXC.s_filteredRxReg, Q = \uart1.RXC.s_filteredRxDelayReg, rval = 1'1).
Adding SRST signal on $flatten\uart1.\RXC.$procdff$8361 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$ternary$../../../modules/uart/verilog/uartRx.v:31$2239_Y, Q = \uart1.RXC.s_filteredRxReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10326 ($sdff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$ternary$../../../modules/uart/verilog/uartRx.v:32$2238_Y, Q = \uart1.RXC.s_filteredRxReg).
Adding SRST signal on $flatten\uart1.\RXC.$procdff$8360 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$ternary$../../../modules/uart/verilog/uartRx.v:29$2229_Y, Q = \uart1.RXC.s_rxPipeReg, rval = 3'111).
Adding EN signal on $auto$ff.cc:266:slice$10332 ($sdff) from module or1420SingleCore (D = { \uart1.RXC.s_rxPipeReg [1:0] \uart1.RXC.uartRxLine }, Q = \uart1.RXC.s_rxPipeReg).
Adding SRST signal on $flatten\uart1.\RXC.$procdff$8359 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$ternary$../../../modules/uart/verilog/uartRx.v:51$2264_Y, Q = \uart1.RXC.s_shiftReg, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10334 ($sdff) from module or1420SingleCore (D = { \uart1.RXC.s_filteredRxReg \uart1.RXC.s_shiftReg [10:1] }, Q = \uart1.RXC.s_shiftReg).
Adding SRST signal on $flatten\uart1.\RXC.$procdff$8358 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$ternary$../../../modules/uart/verilog/uartRx.v:43$2259_Y, Q = \uart1.RXC.s_bitCounterReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10336 ($sdff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$ternary$../../../modules/uart/verilog/uartRx.v:43$2259_Y, Q = \uart1.RXC.s_bitCounterReg).
Adding SRST signal on $flatten\uart1.\RXC.$procdff$8357 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$ternary$../../../modules/uart/verilog/uartRx.v:40$2248_Y, Q = \uart1.RXC.s_baudCounterReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10340 ($sdff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$add$../../../modules/uart/verilog/uartRx.v:40$2247_Y, Q = \uart1.RXC.s_baudCounterReg).
Adding SRST signal on $flatten\uart1.\RXC.$procdff$8354 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$ternary$../../../modules/uart/verilog/uartRx.v:145$2314_Y, Q = \uart1.RXC.s_parityErrorReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10342 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_parityError, Q = \uart1.RXC.s_parityErrorReg).
Adding SRST signal on $flatten\uart1.\RXC.$procdff$8353 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$ternary$../../../modules/uart/verilog/uartRx.v:144$2310_Y, Q = \uart1.RXC.s_overrunReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10344 ($sdff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$and$../../../modules/uart/verilog/uartRx.v:144$2309_Y, Q = \uart1.RXC.s_overrunReg).
Adding SRST signal on $flatten\uart1.\RXC.$procdff$8352 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$ternary$../../../modules/uart/verilog/uartRx.v:143$2304_Y, Q = \uart1.RXC.s_breakReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10346 ($sdff) from module or1420SingleCore (D = \uart1.RXC.s_isBreak, Q = \uart1.RXC.s_breakReg).
Adding SRST signal on $flatten\uart1.\RXC.$procdff$8351 ($dff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$ternary$../../../modules/uart/verilog/uartRx.v:142$2300_Y, Q = \uart1.RXC.s_frameErrorReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10348 ($sdff) from module or1420SingleCore (D = $flatten\uart1.\RXC.$or$../../../modules/uart/verilog/uartRx.v:142$2299_Y, Q = \uart1.RXC.s_frameErrorReg).
Adding EN signal on $flatten\uart1.\RXC.$procdff$8349 ($dff) from module or1420SingleCore (D = \uart1.RXC.s_dataBits, Q = \uart1.RXC.s_dataOutReg).
Adding SRST signal on $flatten\uart1.$procdff$8387 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:52$2051_Y, Q = \uart1.s_dataInReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10351 ($sdff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn, Q = \uart1.s_dataInReg).
Adding SRST signal on $flatten\uart1.$procdff$8386 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:48$2035_Y, Q = \uart1.s_readNWriteReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10353 ($sdff) from module or1420SingleCore (D = \flash.readNotWriteIn, Q = \uart1.s_readNWriteReg).
Adding SRST signal on $flatten\uart1.$procdff$8385 ($dff) from module or1420SingleCore (D = \arbiter.beginTransactionIn, Q = \uart1.s_startTransactionReg, rval = 1'0).
Adding SRST signal on $flatten\uart1.$procdff$8383 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:54$2062_Y, Q = \uart1.s_dataOutReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10356 ($sdff) from module or1420SingleCore (D = \uart1.s_readValue, Q = \uart1.s_dataOutReg).
Adding SRST signal on $flatten\uart1.$procdff$8382 ($dff) from module or1420SingleCore (D = $flatten\uart1.$and$../../../modules/uart/verilog/uartBus.v:53$2058_Y, Q = \uart1.s_dataInValidReg, rval = 1'0).
Adding SRST signal on $flatten\uart1.$procdff$8381 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:55$2066_Y, Q = \uart1.s_dataOutValidReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10359 ($sdff) from module or1420SingleCore (D = 1'1, Q = \uart1.s_dataOutValidReg).
Adding SRST signal on $flatten\uart1.$procdff$8380 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:51$2047_Y, Q = \uart1.s_busAddressReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10361 ($sdff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn, Q = \uart1.s_busAddressReg).
Adding SRST signal on $flatten\uart1.$procdff$8379 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:49$2039_Y, Q = \uart1.s_byteEnablesReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10363 ($sdff) from module or1420SingleCore (D = \flash.byteEnablesIn, Q = \uart1.s_byteEnablesReg).
Adding SRST signal on $flatten\uart1.$procdff$8378 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:50$2043_Y, Q = \uart1.s_burstSizeReg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10365 ($sdff) from module or1420SingleCore (D = \flash.burstSizeIn, Q = \uart1.s_burstSizeReg).
Adding SRST signal on $flatten\uart1.$procdff$8377 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:47$2031_Y, Q = \uart1.s_transactionActiveReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10367 ($sdff) from module or1420SingleCore (D = 1'1, Q = \uart1.s_transactionActiveReg).
Adding SRST signal on $flatten\uart1.$procdff$8376 ($dff) from module or1420SingleCore (D = \uart1.s_isBusError, Q = \uart1.busErrorOut, rval = 1'0).
Adding SRST signal on $flatten\uart1.$procdff$8375 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:57$2072_Y, Q = \uart1.endTransactionOut, rval = 1'0).
Adding SRST signal on $flatten\uart1.$procdff$8374 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:105$2118_Y, Q = \uart1.s_fifoControlReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10371 ($sdff) from module or1420SingleCore (D = \uart1.TXF.fifoMem.writeData [7:6], Q = \uart1.s_fifoControlReg).
Adding SRST signal on $flatten\uart1.$procdff$8373 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:104$2114_Y, Q = \uart1.s_modemControlReg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10373 ($sdff) from module or1420SingleCore (D = { 3'000 \uart1.TXF.fifoMem.writeData [4] 4'0000 }, Q = \uart1.s_modemControlReg).
Adding SRST signal on $flatten\uart1.$procdff$8372 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:103$2110_Y, Q = \uart1.s_scratchReg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10375 ($sdff) from module or1420SingleCore (D = \uart1.TXF.fifoMem.writeData, Q = \uart1.s_scratchReg).
Adding SRST signal on $flatten\uart1.$procdff$8371 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:102$2106_Y, Q = \uart1.s_interruptEnableReg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10377 ($sdff) from module or1420SingleCore (D = { 5'00000 \uart1.TXF.fifoMem.writeData [2:0] }, Q = \uart1.s_interruptEnableReg).
Adding SRST signal on $flatten\uart1.$procdff$8370 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:101$2100_Y, Q = \uart1.s_lineControlReg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10379 ($sdff) from module or1420SingleCore (D = \uart1.TXF.fifoMem.writeData, Q = \uart1.s_lineControlReg).
Adding SRST signal on $flatten\uart1.$procdff$8369 ($dff) from module or1420SingleCore (D = { $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:100$2096_Y $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:99$2090_Y }, Q = \uart1.s_divisorReg, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10381 ($sdff) from module or1420SingleCore (D = \uart1.TXF.fifoMem.writeData, Q = \uart1.s_divisorReg [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$10381 ($sdff) from module or1420SingleCore (D = \uart1.TXF.fifoMem.writeData, Q = \uart1.s_divisorReg [7:0]).
Adding SRST signal on $flatten\uart1.$procdff$8368 ($dff) from module or1420SingleCore (D = $flatten\uart1.$or$../../../modules/uart/verilog/uartBus.v:167$2142_Y, Q = \uart1.s_lineStatus1Reg, rval = 1'0).
Adding SRST signal on $flatten\uart1.$procdff$8367 ($dff) from module or1420SingleCore (D = \uart1.s_lineStatusReg [0], Q = \uart1.s_rxFifoReReg, rval = 1'0).
Adding SRST signal on $flatten\uart1.$procdff$8366 ($dff) from module or1420SingleCore (D = { \uart1.s_txEmptyEdgeReg [0] \uart1.s_lineStatusReg [6] }, Q = \uart1.s_txEmptyEdgeReg, rval = 2'00).
Adding SRST signal on $flatten\uart1.$procdff$8365 ($dff) from module or1420SingleCore (D = $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:206$2160_Y, Q = \uart1.s_txEmptyIrq, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10387 ($sdff) from module or1420SingleCore (D = 1'1, Q = \uart1.s_txEmptyIrq).
Adding SRST signal on $flatten\uart1.$procdff$8364 ($dff) from module or1420SingleCore (D = $flatten\uart1.$and$../../../modules/uart/verilog/uartBus.v:218$2180_Y, Q = \uart1.s_rxAvailableIrq, rval = 1'0).
Adding SRST signal on $flatten\uart1.$procdff$8363 ($dff) from module or1420SingleCore (D = $flatten\uart1.$and$../../../modules/uart/verilog/uartBus.v:217$2177_Y, Q = \uart1.s_lineStatusIrq, rval = 1'0).
Adding SRST signal on $flatten\start.$procdff$8577 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:153$3664_Y, Q = \start.busErrorOut, rval = 1'0).
Adding SRST signal on $flatten\start.$procdff$8574 ($dff) from module or1420SingleCore (D = \start.rom.romData, Q = \start.addressDataOut, rval = 0).
Adding EN signal on $flatten\start.$procdff$8572 ($dff) from module or1420SingleCore (D = \start.s_RomAddressNext, Q = \start.s_RomAddressReg).
Adding EN signal on $flatten\start.$procdff$8571 ($dff) from module or1420SingleCore (D = \flash.readNotWriteIn, Q = \start.s_readNotWriteReg).
Adding SRST signal on $flatten\start.$procdff$8570 ($dff) from module or1420SingleCore (D = \start.s_burstCountNext, Q = \start.s_burstCountReg, rval = 9'111111111).
Adding EN signal on $auto$ff.cc:266:slice$10397 ($sdff) from module or1420SingleCore (D = \start.s_burstCountNext, Q = \start.s_burstCountReg).
Adding EN signal on $flatten\start.$procdff$8569 ($dff) from module or1420SingleCore (D = \flash.burstSizeIn, Q = \start.s_burstSizeReg).
Adding SRST signal on $flatten\start.$procdff$8568 ($dff) from module or1420SingleCore (D = $flatten\start.$ternary$../../../modules/bios/verilog/bios.v:65$609_Y, Q = \start.s_transactionActiveReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10402 ($sdff) from module or1420SingleCore (D = 1'1, Q = \start.s_transactionActiveReg).
Adding EN signal on $flatten\start.$procdff$8566 ($dff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn, Q = \start.s_addressReg).
Adding EN signal on $flatten\sevenSegDipSwitch.$procdff$8475 ($dff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn [31:2], Q = \sevenSegDipSwitch.s_addressDataInReg).
Adding EN signal on $flatten\sevenSegDipSwitch.$procdff$8473 ($dff) from module or1420SingleCore (D = \flash.byteEnablesIn, Q = \sevenSegDipSwitch.s_byteEnablesReg).
Adding EN signal on $flatten\sevenSegDipSwitch.$procdff$8472 ($dff) from module or1420SingleCore (D = \flash.readNotWriteIn, Q = \sevenSegDipSwitch.s_readNotWriteReg).
Adding EN signal on $flatten\sevenSegDipSwitch.$procdff$8471 ($dff) from module or1420SingleCore (D = \flash.burstSizeIn, Q = \sevenSegDipSwitch.s_burstSizeReg).
Adding SRST signal on $flatten\sevenSegDipSwitch.$procdff$8470 ($dff) from module or1420SingleCore (D = $flatten\sevenSegDipSwitch.$ternary$../../../modules/gpio/verilog/gpio.v:38$1242_Y, Q = \sevenSegDipSwitch.s_transactionActiveReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10409 ($sdff) from module or1420SingleCore (D = 1'1, Q = \sevenSegDipSwitch.s_transactionActiveReg).
Adding SRST signal on $flatten\sevenSegDipSwitch.$procdff$8469 ($dff) from module or1420SingleCore (D = $flatten\sevenSegDipSwitch.$ternary$../../../modules/gpio/verilog/gpio.v:68$1270_Y, Q = \sevenSegDipSwitch.s_externalOutputsReg, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10411 ($sdff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn [23:0], Q = \sevenSegDipSwitch.s_externalOutputsReg).
Adding SRST signal on $flatten\sevenSegDipSwitch.$procdff$8468 ($dff) from module or1420SingleCore (D = $flatten\sevenSegDipSwitch.$ternary$../../../modules/gpio/verilog/gpio.v:88$1279_Y, Q = \sevenSegDipSwitch.s_dataValidOutReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10413 ($sdff) from module or1420SingleCore (D = $flatten\sevenSegDipSwitch.$ternary$../../../modules/gpio/verilog/gpio.v:88$1279_Y, Q = \sevenSegDipSwitch.s_dataValidOutReg).
Adding SRST signal on $flatten\sevenSegDipSwitch.$procdff$8466 ($dff) from module or1420SingleCore (D = $flatten\sevenSegDipSwitch.$ternary$../../../modules/gpio/verilog/gpio.v:92$1286_Y [31:8], Q = \sevenSegDipSwitch.s_addressDataOutReg [31:8], rval = 24'000000000000000000000000).
Adding SRST signal on $flatten\sevenSegDipSwitch.$procdff$8466 ($dff) from module or1420SingleCore (D = $flatten\sevenSegDipSwitch.$ternary$../../../modules/gpio/verilog/gpio.v:91$1287_Y [7:0], Q = \sevenSegDipSwitch.s_addressDataOutReg [7:0], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10420 ($sdff) from module or1420SingleCore (D = $flatten\sevenSegDipSwitch.$ternary$../../../modules/gpio/verilog/gpio.v:91$1287_Y [7:0], Q = \sevenSegDipSwitch.s_addressDataOutReg [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$10417 ($sdff) from module or1420SingleCore (D = 24'000000000000000000000000, Q = \sevenSegDipSwitch.s_addressDataOutReg [31:8]).
Adding SRST signal on $flatten\sdram.\buffer.$procdff$8326 ($dff) from module or1420SingleCore (D = $flatten\sdram.\buffer.$ternary$../../../modules/sdram/verilog/sdramFifo.v:25$3172_Y, Q = \sdram.buffer.s_readEmptyReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10425 ($sdff) from module or1420SingleCore (D = 1'0, Q = \sdram.buffer.s_readEmptyReg).
Adding SRST signal on $flatten\sdram.\buffer.$procdff$8325 ($dff) from module or1420SingleCore (D = $flatten\sdram.\buffer.$ternary$../../../modules/sdram/verilog/sdramFifo.v:27$3186_Y, Q = \sdram.buffer.s_readFullReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10427 ($sdff) from module or1420SingleCore (D = 1'1, Q = \sdram.buffer.s_readFullReg).
Adding SRST signal on $flatten\sdram.\buffer.$procdff$8324 ($dff) from module or1420SingleCore (D = $flatten\sdram.\buffer.$ternary$../../../modules/sdram/verilog/sdramFifo.v:29$3199_Y, Q = \sdram.buffer.s_readPopAddressReg, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:266:slice$10429 ($sdff) from module or1420SingleCore (D = \sdram.buffer.s_readPopAddressNext, Q = \sdram.buffer.s_readPopAddressReg).
Adding SRST signal on $flatten\sdram.\buffer.$procdff$8323 ($dff) from module or1420SingleCore (D = $flatten\sdram.\buffer.$ternary$../../../modules/sdram/verilog/sdramFifo.v:28$3192_Y, Q = \sdram.buffer.s_readPushAddressReg, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:266:slice$10431 ($sdff) from module or1420SingleCore (D = \sdram.buffer.s_readPushAddressNext, Q = \sdram.buffer.s_readPushAddressReg).
Adding SRST signal on $flatten\sdram.$procdff$8430 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:94$1629_Y, Q = \sdram.s_initBusyReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10433 ($sdff) from module or1420SingleCore (D = 1'0, Q = \sdram.s_initBusyReg).
Adding SRST signal on $flatten\sdram.$procdff$8429 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:81$1624_Y, Q = \sdram.s_writeCountReg, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$10435 ($sdff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:81$1624_Y, Q = \sdram.s_writeCountReg).
Adding SRST signal on $flatten\sdram.$procdff$8428 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:111$1681_Y, Q = \sdram.s_dataOutReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10439 ($sdff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:111$1680_Y, Q = \sdram.s_dataOutReg).
Adding EN signal on $flatten\sdram.$procdff$8427 ($dff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn, Q = \sdram.s_busDataReg).
Adding SRST signal on $flatten\sdram.$procdff$8426 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:113$1695_Y, Q = \sdram.s_readPendingReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10442 ($sdff) from module or1420SingleCore (D = 1'1, Q = \sdram.s_readPendingReg).
Adding SRST signal on $flatten\sdram.$procdff$8425 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:95$1635_Y, Q = \sdram.s_endTransactionPendingReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10444 ($sdff) from module or1420SingleCore (D = 1'1, Q = \sdram.s_endTransactionPendingReg).
Adding SRST signal on $flatten\sdram.$procdff$8423 ($dff) from module or1420SingleCore (D = \cpu1.fetch.dataValidIn, Q = \sdram.s_dataInValidReg, rval = 1'0).
Adding SRST signal on $flatten\sdram.$procdff$8422 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:110$1675_Y, Q = \sdram.s_dataOutValidReg [1], rval = 1'0).
Adding EN signal on $flatten\sdram.$procdff$8422 ($dff) from module or1420SingleCore (D = \sdram.buffer.readPop, Q = \sdram.s_dataOutValidReg [0]).
Adding EN signal on $auto$ff.cc:266:slice$10447 ($sdff) from module or1420SingleCore (D = \sdram.s_dataOutValidReg [0], Q = \sdram.s_dataOutValidReg [1]).
Adding EN signal on $flatten\sdram.$procdff$8421 ($dff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn, Q = \sdram.s_busAddressReg).
Adding EN signal on $flatten\sdram.$procdff$8419 ($dff) from module or1420SingleCore (D = \flash.byteEnablesIn, Q = \sdram.s_byteEnablesReg).
Adding EN signal on $flatten\sdram.$procdff$8418 ($dff) from module or1420SingleCore (D = \flash.readNotWriteIn, Q = \sdram.s_readNotWriteReg).
Adding EN signal on $flatten\sdram.$procdff$8417 ($dff) from module or1420SingleCore (D = \flash.burstSizeIn, Q = \sdram.s_burstSizeReg).
Adding SRST signal on $flatten\sdram.$procdff$8416 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:99$1644_Y, Q = \sdram.s_transactionActiveReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10455 ($sdff) from module or1420SingleCore (D = 1'1, Q = \sdram.s_transactionActiveReg).
Adding SRST signal on $flatten\sdram.$procdff$8414 ($dff) from module or1420SingleCore (D = \sdram.buffer.s_readFullReg, Q = \sdram.busErrorOut, rval = 1'0).
Adding SRST signal on $flatten\sdram.$procdff$8413 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:144$1722_Y, Q = \sdram.s_distanceDelayCounterReg, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$10458 ($sdff) from module or1420SingleCore (D = $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:144$1721_Y, Q = \sdram.s_distanceDelayCounterReg).
Adding SRST signal on $flatten\sdram.$procdff$8412 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:152$1742_Y, Q = \sdram.s_delayedWriteDoneReg [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10464 ($sdff) from module or1420SingleCore (D = 1'1, Q = \sdram.s_delayedWriteDoneReg [0]).
Adding SRST signal on $flatten\sdram.$procdff$8411 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:149$1732_Y, Q = \sdram.s_writeDoneReg, rval = 1'0).
Adding EN signal on $flatten\sdram.$procdff$8410 ($dff) from module or1420SingleCore (D = \sdram.s_rowAddressNext, Q = \sdram.s_rowAddressReg).
Adding SRST signal on $flatten\sdram.$procdff$8409 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:165$1757_Y [0], Q = \sdram.s_columnAddressReg [0], rval = 1'0).
Adding EN signal on $flatten\sdram.$procdff$8409 ($dff) from module or1420SingleCore (D = \sdram.s_columnAddressNext [8:1], Q = \sdram.s_columnAddressReg [8:1]).
Adding EN signal on $auto$ff.cc:266:slice$10471 ($sdff) from module or1420SingleCore (D = $flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:165$1756_Y [0], Q = \sdram.s_columnAddressReg [0]).
Adding SRST signal on $flatten\sdram.$procdff$8408 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:194$1803_Y, Q = \sdram.s_refreshCounter, rval = 14'01011010010100).
Adding EN signal on $auto$ff.cc:266:slice$10477 ($sdff) from module or1420SingleCore (D = $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:194$1802_Y, Q = \sdram.s_refreshCounter).
Adding SRST signal on $flatten\sdram.$procdff$8407 ($dff) from module or1420SingleCore (D = { $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:190$1794_Y [12:10] $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:190$1794_Y [8] $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:190$1794_Y [2] $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:190$1794_Y [0] }, Q = { \sdram.s_counterValue [12:10] \sdram.s_counterValue [8] \sdram.s_counterValue [2] \sdram.s_counterValue [0] }, rval = 6'111100).
Adding SRST signal on $flatten\sdram.$procdff$8407 ($dff) from module or1420SingleCore (D = { $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:191$1793_Y [13] $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:191$1793_Y [9] $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:191$1793_Y [7:3] $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:191$1793_Y [1] }, Q = { \sdram.s_counterValue [13] \sdram.s_counterValue [9] \sdram.s_counterValue [7:3] \sdram.s_counterValue [1] }, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10480 ($sdff) from module or1420SingleCore (D = { $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:191$1792_Y [13] $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:191$1792_Y [9] $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:191$1792_Y [7:3] $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:191$1792_Y [1] }, Q = { \sdram.s_counterValue [13] \sdram.s_counterValue [9] \sdram.s_counterValue [7:3] \sdram.s_counterValue [1] }).
Adding EN signal on $auto$ff.cc:266:slice$10479 ($sdff) from module or1420SingleCore (D = { $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:190$1794_Y [12:10] $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:190$1794_Y [8] $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:190$1794_Y [2] $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:190$1794_Y [0] }, Q = { \sdram.s_counterValue [12:10] \sdram.s_counterValue [8] \sdram.s_counterValue [2] \sdram.s_counterValue [0] }).
Adding SRST signal on $flatten\sdram.$procdff$8405 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:255$1868_Y, Q = \sdram.s_shortCountReg, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:266:slice$10487 ($sdff) from module or1420SingleCore (D = \sdram.s_shortCountNext, Q = \sdram.s_shortCountReg).
Adding EN signal on $flatten\sdram.$procdff$8404 ($dff) from module or1420SingleCore (D = \sdram.s_sdramDataReg, Q = \sdram.s_wordHiReg).
Adding EN signal on $flatten\sdram.$procdff$8403 ($dff) from module or1420SingleCore (D = \sdram.s_sdramDataReg, Q = \sdram.s_wordLoReg).
Adding SRST signal on $flatten\sdram.$procdff$8402 ($dff) from module or1420SingleCore (D = $flatten\sdram.$and$../../../modules/sdram/verilog/sdram.v:404$1969_Y, Q = \sdram.s_readPush, rval = 1'0).
Adding SRST signal on $flatten\sdram.$procdff$8401 ($dff) from module or1420SingleCore (D = $flatten\sdram.$procmux$7813_Y, Q = \sdram.s_sdramAddrReg, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10496 ($sdff) from module or1420SingleCore (D = \sdram.s_address, Q = \sdram.s_sdramAddrReg).
Adding SRST signal on $flatten\sdram.$procdff$8400 ($dff) from module or1420SingleCore (D = $flatten\sdram.$procmux$7818_Y, Q = \sdram.s_sdramBaReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10498 ($sdff) from module or1420SingleCore (D = \sdram.s_bA, Q = \sdram.s_sdramBaReg).
Adding SRST signal on $flatten\sdram.$procdff$8399 ($dff) from module or1420SingleCore (D = $flatten\sdram.$procmux$7823_Y, Q = \sdram.s_sdramDqmNReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10500 ($sdff) from module or1420SingleCore (D = $flatten\sdram.$not$../../../modules/sdram/verilog/sdram.v:436$1999_Y, Q = \sdram.s_sdramDqmNReg).
Adding SRST signal on $flatten\sdram.$procdff$8398 ($dff) from module or1420SingleCore (D = $flatten\sdram.$procmux$7828_Y, Q = \sdram.s_sdramWeNReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10502 ($sdff) from module or1420SingleCore (D = \sdram.s_nWe, Q = \sdram.s_sdramWeNReg).
Adding SRST signal on $flatten\sdram.$procdff$8397 ($dff) from module or1420SingleCore (D = $flatten\sdram.$procmux$7833_Y, Q = \sdram.s_sdramCasNReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10504 ($sdff) from module or1420SingleCore (D = \sdram.s_nCas, Q = \sdram.s_sdramCasNReg).
Adding SRST signal on $flatten\sdram.$procdff$8396 ($dff) from module or1420SingleCore (D = $flatten\sdram.$procmux$7838_Y, Q = \sdram.s_sdramRasNReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10506 ($sdff) from module or1420SingleCore (D = \sdram.s_nRas, Q = \sdram.s_sdramRasNReg).
Adding SRST signal on $flatten\sdram.$procdff$8395 ($dff) from module or1420SingleCore (D = $flatten\sdram.$procmux$7843_Y, Q = \sdram.s_sdramCsNReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10508 ($sdff) from module or1420SingleCore (D = \sdram.s_nCs, Q = \sdram.s_sdramCsNReg).
Adding SRST signal on $flatten\sdram.$procdff$8393 ($dff) from module or1420SingleCore (D = $flatten\sdram.$procmux$7848_Y, Q = \sdram.s_sdramEnableDataOutReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10510 ($sdff) from module or1420SingleCore (D = \sdram.s_sdramDataOutValid, Q = \sdram.s_sdramEnableDataOutReg).
Adding SRST signal on $flatten\sdram.$procdff$8392 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:417$1994_Y, Q = \sdram.s_dataToRamReg, rval = 33'000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10512 ($sdff) from module or1420SingleCore (D = { 1'0 \sdram.s_busDataReg }, Q = \sdram.s_dataToRamReg).
Adding EN signal on $flatten\sdram.$procdff$8391 ($dff) from module or1420SingleCore (D = \sdram.s_sdramDataOut, Q = \sdram.s_sdramDataOutReg).
Adding EN signal on $flatten\sdram.$procdff$8390 ($dff) from module or1420SingleCore (D = { \sdram.genblk1[15].iopad.q \sdram.genblk1[14].iopad.q \sdram.genblk1[13].iopad.q \sdram.genblk1[12].iopad.q \sdram.genblk1[11].iopad.q \sdram.genblk1[10].iopad.q \sdram.genblk1[9].iopad.q \sdram.genblk1[8].iopad.q \sdram.genblk1[7].iopad.q \sdram.genblk1[6].iopad.q \sdram.genblk1[5].iopad.q \sdram.genblk1[4].iopad.q \sdram.genblk1[3].iopad.q \sdram.genblk1[2].iopad.q \sdram.genblk1[1].iopad.q \sdram.genblk1[0].iopad.q }, Q = \sdram.s_sdramDataReg).
Adding SRST signal on $flatten\sdram.$procdff$8389 ($dff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:416$1987_Y, Q = \sdram.s_sdramDataValidReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10518 ($sdff) from module or1420SingleCore (D = $flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:416$1987_Y, Q = \sdram.s_sdramDataValidReg).
Adding SRST signal on $flatten\sdram.$procdff$8388 ($dff) from module or1420SingleCore (D = $flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:412$1977_Y, Q = \sdram.s_sdramClkReg, rval = 1'1).
Adding SRST signal on $flatten\scan7segs.$procdff$8477 ($dff) from module or1420SingleCore (D = $flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:11$1218_Y [16:0], Q = \scan7segs.clockDivideReg, rval = 17'10010001000001001).
Adding SRST signal on $flatten\scan7segs.$procdff$8476 ($dff) from module or1420SingleCore (D = $flatten\scan7segs.$ternary$../../../modules/gpio/verilog/7segScanning.v:17$1230_Y [3:0], Q = \scan7segs.digitSelectReg, rval = 4'0010).
Adding EN signal on $auto$ff.cc:266:slice$10524 ($sdff) from module or1420SingleCore (D = $flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:17$1228_Y [3:0], Q = \scan7segs.digitSelectReg).
Adding SRST signal on $flatten\ramDma.$procdff$8463 ($dff) from module or1420SingleCore (D = $flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:61$1326_Y, Q = \ramDma.s_usedBurstSizeReg, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$10526 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [9:0], Q = \ramDma.s_usedBurstSizeReg).
Adding SRST signal on $flatten\ramDma.$procdff$8462 ($dff) from module or1420SingleCore (D = $flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:59$1320_Y, Q = \ramDma.s_blockSizeReg, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10528 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [11:0], Q = \ramDma.s_blockSizeReg).
Adding SRST signal on $flatten\ramDma.$procdff$8461 ($dff) from module or1420SingleCore (D = $flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:57$1314_Y, Q = \ramDma.s_memoryStartAddressReg, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$10530 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [10:0], Q = \ramDma.s_memoryStartAddressReg).
Adding SRST signal on $flatten\ramDma.$procdff$8460 ($dff) from module or1420SingleCore (D = $flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:55$1308_Y, Q = \ramDma.s_busStartAddressReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10532 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB, Q = \ramDma.s_busStartAddressReg).
Adding EN signal on $flatten\ramDma.$procdff$8456 ($dff) from module or1420SingleCore (D = \ramDma.s_requestDmaIn, Q = \ramDma.s_isReadBurstReg).
Adding SRST signal on $flatten\ramDma.$procdff$8455 ($dff) from module or1420SingleCore (D = $flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:150$1378_Y, Q = \ramDma.s_busErrorReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10535 ($sdff) from module or1420SingleCore (D = 1'1, Q = \ramDma.s_busErrorReg).
Adding EN signal on $flatten\ramDma.$procdff$8453 ($dff) from module or1420SingleCore (D = $flatten\ramDma.$0\s_blockSizeShadowReg[11:0], Q = \ramDma.s_blockSizeShadowReg).
Adding EN signal on $flatten\ramDma.$procdff$8452 ($dff) from module or1420SingleCore (D = $flatten\ramDma.$0\s_busStartAddressShadowReg[31:0], Q = \ramDma.s_busStartAddressShadowReg).
Adding EN signal on $flatten\ramDma.$procdff$8451 ($dff) from module or1420SingleCore (D = $flatten\ramDma.$0\s_ramCiAddressReg[10:0], Q = \ramDma.s_ramCiAddressReg).
Adding EN signal on $flatten\ramDma.$procdff$8450 ($dff) from module or1420SingleCore (D = \ramDma.s_doBusWrite, Q = \ramDma.s_dataOutValidReg).
Adding SRST signal on $flatten\ramDma.$procdff$8449 ($dff) from module or1420SingleCore (D = $flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:204$1446_Y [10], Q = \ramDma.s_wordsWrittenReg [10], rval = 1'0).
Adding EN signal on $flatten\ramDma.$procdff$8449 ($dff) from module or1420SingleCore (D = $flatten\ramDma.$0\s_wordsWrittenReg[10:0] [9:0], Q = \ramDma.s_wordsWrittenReg [9:0]).
Adding EN signal on $auto$ff.cc:266:slice$10547 ($sdff) from module or1420SingleCore (D = $flatten\ramDma.$sub$../../../modules/ramDmaCi/verilog/ramDmaCi.v:204$1445_Y [10], Q = \ramDma.s_wordsWrittenReg [10]).
Adding EN signal on $flatten\ramDma.$procdff$8448 ($dff) from module or1420SingleCore (D = $flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:201$1441_Y, Q = \ramDma.s_addressDataOutReg).
Adding SRST signal on $flatten\ramDma.$procdff$8446 ($dff) from module or1420SingleCore (D = \ramDma.s_usedBurstSize, Q = \ramDma.burstSizeOut, rval = 10'0000000000).
Adding SRST signal on $flatten\ramDma.$procdff$8445 ($dff) from module or1420SingleCore (D = \ramDma.s_isReadBurstReg, Q = \ramDma.readNotWriteOut, rval = 1'0).
Adding SRST signal on $flatten\profiler.\counter3.$procdff$8246 ($dff) from module or1420SingleCore (D = $flatten\profiler.\counter3.$ternary$../../../modules/profileCi/verilog/counter.v:10$3481_Y, Q = \profiler.counter3.counterValue, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10556 ($sdff) from module or1420SingleCore (D = $flatten\profiler.\counter3.$add$../../../modules/profileCi/verilog/counter.v:11$3478_Y, Q = \profiler.counter3.counterValue).
Adding SRST signal on $flatten\profiler.\counter2.$procdff$8246 ($dff) from module or1420SingleCore (D = $flatten\profiler.\counter2.$ternary$../../../modules/profileCi/verilog/counter.v:10$3481_Y, Q = \profiler.counter2.counterValue, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10558 ($sdff) from module or1420SingleCore (D = $flatten\profiler.\counter2.$add$../../../modules/profileCi/verilog/counter.v:11$3478_Y, Q = \profiler.counter2.counterValue).
Adding SRST signal on $flatten\profiler.\counter1.$procdff$8246 ($dff) from module or1420SingleCore (D = $flatten\profiler.\counter1.$ternary$../../../modules/profileCi/verilog/counter.v:10$3481_Y, Q = \profiler.counter1.counterValue, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10560 ($sdff) from module or1420SingleCore (D = $flatten\profiler.\counter1.$add$../../../modules/profileCi/verilog/counter.v:11$3478_Y, Q = \profiler.counter1.counterValue).
Adding SRST signal on $flatten\profiler.\counter0.$procdff$8246 ($dff) from module or1420SingleCore (D = $flatten\profiler.\counter0.$ternary$../../../modules/profileCi/verilog/counter.v:10$3481_Y, Q = \profiler.counter0.counterValue, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10562 ($sdff) from module or1420SingleCore (D = $flatten\profiler.\counter0.$add$../../../modules/profileCi/verilog/counter.v:11$3478_Y, Q = \profiler.counter0.counterValue).
Adding SRST signal on $flatten\profiler.$procdff$8481 ($dff) from module or1420SingleCore (D = $flatten\profiler.$ternary$../../../modules/profileCi/verilog/profileCi.v:33$1171_Y, Q = \profiler.s_enableCounter3, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10564 ($sdff) from module or1420SingleCore (D = 1'1, Q = \profiler.s_enableCounter3).
Adding SRST signal on $flatten\profiler.$procdff$8480 ($dff) from module or1420SingleCore (D = $flatten\profiler.$ternary$../../../modules/profileCi/verilog/profileCi.v:31$1161_Y, Q = \profiler.s_enableCounter2, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10566 ($sdff) from module or1420SingleCore (D = 1'1, Q = \profiler.s_enableCounter2).
Adding SRST signal on $flatten\profiler.$procdff$8479 ($dff) from module or1420SingleCore (D = $flatten\profiler.$ternary$../../../modules/profileCi/verilog/profileCi.v:29$1151_Y, Q = \profiler.s_enableCounter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10568 ($sdff) from module or1420SingleCore (D = 1'1, Q = \profiler.s_enableCounter1).
Adding SRST signal on $flatten\profiler.$procdff$8478 ($dff) from module or1420SingleCore (D = $flatten\profiler.$ternary$../../../modules/profileCi/verilog/profileCi.v:27$1141_Y, Q = \profiler.s_enableCounter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10570 ($sdff) from module or1420SingleCore (D = 1'1, Q = \profiler.s_enableCounter0).
Adding SRST signal on $flatten\i2cm.\master.$procdff$8264 ($dff) from module or1420SingleCore (D = $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:75$3272_Y, Q = \i2cm.master.s_actionPendingReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10572 ($sdff) from module or1420SingleCore (D = 1'1, Q = \i2cm.master.s_actionPendingReg).
Adding SRST signal on $flatten\i2cm.\master.$procdff$8263 ($dff) from module or1420SingleCore (D = $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:73$3262_Y, Q = \i2cm.master.s_isReadActionReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10574 ($sdff) from module or1420SingleCore (D = \i2cm.master.startRead, Q = \i2cm.master.s_isReadActionReg).
Adding SRST signal on $flatten\i2cm.\master.$procdff$8262 ($dff) from module or1420SingleCore (D = $flatten\i2cm.\master.$sub$../../../modules/i2c/verilog/i2cMaster.v:92$3284_Y [5:0], Q = \i2cm.master.s_divideCounterReg, rval = 6'101101).
Adding SRST signal on $flatten\i2cm.\master.$procdff$8261 ($dff) from module or1420SingleCore (D = $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:104$3299_Y, Q = \i2cm.master.s_ackErrorReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10577 ($sdff) from module or1420SingleCore (D = \SDA, Q = \i2cm.master.s_ackErrorReg).
Adding SRST signal on $flatten\i2cm.\master.$procdff$8260 ($dff) from module or1420SingleCore (D = $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:149$3340_Y, Q = \i2cm.master.s_clockCountReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10579 ($sdff) from module or1420SingleCore (D = $flatten\i2cm.\master.$add$../../../modules/i2c/verilog/i2cMaster.v:149$3339_Y, Q = \i2cm.master.s_clockCountReg).
Adding SRST signal on $flatten\i2cm.\master.$procdff$8259 ($dff) from module or1420SingleCore (D = $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:108$3319_Y, Q = \i2cm.master.s_firstReadPassReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10581 ($sdff) from module or1420SingleCore (D = 1'1, Q = \i2cm.master.s_firstReadPassReg).
Adding SRST signal on $flatten\i2cm.\master.$procdff$8258 ($dff) from module or1420SingleCore (D = $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:150$3346_Y, Q = \i2cm.master.s_stateMachineReg, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10583 ($sdff) from module or1420SingleCore (D = \i2cm.master.s_stateMachineNext, Q = \i2cm.master.s_stateMachineReg).
Adding SRST signal on $flatten\i2cm.\master.$procdff$8257 ($dff) from module or1420SingleCore (D = $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:203$3390_Y, Q = \i2cm.master.s_sdaReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10585 ($sdff) from module or1420SingleCore (D = \i2cm.master.s_sdaNext, Q = \i2cm.master.s_sdaReg).
Adding SRST signal on $flatten\i2cm.\master.$procdff$8256 ($dff) from module or1420SingleCore (D = $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:202$3386_Y, Q = \i2cm.master.s_sclReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10587 ($sdff) from module or1420SingleCore (D = \i2cm.master.s_sclNext, Q = \i2cm.master.s_sclReg).
Adding SRST signal on $flatten\i2cm.\master.$procdff$8255 ($dff) from module or1420SingleCore (D = { $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:215$3400_Y $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:216$3406_Y $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:217$3412_Y $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:218$3418_Y $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:219$3424_Y $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:220$3430_Y $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:221$3436_Y $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:222$3442_Y }, Q = \i2cm.master.s_dataOutReg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10589 ($sdff) from module or1420SingleCore (D = \SDA, Q = \i2cm.master.s_dataOutReg [7]).
Adding EN signal on $auto$ff.cc:266:slice$10589 ($sdff) from module or1420SingleCore (D = \SDA, Q = \i2cm.master.s_dataOutReg [6]).
Adding EN signal on $auto$ff.cc:266:slice$10589 ($sdff) from module or1420SingleCore (D = \SDA, Q = \i2cm.master.s_dataOutReg [5]).
Adding EN signal on $auto$ff.cc:266:slice$10589 ($sdff) from module or1420SingleCore (D = \SDA, Q = \i2cm.master.s_dataOutReg [4]).
Adding EN signal on $auto$ff.cc:266:slice$10589 ($sdff) from module or1420SingleCore (D = \SDA, Q = \i2cm.master.s_dataOutReg [3]).
Adding EN signal on $auto$ff.cc:266:slice$10589 ($sdff) from module or1420SingleCore (D = \SDA, Q = \i2cm.master.s_dataOutReg [2]).
Adding EN signal on $auto$ff.cc:266:slice$10589 ($sdff) from module or1420SingleCore (D = \SDA, Q = \i2cm.master.s_dataOutReg [1]).
Adding EN signal on $auto$ff.cc:266:slice$10589 ($sdff) from module or1420SingleCore (D = \SDA, Q = \i2cm.master.s_dataOutReg [0]).
Adding EN signal on $flatten\i2cm.$procdff$8438 ($dff) from module or1420SingleCore (D = { \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] }, Q = \i2cm.s_inDataReg).
Adding SRST signal on $flatten\i2cm.$procdff$8436 ($dff) from module or1420SingleCore (D = $flatten\i2cm.$ternary$../../../modules/i2c/verilog/i2cCustomInstr.v:20$1528_Y, Q = \i2cm.s_startedI2cReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10599 ($sdff) from module or1420SingleCore (D = 1'1, Q = \i2cm.s_startedI2cReg).
Adding SRST signal on $flatten\i2cm.$procdff$8435 ($dff) from module or1420SingleCore (D = $flatten\i2cm.$and$../../../modules/i2c/verilog/i2cCustomInstr.v:21$1532_Y, Q = \i2cm.s_doneReg, rval = 1'0).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8170 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:108$4240_Y, Q = \hdmi.textC1.s_smallCharsReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10602 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [0], Q = \hdmi.textC1.s_smallCharsReg).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8169 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$or$../../../modules/hdmi_720p/verilog/textController.v:110$4249_Y, Q = \hdmi.textC1.s_delayWeCharReg, rval = 1'0).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8168 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:109$4244_Y, Q = \hdmi.textC1.s_cursorVisibleReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10605 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [0], Q = \hdmi.textC1.s_cursorVisibleReg).
Adding EN signal on $flatten\hdmi.\textC1.$procdff$8167 ($dff) from module or1420SingleCore (D = \camIf.ciValueB [6:0], Q = \hdmi.textC1.s_delayedCharToBeWrittenReg).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8166 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:112$4255_Y, Q = \hdmi.textC1.s_TextCorrectionReg, rval = 2'11).
Adding EN signal on $auto$ff.cc:266:slice$10608 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [1:0], Q = \hdmi.textC1.s_TextCorrectionReg).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8165 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:107$4236_Y, Q = \hdmi.textC1.s_backGroundColorReg, rval = 16'0000000000011111).
Adding EN signal on $auto$ff.cc:266:slice$10610 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [15:0], Q = \hdmi.textC1.s_backGroundColorReg).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8164 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:106$4232_Y, Q = \hdmi.textC1.s_foreGroundColorReg, rval = 16'1111111111100000).
Adding EN signal on $auto$ff.cc:266:slice$10612 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [15:0], Q = \hdmi.textC1.s_foreGroundColorReg).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8163 ($dff) from module or1420SingleCore (D = \hdmi.textC1.s_maxLines [0], Q = \hdmi.textC1.screenHeight [3], rval = 1'0).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8163 ($dff) from module or1420SingleCore (D = \hdmi.textC1.s_maxLines [6], Q = \hdmi.textC1.screenHeight [10], rval = 1'0).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8162 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:167$4282_Y, Q = \hdmi.textC1.s_clearScreenCounterReg, rval = 14'00000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10617 ($sdff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:167$4281_Y [12:0], Q = \hdmi.textC1.s_clearScreenCounterReg [12:0]).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8161 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:177$4291_Y, Q = \hdmi.textC1.s_clearLineCounterReg, rval = 8'11111111).
Adding EN signal on $auto$ff.cc:266:slice$10620 ($sdff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:177$4291_Y [6:0], Q = \hdmi.textC1.s_clearLineCounterReg [6:0]).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8160 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$procmux$7230_Y, Q = \hdmi.textC1.s_screenOffsetReg, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:266:slice$10625 ($sdff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$procmux$7230_Y, Q = \hdmi.textC1.s_screenOffsetReg).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8159 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$procmux$7248_Y, Q = \hdmi.textC1.s_cursorYPos, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$10633 ($sdff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$procmux$7248_Y, Q = \hdmi.textC1.s_cursorYPos).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8158 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$procmux$7257_Y, Q = \hdmi.textC1.s_cursorXPos, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:266:slice$10641 ($sdff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$procmux$7255_Y, Q = \hdmi.textC1.s_cursorXPos).
Adding SRST signal on $flatten\hdmi.\textC1.$procdff$8157 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$procmux$7212_Y, Q = \hdmi.textC1.s_clearLine, rval = 1'0).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8241 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:106$3590_Y, Q = \hdmi.graphics.s_grayScaleReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10646 ($sdff) from module or1420SingleCore (D = \hdmi.graphics.s_busDataInReg [1], Q = \hdmi.graphics.s_grayScaleReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8240 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:104$3584_Y, Q = \hdmi.graphics.s_dualPixelReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10648 ($sdff) from module or1420SingleCore (D = \hdmi.graphics.s_busDataInReg [31], Q = \hdmi.graphics.s_dualPixelReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8239 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:110$3602_Y, Q = \hdmi.graphics.s_dualLineReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10650 ($sdff) from module or1420SingleCore (D = \hdmi.graphics.s_busDataInReg [31], Q = \hdmi.graphics.s_dualLineReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8235 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:108$3596_Y, Q = \hdmi.graphics.s_graphicsHeightReg, rval = 10'1000000000).
Adding EN signal on $auto$ff.cc:266:slice$10652 ($sdff) from module or1420SingleCore (D = \hdmi.graphics.s_graphicsHeight, Q = \hdmi.graphics.s_graphicsHeightReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8234 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:102$3578_Y, Q = \hdmi.graphics.s_graphicsWidthReg, rval = 10'1000000000).
Adding EN signal on $auto$ff.cc:266:slice$10654 ($sdff) from module or1420SingleCore (D = \hdmi.graphics.s_graphicsWidth, Q = \hdmi.graphics.s_graphicsWidthReg).
Adding EN signal on $flatten\hdmi.\graphics.$procdff$8232 ($dff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn, Q = \hdmi.graphics.s_busDataInReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8231 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:100$3572_Y, Q = \hdmi.graphics.s_graphicBaseAddressReg, rval = 1).
Adding EN signal on $auto$ff.cc:266:slice$10657 ($sdff) from module or1420SingleCore (D = \hdmi.graphics.s_busDataInReg, Q = \hdmi.graphics.s_graphicBaseAddressReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8227 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:91$3547_Y, Q = \hdmi.graphics.s_busAddressReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10659 ($sdff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn, Q = \hdmi.graphics.s_busAddressReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8226 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:92$3551_Y, Q = \hdmi.graphics.s_readNotWriteReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10661 ($sdff) from module or1420SingleCore (D = \flash.readNotWriteIn, Q = \hdmi.graphics.s_readNotWriteReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8225 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:95$3561_Y, Q = \hdmi.graphics.s_transactionActiveReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10663 ($sdff) from module or1420SingleCore (D = 1'1, Q = \hdmi.graphics.s_transactionActiveReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8223 ($dff) from module or1420SingleCore (D = \hdmi.graphics.s_burstSize [8:1], Q = \hdmi.graphics.burstSizeOut, rval = 8'00000000).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8220 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:171$3704_Y, Q = \hdmi.graphics.s_writeIndexReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10666 ($sdff) from module or1420SingleCore (D = $flatten\hdmi.$not$../../../modules/hdmi_720p/verilog/screens.v:413$892_Y, Q = \hdmi.graphics.s_writeIndexReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8218 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:177$3734_Y, Q = \hdmi.graphics.s_currentPixelAddressReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10668 ($sdff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:177$3734_Y, Q = \hdmi.graphics.s_currentPixelAddressReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8217 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:174$3723_Y, Q = \hdmi.graphics.s_writeAddressReg, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$10672 ($sdff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$add$../../../modules/hdmi_720p/verilog/graphicsController.v:175$3722_Y, Q = \hdmi.graphics.s_writeAddressReg).
Adding SRST signal on $flatten\hdmi.\graphics.$procdff$8216 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:170$3695_Y, Q = \hdmi.graphics.s_lineCountReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10674 ($sdff) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$not$../../../modules/hdmi_720p/verilog/graphicsController.v:170$3694_Y, Q = \hdmi.graphics.s_lineCountReg).
Adding SRST signal on $flatten\hdmi.\generator.$procdff$8153 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\generator.$not$../../../modules/hdmi_720p/verilog/hdmi_720p.v:126$4367_Y, Q = \hdmi.generator.s_pixelClockReg, rval = 1'1).
Adding EN signal on $flatten\hdmi.\generator.$procdff$8152 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\generator.$ternary$../../../modules/hdmi_720p/verilog/hdmi_720p.v:132$4385_Y, Q = \hdmi.generator.s_activeReg).
Adding EN signal on $flatten\hdmi.\generator.$procdff$8151 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\generator.$ternary$../../../modules/hdmi_720p/verilog/hdmi_720p.v:131$4381_Y, Q = \hdmi.generator.s_vSyncReg).
Adding EN signal on $flatten\hdmi.\generator.$procdff$8150 ($dff) from module or1420SingleCore (D = $flatten\hdmi.\generator.$ternary$../../../modules/hdmi_720p/verilog/hdmi_720p.v:130$4377_Y, Q = \hdmi.generator.s_hSyncReg).
Adding EN signal on $flatten\hdmi.\generator.$procdff$8149 ($dff) from module or1420SingleCore (D = \hdmi.generator.s_green, Q = \hdmi.generator.s_greenReg).
Adding SRST signal on $auto$ff.cc:266:slice$10680 ($dffe) from module or1420SingleCore (D = $flatten\hdmi.\generator.$ternary$../../../modules/hdmi_720p/verilog/hdmi_720p.v:160$4402_Y [5:4], Q = \hdmi.generator.s_greenReg [5:4], rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$10680 ($dffe) from module or1420SingleCore (D = \hdmi.s_greenPixel [3:0], Q = \hdmi.generator.s_greenReg [3:0], rval = 4'0000).
Adding EN signal on $flatten\hdmi.\generator.$procdff$8148 ($dff) from module or1420SingleCore (D = \hdmi.generator.s_blue, Q = \hdmi.generator.s_blueReg).
Adding SRST signal on $auto$ff.cc:266:slice$10687 ($dffe) from module or1420SingleCore (D = $flatten\hdmi.\generator.$ternary$../../../modules/hdmi_720p/verilog/hdmi_720p.v:161$4405_Y [4:3], Q = \hdmi.generator.s_blueReg [4:3], rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$10687 ($dffe) from module or1420SingleCore (D = \hdmi.s_BluePixel [2:0], Q = \hdmi.generator.s_blueReg [2:0], rval = 3'000).
Adding EN signal on $flatten\hdmi.\generator.$procdff$8147 ($dff) from module or1420SingleCore (D = \hdmi.generator.s_red, Q = \hdmi.generator.s_redReg).
Adding SRST signal on $auto$ff.cc:266:slice$10694 ($dffe) from module or1420SingleCore (D = $flatten\hdmi.\generator.$ternary$../../../modules/hdmi_720p/verilog/hdmi_720p.v:159$4399_Y [4:3], Q = \hdmi.generator.s_redReg [4:3], rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$10694 ($dffe) from module or1420SingleCore (D = \hdmi.s_redPixel [2:0], Q = \hdmi.generator.s_redReg [2:0], rval = 3'000).
Adding SRST signal on $flatten\hdmi.\generator.$procdff$8146 ($dff) from module or1420SingleCore (D = \hdmi.generator.s_horizontalCounterZero, Q = \hdmi.generator.s_earlyNextLine, rval = 1'0).
Adding SRST signal on $flatten\hdmi.\generator.$procdff$8143 ($dff) from module or1420SingleCore (D = \hdmi.generator.s_earlyNextLine, Q = \hdmi.generator.nextLine, rval = 1'0).
Adding SRST signal on $flatten\hdmi.\generator.$procdff$8138 ($dff) from module or1420SingleCore (D = \hdmi.generator.s_horizontalCounterNext, Q = \hdmi.generator.s_horizontalCounter, rval = 11'00000100111).
Adding SRST signal on $flatten\hdmi.\generator.$procdff$8136 ($dff) from module or1420SingleCore (D = \hdmi.generator.s_verticalCounterNext, Q = \hdmi.generator.s_verticalCounter, rval = 10'0000000100).
Adding EN signal on $auto$ff.cc:266:slice$10704 ($sdff) from module or1420SingleCore (D = \hdmi.generator.s_verticalCounterNext, Q = \hdmi.generator.s_verticalCounter).
Adding SRST signal on $flatten\hdmi.$procdff$8542 ($dff) from module or1420SingleCore (D = $flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:93$748_Y, Q = \hdmi.s_testPicture, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10708 ($sdff) from module or1420SingleCore (D = 1'0, Q = \hdmi.s_testPicture).
Adding SRST signal on $flatten\hdmi.$procdff$8541 ($dff) from module or1420SingleCore (D = \hdmi.generator.requestPixel, Q = \hdmi.s_isInGraphicRegion [0], rval = 1'0).
Adding SRST signal on $flatten\hdmi.$procdff$8540 ($dff) from module or1420SingleCore (D = $flatten\hdmi.$and$../../../modules/hdmi_720p/verilog/screens.v:151$782_Y, Q = \hdmi.s_textContent [0], rval = 1'0).
Adding SRST signal on $flatten\hdmi.$procdff$8523 ($dff) from module or1420SingleCore (D = $flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:358$832_Y, Q = \hdmi.s_cursorOnReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10714 ($sdff) from module or1420SingleCore (D = $flatten\hdmi.$not$../../../modules/hdmi_720p/verilog/screens.v:358$831_Y, Q = \hdmi.s_cursorOnReg).
Adding SRST signal on $flatten\hdmi.$procdff$8522 ($dff) from module or1420SingleCore (D = $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:357$827_Y, Q = \hdmi.s_cursorBlinkCounterReg, rval = 27'010001101100111101110000111).
Adding SRST signal on $flatten\hdmi.$procdff$8520 ($dff) from module or1420SingleCore (D = $flatten\hdmi.$and$../../../modules/hdmi_720p/verilog/screens.v:406$890_Y, Q = \hdmi.s_nextGraphicLineReg, rval = 1'0).
Adding SRST signal on $flatten\hdmi.$procdff$8517 ($dff) from module or1420SingleCore (D = $flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:382$863_Y, Q = \hdmi.s_readPixelCounterReg, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$10718 ($sdff) from module or1420SingleCore (D = $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:382$862_Y, Q = \hdmi.s_readPixelCounterReg).
Adding SRST signal on $flatten\hdmi.$procdff$8516 ($dff) from module or1420SingleCore (D = $flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:470$900_Y, Q = \hdmi.s_greenPixel, rval = 6'001111).
Adding SRST signal on $flatten\hdmi.$procdff$8515 ($dff) from module or1420SingleCore (D = $flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:471$906_Y, Q = \hdmi.s_BluePixel, rval = 5'00111).
Adding SRST signal on $flatten\hdmi.$procdff$8514 ($dff) from module or1420SingleCore (D = $flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:472$912_Y, Q = \hdmi.s_redPixel, rval = 5'00111).
Adding SRST signal on $flatten\flash.\single.$procdff$8129 ($dff) from module or1420SingleCore (D = $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:91$4488_Y, Q = \flash.single.s_writeErrorIndicatorReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10723 ($sdff) from module or1420SingleCore (D = 1'1, Q = \flash.single.s_writeErrorIndicatorReg).
Adding SRST signal on $flatten\flash.\single.$procdff$8128 ($dff) from module or1420SingleCore (D = $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:90$4482_Y, Q = \flash.single.s_eraseErrorIndicatorReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10725 ($sdff) from module or1420SingleCore (D = 1'1, Q = \flash.single.s_eraseErrorIndicatorReg).
Adding SRST signal on $flatten\flash.\single.$procdff$8127 ($dff) from module or1420SingleCore (D = $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:89$4476_Y, Q = \flash.single.s_status2Reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10727 ($sdff) from module or1420SingleCore (D = \flash.single.s_shiftReg [7:0], Q = \flash.single.s_status2Reg).
Adding SRST signal on $flatten\flash.\single.$procdff$8126 ($dff) from module or1420SingleCore (D = $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:88$4472_Y, Q = \flash.single.s_status1Reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10729 ($sdff) from module or1420SingleCore (D = \flash.single.s_shiftReg [7:0], Q = \flash.single.s_status1Reg).
Adding SRST signal on $flatten\flash.\single.$procdff$8125 ($dff) from module or1420SingleCore (D = $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:87$4468_Y, Q = \flash.single.s_status0Reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10731 ($sdff) from module or1420SingleCore (D = \flash.single.s_shiftReg [7:0], Q = \flash.single.s_status0Reg).
Adding SRST signal on $flatten\flash.\single.$procdff$8124 ($dff) from module or1420SingleCore (D = $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:86$4464_Y, Q = \flash.single.s_memoryCapReg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10733 ($sdff) from module or1420SingleCore (D = \flash.single.s_shiftReg [7:0], Q = \flash.single.s_memoryCapReg).
Adding SRST signal on $flatten\flash.\single.$procdff$8123 ($dff) from module or1420SingleCore (D = $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:85$4460_Y, Q = \flash.single.s_memoryTypeReg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10735 ($sdff) from module or1420SingleCore (D = \flash.single.s_shiftReg [15:8], Q = \flash.single.s_memoryTypeReg).
Adding SRST signal on $flatten\flash.\single.$procdff$8122 ($dff) from module or1420SingleCore (D = $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:84$4456_Y, Q = \flash.single.s_manufacturingIdReg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$10737 ($sdff) from module or1420SingleCore (D = \flash.single.s_shiftReg [23:16], Q = \flash.single.s_manufacturingIdReg).
Adding SRST signal on $flatten\flash.\single.$procdff$8121 ($dff) from module or1420SingleCore (D = \flash.single.s_chipPresentNext, Q = \flash.single.s_chipPresentReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10739 ($sdff) from module or1420SingleCore (D = $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:70$4449_Y, Q = \flash.single.s_chipPresentReg).
Adding SRST signal on $flatten\flash.\single.$procdff$8120 ($dff) from module or1420SingleCore (D = \flash.single.s_writePendingNext, Q = \flash.single.s_writePendingReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10741 ($sdff) from module or1420SingleCore (D = \flash.single.s_writePendingNext, Q = \flash.single.s_writePendingReg).
Adding SRST signal on $flatten\flash.\single.$procdff$8119 ($dff) from module or1420SingleCore (D = \flash.single.s_erasePendingNext, Q = \flash.single.s_erasePendingReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10745 ($sdff) from module or1420SingleCore (D = \flash.single.s_erasePendingNext, Q = \flash.single.s_erasePendingReg).
Adding SRST signal on $flatten\flash.\single.$procdff$8118 ($dff) from module or1420SingleCore (D = \flash.single.s_bitCountNext, Q = \flash.single.s_bitCountReg, rval = 6'100000).
Adding EN signal on $auto$ff.cc:266:slice$10749 ($sdff) from module or1420SingleCore (D = \flash.single.s_bitCountNext, Q = \flash.single.s_bitCountReg).
Adding SRST signal on $flatten\flash.\single.$procdff$8117 ($dff) from module or1420SingleCore (D = \flash.single.s_activeNext, Q = \flash.single.s_activeReg, rval = 1'0).
Adding SRST signal on $flatten\flash.\single.$procdff$8116 ($dff) from module or1420SingleCore (D = \flash.s_singleScl, Q = \flash.single.s_sclReg, rval = 1'1).
Adding SRST signal on $flatten\flash.\single.$procdff$8115 ($dff) from module or1420SingleCore (D = \flash.single.s_shiftNext [32:16], Q = \flash.single.s_shiftReg [32:16], rval = 17'00000000000000000).
Adding SRST signal on $flatten\flash.\single.$procdff$8115 ($dff) from module or1420SingleCore (D = { $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y [15:2] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y [0] }, Q = { \flash.single.s_shiftReg [15:2] \flash.single.s_shiftReg [0] }, rval = 15'000000000000000).
Adding SRST signal on $flatten\flash.\single.$procdff$8115 ($dff) from module or1420SingleCore (D = $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:167$4646_Y [1], Q = \flash.single.s_shiftReg [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10761 ($sdff) from module or1420SingleCore (D = $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:167$4646_Y [1], Q = \flash.single.s_shiftReg [1]).
Adding EN signal on $auto$ff.cc:266:slice$10756 ($sdff) from module or1420SingleCore (D = { $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y [15:2] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y [0] }, Q = { \flash.single.s_shiftReg [15:2] \flash.single.s_shiftReg [0] }).
Adding EN signal on $auto$ff.cc:266:slice$10755 ($sdff) from module or1420SingleCore (D = \flash.single.s_shiftNext [31:16], Q = \flash.single.s_shiftReg [31:16]).
Adding SRST signal on $flatten\flash.\single.$procdff$8114 ($dff) from module or1420SingleCore (D = \flash.single.s_cntrlNext, Q = \flash.single.s_cntrlReg, rval = 6'000000).
Adding SRST signal on $flatten\flash.\single.$procdff$8113 ($dff) from module or1420SingleCore (D = \flash.single.s_stateNext, Q = \flash.single.s_stateReg, rval = 6'000011).
Adding SRST signal on $flatten\flash.\quad.$procdff$8112 ($dff) from module or1420SingleCore (D = \flash.quad.s_shift3Next, Q = \flash.quad.s_shift3Reg, rval = 9'000000000).
Adding SRST signal on $flatten\flash.\quad.$procdff$8111 ($dff) from module or1420SingleCore (D = \flash.quad.s_shift2Next, Q = \flash.quad.s_shift2Reg, rval = 9'000000000).
Adding SRST signal on $flatten\flash.\quad.$procdff$8110 ($dff) from module or1420SingleCore (D = \flash.quad.s_shift1Next, Q = \flash.quad.s_shift1Reg, rval = 9'000000000).
Adding SRST signal on $flatten\flash.\quad.$procdff$8109 ($dff) from module or1420SingleCore (D = { \flash.quad.s_shift0Next [8:5] \flash.quad.s_shift0Next [3] \flash.quad.s_shift0Next [1:0] }, Q = { \flash.quad.s_shift0Reg [8:5] \flash.quad.s_shift0Reg [3] \flash.quad.s_shift0Reg [1:0] }, rval = 7'0000000).
Adding SRST signal on $flatten\flash.\quad.$procdff$8109 ($dff) from module or1420SingleCore (D = { $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:36$4779_Y [4] $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:36$4779_Y [2] }, Q = { \flash.quad.s_shift0Reg [4] \flash.quad.s_shift0Reg [2] }, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10781 ($sdff) from module or1420SingleCore (D = { \flash.quad.s_shift0Next [7:5] \flash.quad.s_shift0Next [3] \flash.quad.s_shift0Next [1:0] }, Q = { \flash.quad.s_shift0Reg [7:5] \flash.quad.s_shift0Reg [3] \flash.quad.s_shift0Reg [1:0] }).
Adding SRST signal on $flatten\flash.\quad.$procdff$8108 ($dff) from module or1420SingleCore (D = \flash.quad.s_wordCountNext, Q = \flash.quad.s_wordCountReg, rval = 9'100000000).
Adding EN signal on $auto$ff.cc:266:slice$10791 ($sdff) from module or1420SingleCore (D = \flash.quad.s_wordCountNext, Q = \flash.quad.s_wordCountReg).
Adding SRST signal on $flatten\flash.\quad.$procdff$8106 ($dff) from module or1420SingleCore (D = \flash.quad.s_activeNext, Q = \flash.quad.s_activeReg, rval = 1'0).
Adding SRST signal on $flatten\flash.\quad.$procdff$8104 ($dff) from module or1420SingleCore (D = \flash.quad.s_bitCountNext [2:0], Q = \flash.quad.s_bitCountReg [2:0], rval = 3'000).
Adding SRST signal on $flatten\flash.\quad.$procdff$8104 ($dff) from module or1420SingleCore (D = $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:116$4872_Y [3], Q = \flash.quad.s_bitCountReg [3], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10797 ($sdff) from module or1420SingleCore (D = $flatten\flash.\quad.$sub$../../../modules/spi/verilog/spiShiftQuad.v:116$4871_Y [3], Q = \flash.quad.s_bitCountReg [3]).
Adding EN signal on $auto$ff.cc:266:slice$10796 ($sdff) from module or1420SingleCore (D = \flash.quad.s_bitCountNext [2:0], Q = \flash.quad.s_bitCountReg [2:0]).
Adding SRST signal on $flatten\flash.\quad.$procdff$8101 ($dff) from module or1420SingleCore (D = { \flash.quad.s_shift3Reg [1] \flash.quad.s_shift2Reg [1] \flash.quad.s_shift1Reg [1] \flash.quad.s_shift0Reg [1] \flash.quad.s_shift3Reg [0] \flash.quad.s_shift2Reg [0] \flash.quad.s_shift1Reg [0] \flash.quad.s_shift0Reg [0] \flash.quad.s_shift3Reg [3] \flash.quad.s_shift2Reg [3] \flash.quad.s_shift1Reg [3] \flash.quad.s_shift0Reg [3] \flash.quad.s_shift3Reg [2] \flash.quad.s_shift2Reg [2] \flash.quad.s_shift1Reg [2] \flash.quad.s_shift0Reg [2] \flash.quad.s_shift3Reg [5] \flash.quad.s_shift2Reg [5] \flash.quad.s_shift1Reg [5] \flash.quad.s_shift0Reg [5] \flash.quad.s_shift3Reg [4] \flash.quad.s_shift2Reg [4] \flash.quad.s_shift1Reg [4] \flash.quad.s_shift0Reg [4] \flash.quad.s_shift3Reg [7] \flash.quad.s_shift2Reg [7] \flash.quad.s_shift1Reg [7] \flash.quad.s_shift0Reg [7] \flash.quad.s_shift3Reg [6] \flash.quad.s_shift2Reg [6] \flash.quad.s_shift1Reg [6] \flash.quad.s_shift0Reg [6] }, Q = \flash.quad.s_dataOutReg, rval = 0).
Adding EN signal on $flatten\flash.$procdff$8564 ($dff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn, Q = \flash.s_busAddressReg).
Adding EN signal on $flatten\flash.$procdff$8562 ($dff) from module or1420SingleCore (D = \flash.byteEnablesIn, Q = \flash.s_byteEnablesReg).
Adding EN signal on $flatten\flash.$procdff$8561 ($dff) from module or1420SingleCore (D = \flash.readNotWriteIn, Q = \flash.s_readNotWriteReg).
Adding EN signal on $flatten\flash.$procdff$8560 ($dff) from module or1420SingleCore (D = \flash.burstSizeIn, Q = \flash.s_burstSizeReg).
Adding SRST signal on $flatten\flash.$procdff$8559 ($dff) from module or1420SingleCore (D = $flatten\flash.$or$../../../modules/spi/verilog/spiBus.v:51$649_Y, Q = \flash.s_transactionActiveReg, rval = 1'0).
Adding SRST signal on $flatten\flash.$procdff$8557 ($dff) from module or1420SingleCore (D = \flash.s_busErrorOut, Q = \flash.busErrorOut, rval = 1'0).
Adding EN signal on $flatten\flash.$procdff$8556 ($dff) from module or1420SingleCore (D = { \cpu1.exe.addSub.operantA [23:4] \camIf.ciValueA [3:0] }, Q = \flash.s_flashAddressReg).
Adding EN signal on $flatten\flash.$procdff$8555 ($dff) from module or1420SingleCore (D = { \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] }, Q = \flash.s_programData8).
Adding EN signal on $flatten\flash.$procdff$8554 ($dff) from module or1420SingleCore (D = { \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] }, Q = \flash.s_programData7).
Adding EN signal on $flatten\flash.$procdff$8553 ($dff) from module or1420SingleCore (D = { \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] }, Q = \flash.s_programData6).
Adding EN signal on $flatten\flash.$procdff$8552 ($dff) from module or1420SingleCore (D = { \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] }, Q = \flash.s_programData5).
Adding EN signal on $flatten\flash.$procdff$8551 ($dff) from module or1420SingleCore (D = { \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] }, Q = \flash.s_programData4).
Adding EN signal on $flatten\flash.$procdff$8550 ($dff) from module or1420SingleCore (D = { \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] }, Q = \flash.s_programData3).
Adding EN signal on $flatten\flash.$procdff$8549 ($dff) from module or1420SingleCore (D = { \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] }, Q = \flash.s_programData2).
Adding EN signal on $flatten\flash.$procdff$8548 ($dff) from module or1420SingleCore (D = { \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] }, Q = \flash.s_programData1).
Adding SRST signal on $flatten\delayMicro.$procdff$8442 ($dff) from module or1420SingleCore (D = $flatten\delayMicro.$sub$../../../modules/delay/verilog/delayIse.v:50$1474_Y [5:0], Q = \delayMicro.s_tickCounterReg, rval = 6'110001).
Adding SRST signal on $flatten\delayMicro.$procdff$8441 ($dff) from module or1420SingleCore (D = $flatten\delayMicro.$ternary$../../../modules/delay/verilog/delayIse.v:83$1502_Y, Q = \delayMicro.s_supressDoneReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10823 ($sdff) from module or1420SingleCore (D = 1'1, Q = \delayMicro.s_supressDoneReg).
Adding SRST signal on $flatten\delayMicro.$procdff$8440 ($dff) from module or1420SingleCore (D = $flatten\delayMicro.$ternary$../../../modules/delay/verilog/delayIse.v:76$1491_Y, Q = \delayMicro.s_delayCountReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10825 ($sdff) from module or1420SingleCore (D = $flatten\delayMicro.$ternary$../../../modules/delay/verilog/delayIse.v:76$1491_Y, Q = \delayMicro.s_delayCountReg).
Adding SRST signal on $flatten\cpuFreq.\cnt[5].dcount.$procdff$8321 ($dff) from module or1420SingleCore (D = $flatten\cpuFreq.\cnt[5].dcount.$ternary$../../../modules/support/verilog/decimalCounter.v:9$3210_Y, Q = \cpuFreq.cnt[5].dcount.s_countValueReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10829 ($sdff) from module or1420SingleCore (D = $flatten\cpuFreq.\cnt[5].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209_Y, Q = \cpuFreq.cnt[5].dcount.s_countValueReg).
Adding SRST signal on $flatten\cpuFreq.\cnt[4].dcount.$procdff$8321 ($dff) from module or1420SingleCore (D = $flatten\cpuFreq.\cnt[4].dcount.$ternary$../../../modules/support/verilog/decimalCounter.v:9$3210_Y, Q = \cpuFreq.cnt[4].dcount.s_countValueReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10833 ($sdff) from module or1420SingleCore (D = $flatten\cpuFreq.\cnt[4].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209_Y, Q = \cpuFreq.cnt[4].dcount.s_countValueReg).
Adding SRST signal on $flatten\cpuFreq.\cnt[3].dcount.$procdff$8321 ($dff) from module or1420SingleCore (D = $flatten\cpuFreq.\cnt[3].dcount.$ternary$../../../modules/support/verilog/decimalCounter.v:9$3210_Y, Q = \cpuFreq.cnt[3].dcount.s_countValueReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10837 ($sdff) from module or1420SingleCore (D = $flatten\cpuFreq.\cnt[3].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209_Y, Q = \cpuFreq.cnt[3].dcount.s_countValueReg).
Adding SRST signal on $flatten\cpuFreq.\cnt[2].dcount.$procdff$8321 ($dff) from module or1420SingleCore (D = $flatten\cpuFreq.\cnt[2].dcount.$ternary$../../../modules/support/verilog/decimalCounter.v:9$3210_Y, Q = \cpuFreq.cnt[2].dcount.s_countValueReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10841 ($sdff) from module or1420SingleCore (D = $flatten\cpuFreq.\cnt[2].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209_Y, Q = \cpuFreq.cnt[2].dcount.s_countValueReg).
Adding SRST signal on $flatten\cpuFreq.\cnt[1].dcount.$procdff$8321 ($dff) from module or1420SingleCore (D = $flatten\cpuFreq.\cnt[1].dcount.$ternary$../../../modules/support/verilog/decimalCounter.v:9$3210_Y, Q = \cpuFreq.cnt[1].dcount.s_countValueReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10845 ($sdff) from module or1420SingleCore (D = $flatten\cpuFreq.\cnt[1].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209_Y, Q = \cpuFreq.cnt[1].dcount.s_countValueReg).
Adding SRST signal on $flatten\cpuFreq.\cnt[0].dcount.$procdff$8321 ($dff) from module or1420SingleCore (D = $flatten\cpuFreq.\cnt[0].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209_Y, Q = \cpuFreq.cnt[0].dcount.s_countValueReg, rval = 4'0000).
Adding SRST signal on $flatten\cpuFreq.$procdff$8266 ($dff) from module or1420SingleCore (D = $flatten\cpuFreq.$sub$../../../modules/support/verilog/processorId.v:28$3245_Y [15:0], Q = \cpuFreq.s_miliSecCounterReg, rval = 16'1100001101001111).
Adding SRST signal on $flatten\cpuFreq.$procdff$8265 ($dff) from module or1420SingleCore (D = { $flatten\cpuFreq.$ternary$../../../modules/support/verilog/processorId.v:68$3254_Y [31:4] $flatten\cpuFreq.$ternary$../../../modules/support/verilog/processorId.v:68$3254_Y [2:0] }, Q = { \cpuFreq.s_procFreqIdReg [31:4] \cpuFreq.s_procFreqIdReg [2:0] }, rval = 31'0000000000000000000000000001001).
Adding EN signal on $flatten\cpuFreq.$procdff$8265 ($dff) from module or1420SingleCore (D = $flatten\cpuFreq.$0\s_procFreqIdReg[31:0] [3], Q = \cpuFreq.s_procFreqIdReg [3]).
Adding EN signal on $auto$ff.cc:266:slice$10853 ($sdff) from module or1420SingleCore (D = { \cpuFreq.cnt[5].dcount.s_countValueReg \cpuFreq.cnt[4].dcount.s_countValueReg \cpuFreq.cnt[3].dcount.s_countValueReg \cpuFreq.cnt[2].dcount.s_countValueReg \cpuFreq.cnt[1].dcount.s_countValueReg \cpuFreq.cnt[0].dcount.s_countValueReg 7'0001001 }, Q = { \cpuFreq.s_procFreqIdReg [31:4] \cpuFreq.s_procFreqIdReg [2:0] }).
Adding SRST signal on $flatten\cpu1.\sprs.$procdff$8084 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\sprs.$procmux$7014_Y, Q = \cpu1.sprs.s_exceptionReg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10859 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_exceptionModeReg, Q = \cpu1.sprs.s_exceptionReg).
Adding SRST signal on $flatten\cpu1.\sprs.$procdff$8083 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\sprs.$ternary$../../../modules/or1420/verilog/sprUnit.v:49$5137_Y, Q = \cpu1.sprs.s_systemVectorReg, rval = 28'0000000000000000000000101000).
Adding EN signal on $auto$ff.cc:266:slice$10861 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [27:0], Q = \cpu1.sprs.s_systemVectorReg).
Adding SRST signal on $flatten\cpu1.\sprs.$procdff$8082 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\sprs.$ternary$../../../modules/or1420/verilog/sprUnit.v:48$5131_Y, Q = \cpu1.sprs.s_invalidVectorReg, rval = 28'0000000000000000000000100000).
Adding EN signal on $auto$ff.cc:266:slice$10863 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [27:0], Q = \cpu1.sprs.s_invalidVectorReg).
Adding SRST signal on $flatten\cpu1.\sprs.$procdff$8081 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\sprs.$ternary$../../../modules/or1420/verilog/sprUnit.v:47$5125_Y, Q = \cpu1.sprs.s_irqVectorReg, rval = 28'0000000000000000000000011000).
Adding EN signal on $auto$ff.cc:266:slice$10865 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [27:0], Q = \cpu1.sprs.s_irqVectorReg).
Adding SRST signal on $flatten\cpu1.\sprs.$procdff$8080 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\sprs.$ternary$../../../modules/or1420/verilog/sprUnit.v:46$5119_Y, Q = \cpu1.sprs.s_dCacheVectorReg, rval = 28'0000000000000000000000010000).
Adding EN signal on $auto$ff.cc:266:slice$10867 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [27:0], Q = \cpu1.sprs.s_dCacheVectorReg).
Adding SRST signal on $flatten\cpu1.\sprs.$procdff$8079 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\sprs.$ternary$../../../modules/or1420/verilog/sprUnit.v:45$5113_Y, Q = \cpu1.sprs.s_iCacheVectorReg, rval = 28'0000000000000000000000001000).
Adding EN signal on $auto$ff.cc:266:slice$10869 ($sdff) from module or1420SingleCore (D = \camIf.ciValueB [27:0], Q = \cpu1.sprs.s_iCacheVectorReg).
Adding SRST signal on $flatten\cpu1.\mem.$procdff$8088 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\mem.$procmux$7019_Y, Q = \cpu1.mem.wbWriteData, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$10871 ($sdff) from module or1420SingleCore (D = \cpu1.exe.wbWriteData, Q = \cpu1.mem.wbWriteData).
Adding SRST signal on $flatten\cpu1.\mem.$procdff$8087 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\mem.$procmux$7024_Y, Q = \cpu1.mem.wbWriteEnable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10873 ($sdff) from module or1420SingleCore (D = \cpu1.exe.wbWriteEnable, Q = \cpu1.mem.wbWriteEnable).
Adding SRST signal on $flatten\cpu1.\mem.$procdff$8086 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\mem.$procmux$7029_Y, Q = \cpu1.mem.wbWriteIndex, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$10875 ($sdff) from module or1420SingleCore (D = \cpu1.exe.wbWriteIndex, Q = \cpu1.mem.wbWriteIndex).
Adding SRST signal on $flatten\cpu1.\mem.$procdff$8085 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\mem.$procmux$7034_Y, Q = \cpu1.mem.wbStageLoadPending, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10877 ($sdff) from module or1420SingleCore (D = \cpu1.mem.s_loadPendingNext, Q = \cpu1.mem.wbStageLoadPending).
Adding SRST signal on $flatten\cpu1.\loadStore.$procdff$8099 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:62$4933_Y, Q = \cpu1.loadStore.s_stallReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10879 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.loadStore.s_stallReg).
Adding SRST signal on $flatten\cpu1.\loadStore.$procdff$8098 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:83$4947_Y, Q = \cpu1.loadStore.s_loadModeReg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10881 ($sdff) from module or1420SingleCore (D = \cpu1.exe.memLoadMode, Q = \cpu1.loadStore.s_loadModeReg).
Adding SRST signal on $flatten\cpu1.\loadStore.$procdff$8097 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:84$4953_Y, Q = \cpu1.loadStore.s_cacheErrorReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10883 ($sdff) from module or1420SingleCore (D = \cpu1.loadStore.s_busErrorReg, Q = \cpu1.loadStore.s_cacheErrorReg).
Adding EN signal on $flatten\cpu1.\loadStore.$procdff$8096 ($dff) from module or1420SingleCore (D = \cpu1.exe.wbWriteData, Q = \cpu1.loadStore.s_memoryAddressReg).
Adding EN signal on $flatten\cpu1.\loadStore.$procdff$8095 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\loadStore.$procmux$7066_Y, Q = \cpu1.loadStore.s_byteEnablesReg).
Adding EN signal on $flatten\cpu1.\loadStore.$procdff$8094 ($dff) from module or1420SingleCore (D = \cpu1.loadStore.s_dataFromCpu, Q = \cpu1.loadStore.s_dataFromCpuReg).
Adding EN signal on $flatten\cpu1.\loadStore.$procdff$8091 ($dff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn, Q = \cpu1.loadStore.s_fetchedDataReg).
Adding SRST signal on $flatten\cpu1.\loadStore.$procdff$8089 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:225$5083_Y, Q = \cpu1.loadStore.s_busErrorReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10889 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.loadStore.s_busErrorReg).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8320 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:72$6231_Y, Q = \cpu1.fetch.s_pcReg, rval = 30'111100000000000000000000001100).
Adding EN signal on $auto$ff.cc:266:slice$10891 ($sdff) from module or1420SingleCore (D = \cpu1.fetch.s_programCounterNext, Q = \cpu1.fetch.s_pcReg).
Adding EN signal on $flatten\cpu1.\fetch.$procdff$8319 ($dff) from module or1420SingleCore (D = \cpu1.fetch.s_pcReg, Q = \cpu1.fetch.s_programCounterReg).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8315 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:112$6259_Y, Q = \cpu1.fetch.s_hitReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10894 ($sdff) from module or1420SingleCore (D = \cpu1.fetch.s_hit, Q = \cpu1.fetch.s_hitReg).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8310 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:136$6286_Y, Q = \cpu1.fetch.s_insertNopReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10896 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_insertNop, Q = \cpu1.fetch.s_insertNopReg).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8308 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:135$6282_Y, Q = \cpu1.fetch.s_stallReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10898 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_stallReg).
Adding EN signal on $flatten\cpu1.\fetch.$procdff$8307 ($dff) from module or1420SingleCore (D = \cpu1.fetch.s_nextValid, Q = \cpu1.fetch.validInstruction).
Adding EN signal on $flatten\cpu1.\fetch.$procdff$8306 ($dff) from module or1420SingleCore (D = \cpu1.fetch.s_nextInstruction, Q = \cpu1.fetch.instruction).
Adding SRST signal on $auto$ff.cc:266:slice$10901 ($dffe) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y, Q = \cpu1.fetch.instruction, rval = 352387071).
Adding EN signal on $flatten\cpu1.\fetch.$procdff$8304 ($dff) from module or1420SingleCore (D = { \cpu1.fetch.s_dataInReg [7:0] \cpu1.fetch.s_dataInReg [15:8] \cpu1.fetch.s_dataInReg [23:16] \cpu1.fetch.s_dataInReg [31:24] }, Q = \cpu1.fetch.s_fetchedInstructionReg).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8302 ($dff) from module or1420SingleCore (D = \cpu1.fetch.addressDataIn, Q = \cpu1.fetch.s_dataInReg, rval = 0).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8301 ($dff) from module or1420SingleCore (D = \cpu1.fetch.dataValidIn, Q = \cpu1.fetch.s_dataInValidReg, rval = 1'0).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8300 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:209$6359_Y, Q = \cpu1.fetch.s_busErrorReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10906 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_busErrorReg).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8299 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:205$6349_Y, Q = \cpu1.fetch.s_burstCountReg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10908 ($sdff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$add$../../../modules/or1420/verilog/fetchStage.v:205$6348_Y, Q = \cpu1.fetch.s_burstCountReg).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8298 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7716_Y, Q = \cpu1.fetch.s_validBits [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10910 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [0]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8297 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7711_Y, Q = \cpu1.fetch.s_validBits [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10912 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [1]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8296 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7706_Y, Q = \cpu1.fetch.s_validBits [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10914 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [2]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8295 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7701_Y, Q = \cpu1.fetch.s_validBits [3], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10916 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [3]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8294 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7696_Y, Q = \cpu1.fetch.s_validBits [4], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10918 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [4]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8293 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7691_Y, Q = \cpu1.fetch.s_validBits [5], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10920 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [5]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8292 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7686_Y, Q = \cpu1.fetch.s_validBits [6], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10922 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [6]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8291 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7681_Y, Q = \cpu1.fetch.s_validBits [7], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10924 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [7]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8290 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7676_Y, Q = \cpu1.fetch.s_validBits [8], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10926 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [8]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8289 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7671_Y, Q = \cpu1.fetch.s_validBits [9], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10928 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [9]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8288 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7666_Y, Q = \cpu1.fetch.s_validBits [10], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10930 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [10]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8287 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7661_Y, Q = \cpu1.fetch.s_validBits [11], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10932 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [11]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8286 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7656_Y, Q = \cpu1.fetch.s_validBits [12], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10934 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [12]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8285 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7651_Y, Q = \cpu1.fetch.s_validBits [13], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10936 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [13]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8284 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7646_Y, Q = \cpu1.fetch.s_validBits [14], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10938 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [14]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8283 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7641_Y, Q = \cpu1.fetch.s_validBits [15], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10940 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [15]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8282 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7636_Y, Q = \cpu1.fetch.s_validBits [16], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10942 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [16]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8281 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7631_Y, Q = \cpu1.fetch.s_validBits [17], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10944 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [17]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8280 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7626_Y, Q = \cpu1.fetch.s_validBits [18], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10946 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [18]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8279 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7621_Y, Q = \cpu1.fetch.s_validBits [19], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10948 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [19]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8278 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7616_Y, Q = \cpu1.fetch.s_validBits [20], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10950 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [20]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8277 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7611_Y, Q = \cpu1.fetch.s_validBits [21], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10952 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [21]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8276 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7606_Y, Q = \cpu1.fetch.s_validBits [22], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10954 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [22]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8275 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7601_Y, Q = \cpu1.fetch.s_validBits [23], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10956 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [23]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8274 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7596_Y, Q = \cpu1.fetch.s_validBits [24], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10958 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [24]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8273 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7591_Y, Q = \cpu1.fetch.s_validBits [25], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10960 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [25]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8272 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7586_Y, Q = \cpu1.fetch.s_validBits [26], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10962 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [26]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8271 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7581_Y, Q = \cpu1.fetch.s_validBits [27], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10964 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [27]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8270 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7576_Y, Q = \cpu1.fetch.s_validBits [28], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10966 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [28]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8269 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7571_Y, Q = \cpu1.fetch.s_validBits [29], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10968 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [29]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8268 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7566_Y, Q = \cpu1.fetch.s_validBits [30], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10970 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [30]).
Adding SRST signal on $flatten\cpu1.\fetch.$procdff$8267 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\fetch.$procmux$7561_Y, Q = \cpu1.fetch.s_validBits [31], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10972 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.fetch.s_validBits [31]).
Adding SRST signal on $flatten\cpu1.\exe.$procdff$8078 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\exe.$procmux$6980_Y, Q = \cpu1.exe.wbWriteEnable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$10974 ($sdff) from module or1420SingleCore (D = \cpu1.decode.wbWriteEnable, Q = \cpu1.exe.wbWriteEnable).
Adding SRST signal on $flatten\cpu1.\exe.$procdff$8077 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\exe.$procmux$6985_Y, Q = \cpu1.exe.memLoadMode, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10976 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_exeLoadModeReg, Q = \cpu1.exe.memLoadMode).
Adding SRST signal on $flatten\cpu1.\exe.$procdff$8076 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\exe.$procmux$6990_Y, Q = \cpu1.exe.memStoreMode, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$10978 ($sdff) from module or1420SingleCore (D = \cpu1.decode.memStoreMode, Q = \cpu1.exe.memStoreMode).
Adding EN signal on $flatten\cpu1.\exe.$procdff$8075 ($dff) from module or1420SingleCore (D = \cpu1.decode.wbWriteIndex, Q = \cpu1.exe.wbWriteIndex).
Adding SRST signal on $flatten\cpu1.\exe.$procdff$8074 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:117$5163_Y, Q = \cpu1.exe.s_exceptionPrefixReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$10981 ($sdff) from module or1420SingleCore (D = 1'0, Q = \cpu1.exe.s_exceptionPrefixReg).
Adding EN signal on $flatten\cpu1.\exe.$procdff$8073 ($dff) from module or1420SingleCore (D = \cpu1.exe.s_delaySlotNext, Q = \cpu1.exe.s_delaySlotReg).
Adding EN signal on $flatten\cpu1.\exe.$procdff$8072 ($dff) from module or1420SingleCore (D = \cpu1.decode.exeProgramCounter, Q = \cpu1.exe.s_jumpPcReg).
Adding EN signal on $flatten\cpu1.\exe.$procdff$8071 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y, Q = \cpu1.exe.s_savedPcReg).
Adding EN signal on $flatten\cpu1.\exe.$procdff$8070 ($dff) from module or1420SingleCore (D = \cpu1.exe.s_memStoreDataNext, Q = \cpu1.exe.memStoreData).
Adding EN signal on $flatten\cpu1.\exe.$procdff$8069 ($dff) from module or1420SingleCore (D = \cpu1.exe.s_carryReg, Q = \cpu1.exe.s_savedCarryReg).
Adding EN signal on $flatten\cpu1.\exe.$procdff$8068 ($dff) from module or1420SingleCore (D = \cpu1.exe.s_carryNext, Q = \cpu1.exe.s_carryReg).
Adding EN signal on $flatten\cpu1.\exe.$procdff$8067 ($dff) from module or1420SingleCore (D = \cpu1.exe.s_flagReg, Q = \cpu1.exe.s_savedFlagReg).
Adding EN signal on $flatten\cpu1.\exe.$procdff$8066 ($dff) from module or1420SingleCore (D = \cpu1.exe.s_flagNext, Q = \cpu1.exe.s_flagReg).
Adding EN signal on $flatten\cpu1.\exe.$procdff$8065 ($dff) from module or1420SingleCore (D = \cpu1.exe.s_writeDataNext, Q = \cpu1.exe.wbWriteData).
Adding EN signal on $flatten\cpu1.\exe.$procdff$8064 ($dff) from module or1420SingleCore (D = \cpu1.exe.customInstructionResult, Q = \cpu1.exe.s_savedCiDataReg).
Adding SRST signal on $flatten\cpu1.\exe.$procdff$8063 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:201$5234_Y, Q = \cpu1.exe.s_savedCiValidReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11019 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.exe.s_savedCiValidReg).
Adding EN signal on $flatten\cpu1.\decode.$procdff$8062 ($dff) from module or1420SingleCore (D = \cpu1.fetch.s_programCounterReg, Q = \cpu1.decode.exeProgramCounter).
Adding EN signal on $flatten\cpu1.\decode.$procdff$8061 ($dff) from module or1420SingleCore (D = \cpu1.decode.s_wbIndexNext, Q = \cpu1.decode.wbWriteIndex).
Adding SRST signal on $auto$ff.cc:266:slice$11022 ($dffe) from module or1420SingleCore (D = { $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:227$5415_Y [3] $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:227$5415_Y [0] }, Q = { \cpu1.decode.wbWriteIndex [3] \cpu1.decode.wbWriteIndex [0] }, rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$11022 ($dffe) from module or1420SingleCore (D = { \cpu1.fetch.instruction [25] \cpu1.fetch.instruction [23:22] }, Q = { \cpu1.decode.wbWriteIndex [4] \cpu1.decode.wbWriteIndex [2:1] }, rval = 3'000).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8060 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$procmux$6930_Y, Q = \cpu1.decode.wbWriteEnable, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11027 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_wbEnableNext, Q = \cpu1.decode.wbWriteEnable).
Adding EN signal on $flatten\cpu1.\decode.$procdff$8059 ($dff) from module or1420SingleCore (D = \cpu1.decode.s_regANext, Q = \cpu1.decode.exePortAData).
Adding SRST signal on $auto$ff.cc:266:slice$11029 ($dffe) from module or1420SingleCore (D = { \cpu1.regs.makeregs[1].ram1.dataOut \cpu1.regs.makeregs[0].ram1.dataOut }, Q = \cpu1.decode.exePortAData [1:0], rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$11029 ($dffe) from module or1420SingleCore (D = $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:416$5666_Y [31:2], Q = \cpu1.decode.exePortAData [31:2], rval = 30'000000000000000000000000000000).
Adding EN signal on $flatten\cpu1.\decode.$procdff$8058 ($dff) from module or1420SingleCore (D = \cpu1.decode.s_regBNext, Q = \cpu1.decode.exePortBData).
Adding EN signal on $flatten\cpu1.\decode.$procdff$8057 ($dff) from module or1420SingleCore (D = \cpu1.decode.s_exeAdderCntrlNext, Q = \cpu1.decode.exeAdderCntrl).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8056 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$procmux$6919_Y, Q = \cpu1.decode.exeUpdateFlags, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11036 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_exeUpdateFlagsNext, Q = \cpu1.decode.exeUpdateFlags).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8055 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$2\memStoreMode[1:0], Q = \cpu1.decode.memStoreMode, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11038 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_storeModeNext, Q = \cpu1.decode.memStoreMode).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8054 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$2\s_exeLoadModeReg[2:0], Q = \cpu1.decode.s_exeLoadModeReg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11040 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_loadModeNext, Q = \cpu1.decode.s_exeLoadModeReg).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8053 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$procmux$6896_Y, Q = \cpu1.decode.exeJumpMode, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11042 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_jumpModeNext, Q = \cpu1.decode.exeJumpMode).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8052 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$procmux$6891_Y, Q = \cpu1.decode.exeLink, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11044 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_linkNext, Q = \cpu1.decode.exeLink).
Adding EN signal on $flatten\cpu1.\decode.$procdff$8051 ($dff) from module or1420SingleCore (D = \cpu1.decode.s_exeFlagModeNext, Q = \cpu1.decode.exeFlagMode).
Adding SRST signal on $auto$ff.cc:266:slice$11046 ($dffe) from module or1420SingleCore (D = \cpu1.fetch.instruction [24:21], Q = \cpu1.decode.exeFlagMode, rval = 4'1111).
Adding EN signal on $flatten\cpu1.\decode.$procdff$8050 ($dff) from module or1420SingleCore (D = \cpu1.decode.s_exeImmediateNext, Q = \cpu1.decode.exeImmediate).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8049 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$procmux$6882_Y, Q = \cpu1.decode.exeLogicCntrl, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11049 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_exeLogicControlNext, Q = \cpu1.decode.exeLogicCntrl).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8048 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$procmux$6877_Y, Q = \cpu1.decode.exeSprControl, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11051 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_exeSprControlNext, Q = \cpu1.decode.exeSprControl).
Adding EN signal on $flatten\cpu1.\decode.$procdff$8047 ($dff) from module or1420SingleCore (D = \cpu1.decode.s_exeShiftCntrlNext, Q = \cpu1.decode.exeShiftCntrl).
Adding SRST signal on $auto$ff.cc:266:slice$11053 ($dffe) from module or1420SingleCore (D = $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:739$6039_Y, Q = \cpu1.decode.exeShiftCntrl [0], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11053 ($dffe) from module or1420SingleCore (D = $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:739$6039_Y, Q = \cpu1.decode.exeShiftCntrl [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$11053 ($dffe) from module or1420SingleCore (D = $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:739$6039_Y, Q = \cpu1.decode.exeShiftCntrl [2], rval = 1'0).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8046 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$procmux$6870_Y, Q = \cpu1.decode.exeMult, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11057 ($sdff) from module or1420SingleCore (D = \cpu1.decode.e_exeMultNext, Q = \cpu1.decode.exeMult).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8045 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$procmux$6865_Y, Q = \cpu1.decode.exeSoftReset, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11059 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_softResetNext, Q = \cpu1.decode.exeSoftReset).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8044 ($dff) from module or1420SingleCore (D = \cpu1.decode.s_nopDelayNext, Q = \cpu1.decode.s_nopDelayReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11061 ($sdff) from module or1420SingleCore (D = { \cpu1.decode.s_nopDelayReg [0] $flatten\cpu1.\decode.$or$../../../modules/or1420/verilog/decodeStage.v:739$6041_Y }, Q = \cpu1.decode.s_nopDelayReg).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8043 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$procmux$6857_Y, Q = \cpu1.decode.exeRfe, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11063 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_isRfe, Q = \cpu1.decode.exeRfe).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8042 ($dff) from module or1420SingleCore (D = \cpu1.decode.s_rfeDelayNext, Q = \cpu1.decode.s_rfeDelayReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11065 ($sdff) from module or1420SingleCore (D = { \cpu1.decode.s_rfeDelayReg [0] \cpu1.decode.s_isRfe }, Q = \cpu1.decode.s_rfeDelayReg).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8041 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$procmux$6849_Y, Q = \cpu1.decode.s_exceptionModeReg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11067 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_exceptionModeNext, Q = \cpu1.decode.s_exceptionModeReg).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8040 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:764$6085_Y, Q = \cpu1.decode.s_dCacheErrorReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11069 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.decode.s_dCacheErrorReg).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8039 ($dff) from module or1420SingleCore (D = { \cpu1.decode.s_irqRequestNext [3] \cpu1.decode.s_irqRequestReg [1:0] }, Q = \cpu1.decode.s_irqRequestReg [3:1], rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$11071 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_irqRequestNext [3], Q = \cpu1.decode.s_irqRequestReg [3]).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8038 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:788$6124_Y, Q = \cpu1.decode.s_inExcepModeReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11077 ($sdff) from module or1420SingleCore (D = 1'1, Q = \cpu1.decode.s_inExcepModeReg).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8037 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:794$6135_Y, Q = \cpu1.decode.s_flushReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11079 ($sdff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$or$../../../modules/or1420/verilog/decodeStage.v:795$6134_Y, Q = \cpu1.decode.s_flushReg).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8034 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$procmux$6831_Y, Q = \cpu1.decode.s_isCustomReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11081 ($sdff) from module or1420SingleCore (D = \cpu1.decode.s_isCustom, Q = \cpu1.decode.s_isCustomReg).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8032 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:831$6193_Y, Q = \cpu1.decode.s_doneReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11083 ($sdff) from module or1420SingleCore (D = 1'0, Q = \cpu1.decode.s_doneReg).
Adding SRST signal on $flatten\cpu1.\decode.$procdff$8031 ($dff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:836$6202_Y, Q = \cpu1.decode.s_extendedDoneReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11085 ($sdff) from module or1420SingleCore (D = $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:836$6202_Y, Q = \cpu1.decode.s_extendedDoneReg).
Adding EN signal on $flatten\cpu1.\decode.$procdff$8024 ($dff) from module or1420SingleCore (D = \cpu1.fetch.instruction [7:0], Q = \cpu1.decode.customInatructionN).
Adding EN signal on $flatten\cpu1.$procdff$8432 ($dff) from module or1420SingleCore (D = \cpu1.s_rfWriteData, Q = \cpu1.s_wbDataReg).
Adding SRST signal on $flatten\camIf.$procdff$8513 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:77$932_Y, Q = \camIf.s_hzCountReg, rval = 10'1111100111).
Adding EN signal on $auto$ff.cc:266:slice$11091 ($sdff) from module or1420SingleCore (D = $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:77$931_Y, Q = \camIf.s_hzCountReg).
Adding SRST signal on $flatten\camIf.$procdff$8512 ($dff) from module or1420SingleCore (D = $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:76$925_Y [16:0], Q = \camIf.s_khzCountReg, rval = 17'10010001000001001).
Adding SRST signal on $flatten\camIf.$procdff$8511 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:97$958_Y, Q = \camIf.s_grabberSingleShotReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11094 ($sdff) from module or1420SingleCore (D = $flatten\camIf.$and$../../../modules/camera/verilog/camera.v:97$957_Y, Q = \camIf.s_grabberSingleShotReg).
Adding SRST signal on $flatten\camIf.$procdff$8510 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:96$948_Y, Q = \camIf.s_grabberActiveReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11096 ($sdff) from module or1420SingleCore (D = $flatten\camIf.$and$../../../modules/camera/verilog/camera.v:96$947_Y, Q = \camIf.s_grabberActiveReg).
Adding SRST signal on $flatten\camIf.$procdff$8509 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:95$940_Y, Q = \camIf.s_frameBufferBaseReg, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11098 ($sdff) from module or1420SingleCore (D = { \camIf.ciValueB [31:2] 2'00 }, Q = \camIf.s_frameBufferBaseReg).
Adding SRST signal on $flatten\camIf.$procdff$8508 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:127$997_Y, Q = \camIf.s_fpsCountValueReg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11100 ($sdff) from module or1420SingleCore (D = \camIf.s_fpsCountReg, Q = \camIf.s_fpsCountValueReg).
Adding SRST signal on $flatten\camIf.$procdff$8507 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:126$993_Y, Q = \camIf.s_fpsCountReg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$11102 ($sdff) from module or1420SingleCore (D = $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:126$992_Y, Q = \camIf.s_fpsCountReg).
Adding SRST signal on $flatten\camIf.$procdff$8506 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:125$986_Y, Q = \camIf.s_pclkCountValueReg, rval = 17'00000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$11104 ($sdff) from module or1420SingleCore (D = \camIf.s_pclkCountReg, Q = \camIf.s_pclkCountValueReg).
Adding SRST signal on $flatten\camIf.$procdff$8505 ($dff) from module or1420SingleCore (D = $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:124$982_Y, Q = \camIf.s_pclkCountReg, rval = 17'00000000000000000).
Adding EN signal on $flatten\camIf.$procdff$8504 ($dff) from module or1420SingleCore (D = \camIf.s_lineCountReg, Q = \camIf.s_lineCountValueReg).
Adding SRST signal on $flatten\camIf.$procdff$8503 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:123$977_Y, Q = \camIf.s_lineCountReg, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11108 ($sdff) from module or1420SingleCore (D = $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:123$976_Y, Q = \camIf.s_lineCountReg).
Adding EN signal on $flatten\camIf.$procdff$8502 ($dff) from module or1420SingleCore (D = \camIf.s_pixelCountReg, Q = \camIf.s_pixelCountValueReg).
Adding SRST signal on $flatten\camIf.$procdff$8501 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:121$970_Y, Q = \camIf.s_pixelCountReg, rval = 11'00000000000).
Adding EN signal on $auto$ff.cc:266:slice$11111 ($sdff) from module or1420SingleCore (D = $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:121$969_Y, Q = \camIf.s_pixelCountReg).
Adding EN signal on $flatten\camIf.$procdff$8498 ($dff) from module or1420SingleCore (D = \camData, Q = \camIf.s_byte1Reg).
Adding EN signal on $flatten\camIf.$procdff$8497 ($dff) from module or1420SingleCore (D = \camData, Q = \camIf.s_byte2Reg).
Adding EN signal on $flatten\camIf.$procdff$8496 ($dff) from module or1420SingleCore (D = \camData, Q = \camIf.s_byte3Reg).
Adding SRST signal on $flatten\camIf.$procdff$8495 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:221$1055_Y, Q = \camIf.s_grabberRunningReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11116 ($sdff) from module or1420SingleCore (D = \camIf.s_grabberActiveReg, Q = \camIf.s_grabberRunningReg).
Adding SRST signal on $flatten\camIf.$procdff$8494 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:232$1089_Y, Q = \camIf.s_dataValidReg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$11118 ($sdff) from module or1420SingleCore (D = 1'0, Q = \camIf.s_dataValidReg).
Adding EN signal on $flatten\camIf.$procdff$8493 ($dff) from module or1420SingleCore (D = $flatten\camIf.$0\s_nrOfPixelsPerLineReg[8:0], Q = \camIf.s_nrOfPixelsPerLineReg).
Adding EN signal on $flatten\camIf.$procdff$8492 ($dff) from module or1420SingleCore (D = $flatten\camIf.$0\s_addressDataOutReg[31:0], Q = \camIf.s_addressDataOutReg).
Adding SRST signal on $flatten\camIf.$procdff$8491 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:237$1107_Y, Q = \camIf.s_busSelectReg, rval = 9'000000000).
Adding EN signal on $auto$ff.cc:266:slice$11126 ($sdff) from module or1420SingleCore (D = $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:237$1106_Y, Q = \camIf.s_busSelectReg).
Adding SRST signal on $flatten\camIf.$procdff$8490 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:223$1061_Y, Q = \camIf.s_singleShotActionReg, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$11128 ($sdff) from module or1420SingleCore (D = { \camIf.s_singleShotActionReg [0] \camIf.s_grabberSingleShotReg }, Q = \camIf.s_singleShotActionReg).
Adding SRST signal on $flatten\camIf.$procdff$8489 ($dff) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:225$1073_Y, Q = \camIf.s_singleShotDoneReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11130 ($sdff) from module or1420SingleCore (D = 1'1, Q = \camIf.s_singleShotDoneReg).
Adding EN signal on $flatten\camIf.$procdff$8488 ($dff) from module or1420SingleCore (D = \camIf.s_busAddressNext, Q = \camIf.s_busAddressReg).
Adding EN signal on $flatten\camIf.$procdff$8487 ($dff) from module or1420SingleCore (D = $flatten\camIf.$0\s_burstCountReg[8:0], Q = \camIf.s_burstCountReg).
Adding SRST signal on $flatten\camIf.$procdff$8484 ($dff) from module or1420SingleCore (D = $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:234$1096_Y, Q = \camIf.burstSizeOut, rval = 8'00000000).
Adding SRST signal on $flatten\arbiter.$procdff$8588 ($dff) from module or1420SingleCore (D = $flatten\arbiter.$ternary$../../../modules/bus_arbiter/verilog/busArbiter.v:37$339_Y, Q = \arbiter.s_timeOutReg, rval = 16'1111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$11139 ($sdff) from module or1420SingleCore (D = $flatten\arbiter.$sub$../../../modules/bus_arbiter/verilog/busArbiter.v:37$338_Y [14:0], Q = \arbiter.s_timeOutReg [14:0]).
Adding SRST signal on $flatten\arbiter.$procdff$8587 ($dff) from module or1420SingleCore (D = \arbiter.s_activeTransactionNext, Q = \arbiter.s_activeTransactionReg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$11142 ($sdff) from module or1420SingleCore (D = \arbiter.s_activeTransactionNext, Q = \arbiter.s_activeTransactionReg).
Adding SRST signal on $flatten\arbiter.$procdff$8585 ($dff) from module or1420SingleCore (D = \arbiter.s_queueRemovePointerNext, Q = \arbiter.s_queueRemovePointerReg, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11146 ($sdff) from module or1420SingleCore (D = $flatten\arbiter.$add$../../../modules/bus_arbiter/verilog/busArbiter.v:31$310_Y, Q = \arbiter.s_queueRemovePointerReg).
Adding SRST signal on $flatten\arbiter.$procdff$8583 ($dff) from module or1420SingleCore (D = \arbiter.queue.dataReadPort, Q = \arbiter.busGrants, rval = 0).
Adding SRST signal on $flatten\arbiter.$procdff$8582 ($dff) from module or1420SingleCore (D = $flatten\arbiter.$not$../../../modules/bus_arbiter/verilog/busArbiter.v:60$394_Y, Q = \arbiter.busIdle, rval = 1'1).
Adding SRST signal on $flatten\arbiter.$procdff$8581 ($dff) from module or1420SingleCore (D = $flatten\arbiter.$ternary$../../../modules/bus_arbiter/verilog/busArbiter.v:58$387_Y, Q = \arbiter.busErrorOut, rval = 1'0).
Adding SRST signal on $flatten\arbiter.$procdff$8580 ($dff) from module or1420SingleCore (D = $flatten\arbiter.$ternary$../../../modules/bus_arbiter/verilog/busArbiter.v:59$391_Y, Q = \arbiter.endTransactionOut, rval = 1'0).
Adding SRST signal on $flatten\arbiter.$procdff$8579 ($dff) from module or1420SingleCore (D = \arbiter.s_queueRequestsNext, Q = \arbiter.s_queuedRequests, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$11154 ($sdff) from module or1420SingleCore (D = \arbiter.s_queueRequestsNext, Q = \arbiter.s_queuedRequests).
Adding SRST signal on $flatten\arbiter.$procdff$8578 ($dff) from module or1420SingleCore (D = \arbiter.s_queueInsertPointerNext, Q = \arbiter.s_queueInsertPointerReg, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$11158 ($sdff) from module or1420SingleCore (D = $flatten\arbiter.$add$../../../modules/bus_arbiter/verilog/busArbiter.v:75$425_Y, Q = \arbiter.s_queueInsertPointerReg).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$10858 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10858 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$10858 ($sdffe) from module or1420SingleCore.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$10858 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$10858 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$10858 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$10858 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$10424 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11099 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11099 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10709 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$10513 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$10378 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$10378 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$10378 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$10378 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$10378 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10374 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10374 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$10374 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$10374 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$10374 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$10374 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$10374 ($sdffe) from module or1420SingleCore.

67.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 726 unused cells and 986 unused wires.
<suppressed ~791 debug messages>

67.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~50 debug messages>

67.14.9. Rerunning OPT passes. (Maybe there is more to do..)

67.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~489 debug messages>

67.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~114 debug messages>
Removed a total of 38 cells.

67.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11132 ($dffe) from module or1420SingleCore (D = $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:200$1027_Y [1:0], Q = \camIf.s_busAddressReg [1:0], rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$10780 ($sdff) from module or1420SingleCore (D = $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:43$4786_Y [3:0], Q = \flash.quad.s_shift1Reg [3:0], rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$10780 ($sdff) from module or1420SingleCore (D = \flash.quad.s_shift1Next [7:4], Q = \flash.quad.s_shift1Reg [7:4]).
Adding EN signal on $auto$ff.cc:266:slice$11167 ($sdff) from module or1420SingleCore (D = { \flash.quad.s_shift1Reg [2:0] \spiSoIo1 }, Q = \flash.quad.s_shift1Reg [3:0]).
Adding SRST signal on $auto$ff.cc:266:slice$10779 ($sdff) from module or1420SingleCore (D = $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:46$4794_Y [2:0], Q = \flash.quad.s_shift2Reg [2:0], rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10779 ($sdff) from module or1420SingleCore (D = \flash.quad.s_shift2Next [7:3], Q = \flash.quad.s_shift2Reg [7:3]).
Adding EN signal on $auto$ff.cc:266:slice$11178 ($sdff) from module or1420SingleCore (D = { \flash.quad.s_shift2Reg [1:0] \spiIo2 }, Q = \flash.quad.s_shift2Reg [2:0]).
Adding SRST signal on $auto$ff.cc:266:slice$10778 ($sdff) from module or1420SingleCore (D = $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:49$4802_Y [2:0], Q = \flash.quad.s_shift3Reg [2:0], rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$10778 ($sdff) from module or1420SingleCore (D = \flash.quad.s_shift3Next [7:3], Q = \flash.quad.s_shift3Reg [7:3]).
Adding EN signal on $auto$ff.cc:266:slice$11189 ($sdff) from module or1420SingleCore (D = { \flash.quad.s_shift3Reg [1:0] \spiIo3 }, Q = \flash.quad.s_shift3Reg [2:0]).

67.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 1 unused cells and 34 unused wires.
<suppressed ~2 debug messages>

67.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~3 debug messages>

67.14.16. Rerunning OPT passes. (Maybe there is more to do..)

67.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~490 debug messages>

67.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

67.14.20. Executing OPT_DFF pass (perform DFF optimizations).

67.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

67.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.14.23. Rerunning OPT passes. (Maybe there is more to do..)

67.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~490 debug messages>

67.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.14.27. Executing OPT_DFF pass (perform DFF optimizations).

67.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..

67.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.14.30. Finished OPT passes. (There is nothing left to do.)

67.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port or1420SingleCore.$flatten\flash.\single.$auto$mem.cc:328:emit$6652 ($flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650).
Removed top 22 address bits (of 32) from memory init port or1420SingleCore.$flatten\hdmi.\asciiRom.$auto$mem.cc:328:emit$6660 ($flatten\hdmi.\asciiRom.$auto$proc_rom.cc:155:do_switch$6658).
Removed top 21 address bits (of 32) from memory init port or1420SingleCore.$flatten\start.\rom.$auto$mem.cc:328:emit$6656 ($flatten\start.\rom.$auto$proc_rom.cc:155:do_switch$6654).
Removed top 28 address bits (of 32) from memory init port or1420SingleCore.$flatten\uart1.\TXC.$auto$mem.cc:328:emit$6664 ($flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662).
Removed top 4 bits (of 5) from port B of cell or1420SingleCore.$add$../verilog/or1420SingleCore.v:81$234 ($add).
Removed top 5 bits (of 8) from port B of cell or1420SingleCore.$eq$../verilog/or1420SingleCore.v:390$262 ($eq).
Removed top 24 bits (of 32) from port B of cell or1420SingleCore.$or$../verilog/or1420SingleCore.v:824$291 ($or).
Removed top 2 bits (of 10) from port Y of cell or1420SingleCore.$or$../verilog/or1420SingleCore.v:831$306 ($or).
Removed top 2 bits (of 10) from port A of cell or1420SingleCore.$or$../verilog/or1420SingleCore.v:831$307 ($or).
Removed top 2 bits (of 10) from port Y of cell or1420SingleCore.$or$../verilog/or1420SingleCore.v:831$307 ($or).
Removed top 2 bits (of 10) from port A of cell or1420SingleCore.$or$../verilog/or1420SingleCore.v:831$308 ($or).
Removed top 2 bits (of 10) from port Y of cell or1420SingleCore.$or$../verilog/or1420SingleCore.v:831$308 ($or).
Removed top 2 bits (of 10) from port B of cell or1420SingleCore.$or$../verilog/or1420SingleCore.v:831$308 ($or).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$8981 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXC.$add$../../../modules/uart/verilog/uartRx.v:40$2247 ($add).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXC.$eq$../../../modules/uart/verilog/uartRx.v:41$2250 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXC.$sub$../../../modules/uart/verilog/uartRx.v:44$2257 ($sub).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\uart1.\RXC.$procmux$7769_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\uart1.\RXC.$procmux$7781_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\uart1.\RXC.$procmux$7782_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$flatten\uart1.\RXC.$procmux$7783_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:26$2340 ($add).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:27$2341 ($add).
Removed top 4 bits (of 5) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:32$2370 ($add).
Removed top 4 bits (of 5) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$sub$../../../modules/uart/verilog/uartRxFifo.v:33$2374 ($sub).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:61$2434 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$ne$../../../modules/uart/verilog/uartRxFifo.v:63$2441 ($ne).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:65$2448 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:61$2472 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$ne$../../../modules/uart/verilog/uartRxFifo.v:63$2479 ($ne).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:65$2486 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:61$2510 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$ne$../../../modules/uart/verilog/uartRxFifo.v:63$2517 ($ne).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:65$2524 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:61$2548 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$ne$../../../modules/uart/verilog/uartRxFifo.v:63$2555 ($ne).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:65$2562 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:61$2586 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$ne$../../../modules/uart/verilog/uartRxFifo.v:63$2593 ($ne).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:65$2600 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:61$2624 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$ne$../../../modules/uart/verilog/uartRxFifo.v:63$2631 ($ne).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:65$2638 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:61$2662 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$ne$../../../modules/uart/verilog/uartRxFifo.v:63$2669 ($ne).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\RXF.$eq$../../../modules/uart/verilog/uartRxFifo.v:65$2676 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9504 ($eq).
Removed top 4 bits (of 5) from port B of cell or1420SingleCore.$flatten\uart1.\TXC.$sub$../../../modules/uart/verilog/uartTx.v:75$3059 ($sub).
Removed top 4 bits (of 5) from port B of cell or1420SingleCore.$flatten\uart1.\TXC.$eq$../../../modules/uart/verilog/uartTx.v:106$3070 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\TXF.$add$../../../modules/uart/verilog/uartTxFifo.v:14$3097 ($add).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.\TXF.$add$../../../modules/uart/verilog/uartTxFifo.v:15$3098 ($add).
Removed top 15 bits (of 16) from port B of cell or1420SingleCore.$flatten\uart1.\bdg.$sub$../../../modules/uart/verilog/baudGenerator.v:11$3137 ($sub).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$flatten\uart1.\bdg.$sub$../../../modules/uart/verilog/baudGenerator.v:12$3141 ($sub).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:228$2193 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:206$2159 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:112$2210 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:112$2212 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:112$2214 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\uart1.$procmux$7797_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\uart1.$procmux$7802_CMP0 ($eq).
Removed top 1 bits (of 29) from port B of cell or1420SingleCore.$flatten\uart1.$eq$../../../modules/uart/verilog/uartBus.v:36$2001 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9191 ($eq).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.\buffer.$add$../../../modules/sdram/verilog/sdramFifo.v:14$3154 ($add).
Removed top 4 bits (of 13) from mux cell or1420SingleCore.$flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:305$1947 ($mux).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9481 ($eq).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:253$1861 ($sub).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:249$1844 ($eq).
Removed top 13 bits (of 14) from port B of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:194$1802 ($sub).
Removed top 1 bits (of 14) from mux cell or1420SingleCore.$flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:190$1794 ($mux).
Removed top 1 bits (of 14) from mux cell or1420SingleCore.$flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:191$1793 ($mux).
Removed top 12 bits (of 13) from port B of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:191$1792 ($sub).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:169$1773 ($add).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:165$1756 ($add).
Removed top 9 bits (of 10) from port B of cell or1420SingleCore.$flatten\sdram.$eq$../../../modules/sdram/verilog/sdram.v:151$1737 ($eq).
Removed top 9 bits (of 10) from port B of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:144$1721 ($sub).
Removed top 1 bits (of 9) from mux cell or1420SingleCore.$flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:133$1706 ($mux).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1705 ($sub).
Removed top 1 bits (of 9) from port Y of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1705 ($sub).
Removed top 1 bits (of 9) from port A of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1705 ($sub).
Removed top 1 bits (of 9) from port Y of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1704 ($sub).
Removed top 1 bits (of 9) from port A of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1704 ($sub).
Removed top 1 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1704 ($sub).
Removed top 1 bits (of 9) from mux cell or1420SingleCore.$flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:132$1702 ($mux).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1701 ($sub).
Removed top 1 bits (of 9) from port Y of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1701 ($sub).
Removed top 1 bits (of 9) from port A of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1701 ($sub).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1700 ($sub).
Removed top 1 bits (of 9) from port Y of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1700 ($sub).
Removed top 1 bits (of 9) from port A of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1700 ($sub).
Removed top 1 bits (of 9) from port A of cell or1420SingleCore.$flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:131$1698 ($add).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:131$1698 ($add).
Removed top 1 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:130$1697 ($sub).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.\buffer.$add$../../../modules/sdram/verilog/sdramFifo.v:13$3153 ($add).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9439 ($eq).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:82$1622 ($sub).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10070 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10074 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10092 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10083 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9153 ($eq).
Removed top 1 bits (of 5) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9146 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10162 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10111 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10116 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10149 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10166 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10178 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10183 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$opt_dff.cc:195:make_patterns_logic$10486 ($ne).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9615 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9623 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9628 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9654 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9679 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9680 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9681 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9682 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9683 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9684 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9685 ($eq).
Removed top 4 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9686 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9687 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9688 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9689 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9690 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9691 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9692 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9693 ($eq).
Removed top 5 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9694 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9695 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9696 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9697 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9698 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9699 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9700 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9701 ($eq).
Removed top 4 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9702 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9703 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9704 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9705 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9706 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9707 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9708 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:215:map_fsm$9709 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9137 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$10052 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:137$4971 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\cpu1.\loadStore.$eq$../../../modules/or1420/verilog/dCache.v:140$4986 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\cpu1.\loadStore.$procmux$7073_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\cpu1.\loadStore.$procmux$7058_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\cpu1.\loadStore.$procmux$7060_CMP0 ($eq).
Removed top 15 bits (of 16) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$eq$../../../modules/or1420/verilog/sprUnit.v:45$5111 ($eq).
Removed top 14 bits (of 16) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$eq$../../../modules/or1420/verilog/sprUnit.v:46$5117 ($eq).
Removed top 14 bits (of 16) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$eq$../../../modules/or1420/verilog/sprUnit.v:47$5123 ($eq).
Removed top 13 bits (of 16) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$eq$../../../modules/or1420/verilog/sprUnit.v:48$5129 ($eq).
Removed top 7 bits (of 8) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$procmux$7010_CMP0 ($eq).
Removed top 13 bits (of 16) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$eq$../../../modules/or1420/verilog/sprUnit.v:49$5135 ($eq).
Removed top 4 bits (of 32) from mux cell or1420SingleCore.$flatten\cpu1.\sprs.$procmux$6996 ($pmux).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$procmux$6999_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$procmux$7000_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$procmux$7001_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$procmux$7005_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$procmux$7006_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$procmux$7007_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$procmux$7008_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell or1420SingleCore.$flatten\cpu1.\sprs.$procmux$7009_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.$procmux$6956_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.$procmux$6967_CMP0 ($eq).
Removed top 1 bits (of 33) from mux cell or1420SingleCore.$flatten\cpu1.\exe.\addSub.$procmux$6780 ($mux).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\addSub.$procmux$6770_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\addSub.$procmux$6769_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\addSub.$procmux$6768_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\addSub.$procmux$6767_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\addSub.$procmux$6766_CMP0 ($eq).
Removed top 32 bits (of 33) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\addSub.$add$../../../modules/or1420/verilog/adder.v:18$6556 ($add).
Removed top 1 bits (of 33) from port A of cell or1420SingleCore.$flatten\cpu1.\exe.\addSub.$add$../../../modules/or1420/verilog/adder.v:18$6555 ($add).
Removed top 1 bits (of 33) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\addSub.$add$../../../modules/or1420/verilog/adder.v:18$6555 ($add).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\logicU.$procmux$6790_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\logicU.$procmux$6789_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\logicU.$procmux$6788_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\shift.$procmux$6815_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\cpu1.\exe.\shift.$procmux$6816_CMP0 ($eq).
Removed top 1 bits (of 64) from mux cell or1420SingleCore.$flatten\cpu1.\exe.\shift.$ternary$../../../modules/or1420/verilog/shifter.v:17$6537 ($mux).
Removed top 1 bits (of 64) from mux cell or1420SingleCore.$flatten\cpu1.\exe.\shift.$ternary$../../../modules/or1420/verilog/shifter.v:16$6535 ($mux).
Removed top 1 bits (of 64) from mux cell or1420SingleCore.$flatten\cpu1.\exe.\shift.$ternary$../../../modules/or1420/verilog/shifter.v:15$6533 ($mux).
Removed top 1 bits (of 64) from mux cell or1420SingleCore.$flatten\cpu1.\exe.\shift.$ternary$../../../modules/or1420/verilog/shifter.v:14$6531 ($mux).
Removed top 1 bits (of 64) from mux cell or1420SingleCore.$flatten\cpu1.\exe.\shift.$ternary$../../../modules/or1420/verilog/shifter.v:13$6529 ($mux).
Removed top 1 bits (of 32) from mux cell or1420SingleCore.$flatten\cpu1.\exe.\shift.$ternary$../../../modules/or1420/verilog/shifter.v:10$6524 ($mux).
Removed top 2 bits (of 16) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:82$5240 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:101$5262 ($eq).
Removed top 5 bits (of 6) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:131$5294 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:133$5296 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:135$5298 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:137$5300 ($eq).
Removed top 4 bits (of 6) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:139$5302 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:146$5311 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:155$5323 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:159$5329 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:163$5335 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:182$5360 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:189$5370 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:191$5372 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:193$5374 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:200$5381 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:201$5383 ($eq).
Removed top 1 bits (of 5) from mux cell or1420SingleCore.$flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:227$5415 ($mux).
Removed top 3 bits (of 8) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:234$5420 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:350$5568 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:763$6079 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:768$6088 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:769$6089 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9397 ($eq).
Removed cell or1420SingleCore.$flatten\cpu1.\decode.$procmux$6847 ($mux).
Removed top 29 bits (of 30) from port B of cell or1420SingleCore.$flatten\cpu1.\fetch.$add$../../../modules/or1420/verilog/fetchStage.v:62$6223 ($add).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9382 ($eq).
Removed top 4 bits (of 8) from mux cell or1420SingleCore.$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:186$6327 ($mux).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpu1.\fetch.$add$../../../modules/or1420/verilog/fetchStage.v:205$6348 ($add).
Removed top 4 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6371 ($eq).
Removed top 3 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6376 ($eq).
Removed top 3 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6381 ($eq).
Removed top 2 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6386 ($eq).
Removed top 2 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6391 ($eq).
Removed top 2 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6396 ($eq).
Removed top 2 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6401 ($eq).
Removed top 1 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6406 ($eq).
Removed top 1 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6411 ($eq).
Removed top 1 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6416 ($eq).
Removed top 1 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6421 ($eq).
Removed top 1 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6426 ($eq).
Removed top 1 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6431 ($eq).
Removed top 1 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6436 ($eq).
Removed top 1 bits (of 5) from port A of cell or1420SingleCore.$flatten\cpu1.\fetch.$eq$../../../modules/or1420/verilog/fetchStage.v:105$6441 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpuFreq.\cnt[3].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpuFreq.\cnt[2].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpuFreq.\cnt[1].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpuFreq.\cnt[0].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpuFreq.\cnt[4].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\cpuFreq.\cnt[5].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
Removed top 28 bits (of 32) from mux cell or1420SingleCore.$flatten\cpuFreq.$ternary$../../../modules/support/verilog/processorId.v:67$3255 ($mux).
Removed top 28 bits (of 32) from mux cell or1420SingleCore.$flatten\cpuFreq.$ternary$../../../modules/support/verilog/processorId.v:68$3254 ($mux).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\cpuFreq.$sub$../../../modules/support/verilog/processorId.v:28$3245 ($sub).
Removed top 16 bits (of 32) from port Y of cell or1420SingleCore.$flatten\cpuFreq.$sub$../../../modules/support/verilog/processorId.v:28$3245 ($sub).
Removed top 7 bits (of 8) from port B of cell or1420SingleCore.$flatten\ise1.$eq$../../../modules/swapbyteIse/verilog/swapByteIse.v:10$1544 ($eq).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$sub$../../../modules/i2c/verilog/i2cMaster.v:92$3284 ($sub).
Removed top 26 bits (of 32) from port Y of cell or1420SingleCore.$flatten\i2cm.\master.$sub$../../../modules/i2c/verilog/i2cMaster.v:92$3284 ($sub).
Removed top 1 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$eq$../../../modules/i2c/verilog/i2cMaster.v:104$3288 ($eq).
Removed top 1 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$eq$../../../modules/i2c/verilog/i2cMaster.v:106$3302 ($eq).
Removed top 4 bits (of 5) from mux cell or1420SingleCore.$flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:114$3325 ($mux).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$add$../../../modules/i2c/verilog/i2cMaster.v:149$3339 ($add).
Removed top 4 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$eq$../../../modules/i2c/verilog/i2cMaster.v:161$3348 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$eq$../../../modules/i2c/verilog/i2cMaster.v:162$3352 ($eq).
Removed top 4 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$ne$../../../modules/i2c/verilog/i2cMaster.v:163$3357 ($ne).
Removed top 1 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$ne$../../../modules/i2c/verilog/i2cMaster.v:164$3359 ($ne).
Removed top 3 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7528_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7527_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7526_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7525_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7516_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7517_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7518_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7519_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7520_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7522_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7523_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell or1420SingleCore.$flatten\i2cm.\master.$procmux$7524_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell or1420SingleCore.$flatten\i2cm.$eq$../../../modules/i2c/verilog/i2cCustomInstr.v:19$1519 ($eq).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\delayMicro.$sub$../../../modules/delay/verilog/delayIse.v:77$1489 ($sub).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\delayMicro.$eq$../../../modules/delay/verilog/delayIse.v:74$1480 ($eq).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\delayMicro.$sub$../../../modules/delay/verilog/delayIse.v:50$1474 ($sub).
Removed top 26 bits (of 32) from port Y of cell or1420SingleCore.$flatten\delayMicro.$sub$../../../modules/delay/verilog/delayIse.v:50$1474 ($sub).
Removed top 5 bits (of 8) from port B of cell or1420SingleCore.$flatten\delayMicro.$eq$../../../modules/delay/verilog/delayIse.v:37$1464 ($eq).
Removed top 5 bits (of 12) from port A of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 2 bits (of 12) from port B of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 1 bits (of 12) from port Y of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 2 bits (of 7) from port A of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
Removed top 1 bits (of 7) from port B of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
Removed top 6 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 4 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 3 bits (of 13) from port Y of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 2 bits (of 8) from port A of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
Removed top 1 bits (of 8) from port B of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
Removed top 5 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 2 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 1 bits (of 13) from port Y of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 1 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
Removed top 1 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
Removed top 1 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
Removed top 3 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
Removed top 5 bits (of 12) from port A of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 2 bits (of 12) from port B of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 1 bits (of 12) from port Y of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 2 bits (of 7) from port A of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
Removed top 1 bits (of 7) from port B of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
Removed top 6 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 4 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 3 bits (of 13) from port Y of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 2 bits (of 8) from port A of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
Removed top 1 bits (of 8) from port B of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
Removed top 5 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 2 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 1 bits (of 13) from port Y of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 1 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
Removed top 1 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
Removed top 1 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
Removed top 3 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
Removed top 5 bits (of 12) from port A of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 2 bits (of 12) from port B of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 1 bits (of 12) from port Y of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 2 bits (of 7) from port A of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
Removed top 1 bits (of 7) from port B of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
Removed top 6 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 4 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 3 bits (of 13) from port Y of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 2 bits (of 8) from port A of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
Removed top 1 bits (of 8) from port B of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
Removed top 5 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 2 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 1 bits (of 13) from port Y of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 1 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
Removed top 1 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
Removed top 1 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
Removed top 3 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
Removed top 5 bits (of 12) from port A of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 2 bits (of 12) from port B of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 1 bits (of 12) from port Y of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
Removed top 2 bits (of 7) from port A of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
Removed top 1 bits (of 7) from port B of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
Removed top 6 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 4 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 3 bits (of 13) from port Y of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
Removed top 2 bits (of 8) from port A of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
Removed top 1 bits (of 8) from port B of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
Removed top 5 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 2 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 1 bits (of 13) from port Y of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
Removed top 1 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
Removed top 1 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
Removed top 1 bits (of 13) from port A of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
Removed top 3 bits (of 13) from port B of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
Removed top 2 bits (of 7) from port A of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
Removed top 1 bits (of 7) from port B of cell or1420SingleCore.$flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
Removed top 2 bits (of 7) from port A of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
Removed top 1 bits (of 7) from port B of cell or1420SingleCore.$flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
Removed top 2 bits (of 7) from port A of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
Removed top 1 bits (of 7) from port B of cell or1420SingleCore.$flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
Removed top 2 bits (of 7) from port A of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
Removed top 1 bits (of 7) from port B of cell or1420SingleCore.$flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
Removed top 4 bits (of 8) from port B of cell or1420SingleCore.$flatten\converter.$eq$../../../modules/grayscaleCi/verilog/rgb565ISE.v:11$1459 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\ramDma.$procmux$7896_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\ramDma.$procmux$7897_CMP0 ($eq).
Removed top 1 bits (of 11) from mux cell or1420SingleCore.$flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:203$1447 ($mux).
Removed top 1 bits (of 11) from mux cell or1420SingleCore.$flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:204$1446 ($mux).
Removed top 10 bits (of 11) from port B of cell or1420SingleCore.$flatten\ramDma.$sub$../../../modules/ramDmaCi/verilog/ramDmaCi.v:204$1445 ($sub).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$flatten\ramDma.$procmux$7898_CMP0 ($eq).
Removed top 2 bits (of 12) from port A of cell or1420SingleCore.$flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:186$1419 ($add).
Removed top 11 bits (of 12) from port B of cell or1420SingleCore.$flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:186$1419 ($add).
Removed top 1 bits (of 12) from port Y of cell or1420SingleCore.$flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:186$1419 ($add).
Removed top 10 bits (of 11) from port B of cell or1420SingleCore.$flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:176$1416 ($add).
Removed top 11 bits (of 12) from port B of cell or1420SingleCore.$flatten\ramDma.$sub$../../../modules/ramDmaCi/verilog/ramDmaCi.v:174$1409 ($sub).
Removed top 29 bits (of 32) from port B of cell or1420SingleCore.$flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:172$1402 ($add).
Removed top 11 bits (of 12) from port B of cell or1420SingleCore.$flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:166$1388 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9355 ($eq).
Removed top 2 bits (of 10) from FF cell or1420SingleCore.$auto$ff.cc:266:slice$10554 ($sdff).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:59$1318 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:57$1312 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:55$1306 ($eq).
Removed top 3 bits (of 8) from port B of cell or1420SingleCore.$flatten\ramDma.$eq$../../../modules/ramDmaCi/verilog/ramDmaCi.v:33$1291 ($eq).
Removed top 24 bits (of 32) from mux cell or1420SingleCore.$flatten\sevenSegDipSwitch.$ternary$../../../modules/gpio/verilog/gpio.v:92$1286 ($mux).
Removed top 24 bits (of 32) from mux cell or1420SingleCore.$flatten\sevenSegDipSwitch.$ternary$../../../modules/gpio/verilog/gpio.v:91$1287 ($mux).
Removed top 1 bits (of 30) from port B of cell or1420SingleCore.$flatten\sevenSegDipSwitch.$eq$../../../modules/gpio/verilog/gpio.v:50$1252 ($eq).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:17$1228 ($sub).
Removed top 28 bits (of 32) from port Y of cell or1420SingleCore.$flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:17$1228 ($sub).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\scan7segs.$procmux$7912_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\scan7segs.$procmux$7913_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:11$1218 ($sub).
Removed top 15 bits (of 32) from port Y of cell or1420SingleCore.$flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:11$1218 ($sub).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\sobelIse.$lt$../../../modules/sobel/verilog/sobel.v:31$1204 ($lt).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\sobelIse.$lt$../../../modules/sobel/verilog/sobel.v:30$1201 ($lt).
Removed top 2 bits (of 11) from port B of cell or1420SingleCore.$flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1200 ($sub).
Removed top 3 bits (of 13) from port B of cell or1420SingleCore.$flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1199 ($sub).
Removed top 2 bits (of 11) from port B of cell or1420SingleCore.$flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1197 ($sub).
Removed top 2 bits (of 11) from port B of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1196 ($add).
Removed top 2 bits (of 11) from port A of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1195 ($add).
Removed top 3 bits (of 13) from port B of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1195 ($add).
Converting cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1195 ($add) from signed to unsigned.
Removed top 2 bits (of 13) from port Y of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1195 ($add).
Removed top 1 bits (of 9) from port A of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1195 ($add).
Removed top 1 bits (of 10) from port B of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1195 ($add).
Removed top 1 bits (of 11) from port Y of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1195 ($add).
Removed top 2 bits (of 11) from port B of cell or1420SingleCore.$flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1193 ($sub).
Removed top 3 bits (of 13) from port B of cell or1420SingleCore.$flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1192 ($sub).
Removed top 2 bits (of 11) from port B of cell or1420SingleCore.$flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1190 ($sub).
Removed top 2 bits (of 11) from port B of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1189 ($add).
Removed top 2 bits (of 11) from port A of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1188 ($add).
Removed top 3 bits (of 13) from port B of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1188 ($add).
Converting cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1188 ($add) from signed to unsigned.
Removed top 2 bits (of 13) from port Y of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1188 ($add).
Removed top 1 bits (of 9) from port A of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1188 ($add).
Removed top 1 bits (of 10) from port B of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1188 ($add).
Removed top 1 bits (of 11) from port Y of cell or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1188 ($add).
Removed top 24 bits (of 32) from mux cell or1420SingleCore.$flatten\sobelIse.$ternary$../../../modules/sobel/verilog/sobel.v:38$1211 ($mux).
Removed top 3 bits (of 8) from port B of cell or1420SingleCore.$flatten\sobelIse.$eq$../../../modules/sobel/verilog/sobel.v:12$1185 ($eq).
Removed top 3 bits (of 8) from port B of cell or1420SingleCore.$flatten\converterPixel.$eq$../../../modules/sobel/verilog/converterPixel.v:11$1181 ($eq).
Removed top 3 bits (of 8) from port B of cell or1420SingleCore.$flatten\converterPixel1.$eq$../../../modules/sobel/verilog/converterPixel1.v:11$1177 ($eq).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\profiler.\counter0.$add$../../../modules/profileCi/verilog/counter.v:11$3478 ($add).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\profiler.\counter1.$add$../../../modules/profileCi/verilog/counter.v:11$3478 ($add).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\profiler.\counter2.$add$../../../modules/profileCi/verilog/counter.v:11$3478 ($add).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\profiler.\counter3.$add$../../../modules/profileCi/verilog/counter.v:11$3478 ($add).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\profiler.$procmux$7917_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell or1420SingleCore.$flatten\profiler.$eq$../../../modules/profileCi/verilog/profileCi.v:14$1114 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9604 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9596 ($eq).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:236$1101 ($sub).
Removed top 7 bits (of 8) from port B of cell or1420SingleCore.$flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:235$1099 ($sub).
Removed top 7 bits (of 8) from port B of cell or1420SingleCore.$flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:234$1096 ($sub).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9342 ($eq).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\camIf.$add$../../../modules/camera/verilog/camera.v:237$1106 ($add).
Removed top 1 bits (of 9) from port B of cell or1420SingleCore.$flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:239$1111 ($sub).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\camIf.$procmux$7931_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\camIf.$procmux$7932_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\camIf.$procmux$7933_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\camIf.$procmux$7934_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\camIf.$procmux$7935_CMP0 ($eq).
Removed top 4 bits (of 9) from port B of cell or1420SingleCore.$flatten\camIf.$gt$../../../modules/camera/verilog/camera.v:201$1030 ($gt).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9332 ($eq).
Removed top 29 bits (of 32) from port B of cell or1420SingleCore.$flatten\camIf.$add$../../../modules/camera/verilog/camera.v:200$1026 ($add).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:175$1009 ($eq).
Removed top 7 bits (of 8) from port B of cell or1420SingleCore.$flatten\camIf.$add$../../../modules/camera/verilog/camera.v:126$992 ($add).
Removed top 16 bits (of 17) from port B of cell or1420SingleCore.$flatten\camIf.$add$../../../modules/camera/verilog/camera.v:124$982 ($add).
Removed top 10 bits (of 11) from port B of cell or1420SingleCore.$flatten\camIf.$add$../../../modules/camera/verilog/camera.v:123$976 ($add).
Removed top 10 bits (of 11) from port B of cell or1420SingleCore.$flatten\camIf.$add$../../../modules/camera/verilog/camera.v:121$969 ($add).
Removed top 9 bits (of 10) from port B of cell or1420SingleCore.$flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:77$931 ($sub).
Removed top 31 bits (of 32) from port B of cell or1420SingleCore.$flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:76$925 ($sub).
Removed top 15 bits (of 32) from port Y of cell or1420SingleCore.$flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:76$925 ($sub).
Removed top 5 bits (of 8) from port B of cell or1420SingleCore.$flatten\camIf.$eq$../../../modules/camera/verilog/camera.v:66$915 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9160 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9162 ($eq).
Removed top 1 bits (of 5) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9110 ($eq).
Removed top 3 bits (of 5) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9515 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9061 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9101 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9241 ($eq).
Removed top 1 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:66$3496 ($gt).
Removed top 1 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:69$3504 ($gt).
Removed top 2 bits (of 10) from port A of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:73$3521 ($sub).
Removed top 8 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:73$3521 ($sub).
Removed top 1 bits (of 10) from port Y of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:73$3521 ($sub).
Removed top 1 bits (of 10) from port A of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:74$3529 ($sub).
Removed top 8 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:74$3529 ($sub).
Removed top 8 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:75$3531 ($sub).
Removed top 1 bits (of 10) from mux cell or1420SingleCore.$flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:73$3537 ($mux).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:108$3594 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9328 ($eq).
Removed top 29 bits (of 32) from port B of cell or1420SingleCore.$flatten\hdmi.\graphics.$add$../../../modules/hdmi_720p/verilog/graphicsController.v:178$3732 ($add).
Removed top 9 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.\graphics.$add$../../../modules/hdmi_720p/verilog/graphicsController.v:175$3722 ($add).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$8995 ($eq).
Removed top 1 bits (of 8) from FF cell or1420SingleCore.$flatten\hdmi.\asciiRam2.$procdff$8211 ($dff).
Removed top 1 bits (of 8) from FF cell or1420SingleCore.$flatten\hdmi.\asciiRam1.$procdff$8211 ($dff).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9004 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9012 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9539 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9017 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9021 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9025 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9524 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$eq$../../../modules/hdmi_720p/verilog/textController.v:92$4175 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$eq$../../../modules/hdmi_720p/verilog/textController.v:96$4190 ($eq).
Removed top 3 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$ne$../../../modules/hdmi_720p/verilog/textController.v:99$4206 ($ne).
Removed top 3 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$ne$../../../modules/hdmi_720p/verilog/textController.v:100$4211 ($ne).
Removed top 3 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$eq$../../../modules/hdmi_720p/verilog/textController.v:101$4218 ($eq).
Removed top 3 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$eq$../../../modules/hdmi_720p/verilog/textController.v:102$4223 ($eq).
Removed top 5 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:122$4258 ($sub).
Removed top 1 bits (of 7) from port A of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:122$4259 ($sub).
Removed top 5 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:122$4259 ($sub).
Removed top 1 bits (of 11) from mux cell or1420SingleCore.$flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:126$4263 ($mux).
Removed top 1 bits (of 7) from port A of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:130$4265 ($sub).
Removed top 3 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:130$4265 ($sub).
Removed top 4 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:131$4266 ($sub).
Removed top 2 bits (of 7) from port A of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:137$4272 ($sub).
Removed top 5 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:137$4272 ($sub).
Removed top 1 bits (of 7) from port Y of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:137$4272 ($sub).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$procmux$7271_CMP0 ($eq).
Removed top 13 bits (of 14) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:167$4281 ($add).
Removed top 7 bits (of 8) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:177$4289 ($add).
Removed top 10 bits (of 32) from mux cell or1420SingleCore.$flatten\hdmi.\textC1.$procmux$7266 ($pmux).
Removed top 6 bits (of 8) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:195$4300 ($sub).
Removed top 1 bits (of 8) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$eq$../../../modules/hdmi_720p/verilog/textController.v:195$4301 ($eq).
Removed top 5 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:196$4304 ($sub).
Removed top 6 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:214$4322 ($sub).
Removed top 6 bits (of 13) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:216$4324 ($add).
Removed top 6 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:221$4325 ($add).
Removed top 6 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:227$4327 ($sub).
Removed top 6 bits (of 7) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:243$4333 ($add).
Removed top 6 bits (of 13) from port A of cell or1420SingleCore.$flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:256$4334 ($mul).
Removed top 6 bits (of 13) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:256$4334 ($mul).
Removed top 6 bits (of 13) from port A of cell or1420SingleCore.$flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4336 ($mul).
Removed top 6 bits (of 13) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4336 ($mul).
Removed top 7 bits (of 13) from port A of cell or1420SingleCore.$flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4337 ($mul).
Removed top 6 bits (of 13) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4337 ($mul).
Removed top 6 bits (of 13) from port A of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340 ($sub).
Removed top 11 bits (of 13) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340 ($sub).
Removed top 5 bits (of 13) from port Y of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340 ($sub).
Removed top 7 bits (of 13) from port A of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341 ($sub).
Removed top 11 bits (of 13) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341 ($sub).
Removed top 6 bits (of 13) from port Y of cell or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341 ($sub).
Removed top 1 bits (of 8) from mux cell or1420SingleCore.$flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:261$4346 ($mux).
Removed top 1 bits (of 8) from mux cell or1420SingleCore.$flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:261$4347 ($mux).
Removed top 6 bits (of 13) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:263$4351 ($add).
Removed top 6 bits (of 13) from port B of cell or1420SingleCore.$flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:263$4353 ($add).
Removed top 10 bits (of 11) from port B of cell or1420SingleCore.$flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:167$4412 ($sub).
Removed top 9 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:209$4428 ($sub).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\hdmi.\generator.$procmux$7174_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\hdmi.\generator.$procmux$7192_CMP0 ($eq).
Removed top 1 bits (of 28) from port B of cell or1420SingleCore.$flatten\hdmi.\graphics.$eq$../../../modules/hdmi_720p/verilog/graphicsController.v:65$3493 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\hdmi.$procmux$7940_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:382$862 ($add).
Removed top 26 bits (of 27) from port B of cell or1420SingleCore.$flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:357$827 ($sub).
Removed top 5 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:160$786 ($sub).
Removed top 6 bits (of 11) from port B of cell or1420SingleCore.$flatten\hdmi.$ge$../../../modules/hdmi_720p/verilog/screens.v:150$778 ($ge).
Removed top 1 bits (of 11) from port B of cell or1420SingleCore.$flatten\hdmi.$lt$../../../modules/hdmi_720p/verilog/screens.v:150$777 ($lt).
Removed top 1 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.$ge$../../../modules/hdmi_720p/verilog/screens.v:145$769 ($ge).
Removed top 5 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.$ge$../../../modules/hdmi_720p/verilog/screens.v:135$755 ($ge).
Removed top 5 bits (of 10) from port A of cell or1420SingleCore.$flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:130$750 ($add).
Removed top 1 bits (of 10) from port A of cell or1420SingleCore.$flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:89$744 ($add).
Removed top 1 bits (of 11) from port B of cell or1420SingleCore.$flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:86$741 ($add).
Removed top 1 bits (of 11) from port A of cell or1420SingleCore.$flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:85$740 ($add).
Removed top 1 bits (of 11) from port B of cell or1420SingleCore.$flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:85$740 ($add).
Removed top 1 bits (of 11) from port A of cell or1420SingleCore.$flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:84$738 ($sub).
Removed top 1 bits (of 11) from port B of cell or1420SingleCore.$flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:84$738 ($sub).
Removed cell or1420SingleCore.$auto$ff.cc:266:slice$11072 ($dff).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$opt_dff.cc:195:make_patterns_logic$11088 ($ne).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9237 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$auto$opt_dff.cc:195:make_patterns_logic$11125 ($ne).
Removed top 4 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:84$4455 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:87$4467 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:88$4471 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:89$4475 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:90$4479 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:90$4481 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:91$4485 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:103$4495 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:104$4499 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:120$4508 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:121$4510 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:122$4512 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:123$4514 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:124$4516 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:125$4518 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:126$4520 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:127$4522 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:128$4525 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:128$4527 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:128$4529 ($eq).
Removed top 5 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7150_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7149_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:131$4546 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:131$4547 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:131$4549 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:131$4551 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:132$4553 ($eq).
Removed top 4 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7148_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7147_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$sub$../../../modules/spi/verilog/spiShiftSingle.v:133$4559 ($sub).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7146_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7145_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7144_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7143_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7142_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7141_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7140_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7139_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7138_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7137_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7135_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7133_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7132_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7131_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7130_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7129_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7127_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7125_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7124_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7123_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7122_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:194$4664 ($mux).
Removed top 1 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:192$4666 ($mux).
Removed top 4 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:197$4668 ($eq).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:197$4669 ($mux).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:199$4671 ($mux).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:201$4673 ($mux).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:203$4675 ($mux).
Removed top 3 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:206$4682 ($mux).
Removed top 3 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:205$4683 ($mux).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:208$4685 ($mux).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:210$4687 ($mux).
Removed top 4 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:212$4689 ($mux).
Removed top 3 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:214$4691 ($mux).
Removed top 2 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:218$4699 ($mux).
Removed top 2 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:217$4700 ($mux).
Removed top 2 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:216$4701 ($mux).
Removed top 1 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:220$4703 ($mux).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:222$4705 ($mux).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:224$4707 ($mux).
Removed top 5 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7111_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7109_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7107_CMP0 ($eq).
Removed top 4 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:265$4727 ($mux).
Removed top 4 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:267$4729 ($mux).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7105_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:269$4731 ($mux).
Removed top 3 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:271$4733 ($mux).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7103_CMP0 ($eq).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:273$4735 ($mux).
Removed top 4 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:275$4737 ($mux).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7101_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:277$4739 ($mux).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:279$4741 ($mux).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7099_CMP0 ($eq).
Removed top 2 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:280$4743 ($mux).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:281$4745 ($mux).
Removed top 4 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:282$4747 ($mux).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:283$4749 ($mux).
Removed top 3 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:284$4751 ($mux).
Removed top 5 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:285$4753 ($mux).
Removed top 4 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:286$4755 ($mux).
Removed top 1 bits (of 6) from mux cell or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:287$4757 ($mux).
Removed top 2 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:299$4761 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$procmux$7089_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$auto$opt_dff.cc:195:make_patterns_logic$10630 ($ne).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\flash.\quad.$sub$../../../modules/spi/verilog/spiShiftQuad.v:67$4816 ($sub).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:163$4906 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\flash.\quad.$sub$../../../modules/spi/verilog/spiShiftQuad.v:116$4871 ($sub).
Removed top 1 bits (of 4) from mux cell or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:113$4875 ($mux).
Removed top 3 bits (of 4) from mux cell or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:130$4882 ($mux).
Removed top 2 bits (of 4) from mux cell or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:131$4884 ($mux).
Removed top 2 bits (of 4) from mux cell or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:132$4886 ($mux).
Removed top 2 bits (of 4) from mux cell or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:135$4888 ($mux).
Removed top 3 bits (of 4) from mux cell or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:137$4890 ($mux).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:162$4901 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\flash.\quad.$eq$../../../modules/spi/verilog/spiShiftQuad.v:163$4905 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\flash.$procmux$7956_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$flatten\flash.$procmux$7955_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\flash.$procmux$7954_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\flash.$procmux$7953_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\flash.$procmux$7952_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell or1420SingleCore.$flatten\flash.$procmux$7957_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell or1420SingleCore.$flatten\flash.\single.$ne$../../../modules/spi/verilog/spiShiftSingle.v:69$4447 ($ne).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$flatten\flash.$eq$../../../modules/spi/verilog/spiBus.v:72$668 ($eq).
Removed top 6 bits (of 8) from port B of cell or1420SingleCore.$flatten\flash.$eq$../../../modules/spi/verilog/spiBus.v:71$665 ($eq).
Removed top 5 bits (of 8) from port B of cell or1420SingleCore.$flatten\flash.$eq$../../../modules/spi/verilog/spiBus.v:45$634 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9275 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9270 ($eq).
Removed top 10 bits (of 11) from port B of cell or1420SingleCore.$flatten\start.$add$../../../modules/bios/verilog/bios.v:56$591 ($add).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\start.$sub$../../../modules/bios/verilog/bios.v:54$584 ($sub).
Removed top 1 bits (of 9) from port A of cell or1420SingleCore.$flatten\start.$sub$../../../modules/bios/verilog/bios.v:53$582 ($sub).
Removed top 8 bits (of 9) from port B of cell or1420SingleCore.$flatten\start.$sub$../../../modules/bios/verilog/bios.v:53$582 ($sub).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9266 ($eq).
Removed top 2 bits (of 4) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9583 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$opt_dff.cc:195:make_patterns_logic$10623 ($ne).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9565 ($eq).
Removed top 4 bits (of 5) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9574 ($eq).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9556 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9587 ($eq).
Removed top 1 bits (of 6) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9124 ($eq).
Removed top 1 bits (of 4) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9117 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$auto$fsm_map.cc:77:implement_pattern_cache$9548 ($eq).
Removed top 4 bits (of 5) from port B of cell or1420SingleCore.$flatten\arbiter.$add$../../../modules/bus_arbiter/verilog/busArbiter.v:75$425 ($add).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\arbiter.$procmux$7970_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell or1420SingleCore.$flatten\arbiter.$procmux$7971_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell or1420SingleCore.$flatten\arbiter.$procmux$7972_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell or1420SingleCore.$flatten\arbiter.$procmux$7975 ($pmux).
Removed top 1 bits (of 2) from port B of cell or1420SingleCore.$flatten\arbiter.$procmux$7977_CMP0 ($eq).
Removed top 15 bits (of 16) from port B of cell or1420SingleCore.$flatten\arbiter.$sub$../../../modules/bus_arbiter/verilog/busArbiter.v:37$338 ($sub).
Removed top 4 bits (of 5) from port B of cell or1420SingleCore.$flatten\arbiter.$add$../../../modules/bus_arbiter/verilog/busArbiter.v:31$310 ($add).
Removed top 1 bits (of 10) from mux cell or1420SingleCore.$flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:74$3536 ($mux).
Removed top 1 bits (of 4) from mux cell or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:114$4874 ($mux).
Removed top 1 bits (of 10) from port Y of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:74$3529 ($sub).
Removed top 1 bits (of 10) from mux cell or1420SingleCore.$flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:75$3535 ($mux).
Removed top 1 bits (of 4) from mux cell or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:115$4873 ($mux).
Removed top 1 bits (of 10) from port Y of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:75$3531 ($sub).
Removed top 1 bits (of 10) from port A of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:75$3531 ($sub).
Removed top 1 bits (of 10) from mux cell or1420SingleCore.$flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:76$3534 ($mux).
Removed top 1 bits (of 4) from mux cell or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:116$4872 ($mux).
Removed top 1 bits (of 10) from port Y of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:76$3533 ($sub).
Removed top 1 bits (of 10) from port A of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:76$3533 ($sub).
Removed top 8 bits (of 10) from port B of cell or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:76$3533 ($sub).
Removed top 15 bits (of 32) from wire or1420SingleCore.$flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:76$925_Y.
Removed top 1 bits (of 5) from wire or1420SingleCore.$flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:227$5415_Y.
Removed top 28 bits (of 32) from wire or1420SingleCore.$flatten\cpuFreq.$0\s_procFreqIdReg[31:0].
Removed top 16 bits (of 32) from wire or1420SingleCore.$flatten\cpuFreq.$sub$../../../modules/support/verilog/processorId.v:28$3245_Y.
Removed top 28 bits (of 32) from wire or1420SingleCore.$flatten\cpuFreq.$ternary$../../../modules/support/verilog/processorId.v:68$3254_Y.
Removed top 26 bits (of 32) from wire or1420SingleCore.$flatten\delayMicro.$sub$../../../modules/delay/verilog/delayIse.v:50$1474_Y.
Removed top 1 bits (of 4) from wire or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:114$4874_Y.
Removed top 2 bits (of 4) from wire or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:115$4873_Y.
Removed top 2 bits (of 4) from wire or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:116$4872_Y.
Removed top 3 bits (of 4) from wire or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:130$4882_Y.
Removed top 2 bits (of 4) from wire or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:131$4884_Y.
Removed top 2 bits (of 4) from wire or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:132$4886_Y.
Removed top 2 bits (of 4) from wire or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:135$4888_Y.
Removed top 3 bits (of 4) from wire or1420SingleCore.$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:137$4890_Y.
Removed top 1 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:191$4667_Y.
Removed top 1 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:193$4665_Y.
Removed top 5 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:201$4673_Y.
Removed top 5 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:203$4675_Y.
Removed top 3 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:205$4683_Y.
Removed top 4 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:206$4682_Y.
Removed top 5 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:208$4685_Y.
Removed top 5 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:210$4687_Y.
Removed top 4 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:212$4689_Y.
Removed top 3 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:214$4691_Y.
Removed top 2 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:216$4701_Y.
Removed top 2 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:217$4700_Y.
Removed top 2 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:218$4699_Y.
Removed top 1 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:220$4703_Y.
Removed top 5 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:222$4705_Y.
Removed top 5 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:224$4707_Y.
Removed top 4 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:265$4727_Y.
Removed top 4 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:267$4729_Y.
Removed top 5 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:269$4731_Y.
Removed top 3 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:271$4733_Y.
Removed top 5 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:273$4735_Y.
Removed top 4 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:275$4737_Y.
Removed top 1 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:277$4739_Y.
Removed top 4 bits (of 6) from wire or1420SingleCore.$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:286$4755_Y.
Removed top 1 bits (of 10) from wire or1420SingleCore.$flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:74$3529_Y.
Removed top 1 bits (of 11) from wire or1420SingleCore.$flatten\hdmi.\textC1.$0\screenHeight[10:0].
Removed top 3 bits (of 7) from wire or1420SingleCore.$flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:122$4259_Y.
Removed top 1 bits (of 8) from wire or1420SingleCore.$flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:261$4346_Y.
Removed top 1 bits (of 11) from wire or1420SingleCore.$flatten\ramDma.$0\s_wordsWrittenReg[10:0].
Removed top 1 bits (of 11) from wire or1420SingleCore.$flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:204$1446_Y.
Removed top 15 bits (of 32) from wire or1420SingleCore.$flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:11$1218_Y.
Removed top 28 bits (of 32) from wire or1420SingleCore.$flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:17$1228_Y.
Removed top 1 bits (of 9) from wire or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1700_Y.
Removed top 1 bits (of 9) from wire or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1701_Y.
Removed top 1 bits (of 9) from wire or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1704_Y.
Removed top 1 bits (of 9) from wire or1420SingleCore.$flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1705_Y.
Removed top 1 bits (of 14) from wire or1420SingleCore.$flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:190$1794_Y.
Removed top 1 bits (of 14) from wire or1420SingleCore.$flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:191$1793_Y.
Removed top 4 bits (of 13) from wire or1420SingleCore.$flatten\sdram.$ternary$../../../modules/sdram/verilog/sdram.v:305$1947_Y.
Removed top 24 bits (of 32) from wire or1420SingleCore.$flatten\sevenSegDipSwitch.$ternary$../../../modules/gpio/verilog/gpio.v:91$1287_Y.
Removed top 24 bits (of 32) from wire or1420SingleCore.$flatten\sevenSegDipSwitch.$ternary$../../../modules/gpio/verilog/gpio.v:92$1286_Y.
Removed top 3 bits (of 13) from wire or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1188_Y.
Removed top 3 bits (of 13) from wire or1420SingleCore.$flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1195_Y.
Removed top 2 bits (of 10) from wire or1420SingleCore.$or$../verilog/or1420SingleCore.v:831$306_Y.
Removed top 2 bits (of 10) from wire or1420SingleCore.$or$../verilog/or1420SingleCore.v:831$307_Y.
Removed top 24 bits (of 32) from wire or1420SingleCore.sGpioAddressData.
Removed top 4 bits (of 8) from wire or1420SingleCore.s_cpu1BurstSize.
Removed top 2 bits (of 10) from wire or1420SingleCore.s_ramDmaBurstSize.
Removed top 24 bits (of 32) from wire or1420SingleCore.s_sobelResult.

67.16. Executing PEEPOPT pass (run peephole optimizers).

67.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 0 unused cells and 65 unused wires.
<suppressed ~1 debug messages>

67.18. Executing SHARE pass (SAT-based resource sharing).
Found 70 cells in module or1420SingleCore that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\uart1.\TXF.\fifoMem.$memrd$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:10$6640 ($memrd):
    Found 15 activation_patterns using ctrl signal { \uart1.s_lineControlReg [5] \uart1.s_lineControlReg [3] \uart1.s_lineControlReg [1] $flatten\uart1.\TXC.$eq$../../../modules/uart/verilog/uartTx.v:61$3042_Y \uart1.TXC.s_loadShifter $flatten\uart1.\RXC.$procmux$7770_CMP $flatten\uart1.\RXC.$procmux$7769_CMP $flatten\uart1.\RXC.$procmux$7768_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\uart1.\TXC.$auto$mem.cc:282:emit$6663 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal $flatten\uart1.\TXC.$logic_and$../../../modules/uart/verilog/uartTx.v:46$3026_Y.
    No candidates found.
  Analyzing resource sharing options for $flatten\uart1.\RXF.\fifoMem.$memrd$\s_memory$../../../modules/uart/verilog/uartFifoMemory.v:10$6640 ($memrd):
    Found 1 activation_patterns using ctrl signal { \uart1.s_busAddressReg [2] \uart1.s_lineControlReg [7] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4337 ($mul):
    Found 1 activation_patterns using ctrl signal \hdmi.textC1.s_smallCharsReg.
    Found 2 candidates: $flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4336 $flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:256$4334
    Analyzing resource sharing with $flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4336 ($mul):
      Found 1 activation_patterns using ctrl signal \hdmi.textC1.s_smallCharsReg.
      Activation pattern for cell $flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4337: \hdmi.textC1.s_smallCharsReg = 1'0
      Activation pattern for cell $flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4336: \hdmi.textC1.s_smallCharsReg = 1'1
      Size of SAT problem: 0 cells, 8 variables, 19 clauses
      According to the SAT solver this pair of cells can be shared.
      Activation signal for $flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4337: $auto$share.cc:977:make_cell_activation_logic$11263
      New cell: $auto$share.cc:667:make_supercell$11270 ($mul)
  Analyzing resource sharing options for $auto$share.cc:667:make_supercell$11270 ($mul):
    Cell is always active. Therefore no sharing is possible.
  Analyzing resource sharing options for $flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:256$4334 ($mul):
    Found 1 activation_patterns using ctrl signal \hdmi.textC1.s_clearScreenCounterReg [13].
    No candidates found.
  Analyzing resource sharing options for $flatten\flash.\single.$auto$mem.cc:282:emit$6651 ($memrd_v2):
    Found 1 activation_patterns using ctrl signal { $flatten\flash.\single.$eq$../../../modules/spi/verilog/spiShiftSingle.v:197$4668_Y \flash.single.s_cntrlReg [5] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[9].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[9].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[8].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[8].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[7].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[7].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[6].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[6].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[5].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[5].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[4].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[4].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[3].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[3].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[31].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[31].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[30].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[30].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[2].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[2].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[29].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[29].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[28].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[28].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[27].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[27].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[26].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[26].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[25].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[25].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[24].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[24].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[23].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[23].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[22].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[22].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[21].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[21].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[20].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[20].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[1].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[19].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[19].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[18].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[18].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[17].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[17].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[16].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[16].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[15].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[15].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[14].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[14].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[13].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[13].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[12].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[12].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[11].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[11].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[10].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[10].ram1.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:416$5665_Y $flatten\cpu1.\decode.$eq$../../../modules/or1420/verilog/decodeStage.v:183$5361_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\regs.\makeregs[0].ram2.$memrd$\mem$../../../modules/or1420/verilog/lutram_32x1.v:10$6570 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu1.\decode.$logic_or$../../../modules/or1420/verilog/decodeStage.v:448$5722_Y $flatten\cpu1.\regs.$eq$../../../modules/or1420/verilog/regiserFile.v:16$5093_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu1.\exe.\mul.$mul$../../../modules/or1420/verilog/multiplier.v:5$6543 ($mul):
    Found 1 activation_patterns using ctrl signal { \cpu1.decode.exeMult \cpu1.decode.exeSprControl [0] $flatten\cpu1.\exe.$logic_or$../../../modules/or1420/verilog/executeStage.v:158$5208_Y }.
    No candidates found.
Removing 2 cells in module or1420SingleCore:
  Removing cell $flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4336 ($mul).
  Removing cell $flatten\hdmi.\textC1.$mul$../../../modules/hdmi_720p/verilog/textController.v:257$4337 ($mul).

67.19. Executing TECHMAP pass (map to technology primitives).

67.19.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

67.19.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~504 debug messages>

67.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~3 debug messages>

67.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 1 unused cells and 4 unused wires.
<suppressed ~4 debug messages>

67.22. Executing TECHMAP pass (map to technology primitives).

67.22.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

67.22.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

67.22.3. Continuing TECHMAP pass.
Using template $paramod$a6723094dea62072dba32ab67b56b3cb58dc0d5a\_80_mul for cells of type $mul.
Using template $paramod$d5ac3eaa3e0b1c94118471f388d9d7b3cb8c35f0\_80_mul for cells of type $mul.
Using template $paramod$90ad58588eee57442a78f93690ad37267c7e5fdf\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$20c936a0792f4d1374c5655c28d1183b326ddc16\_80_mul for cells of type $__mul.
Using template $paramod$30173b88fc90cba8390bd6907a9c1ee7b0ad6bec\_80_mul for cells of type $__mul.
Using template $paramod$dea5bd344db76a97cfc2d2ce1e3c016835e6674d\_80_mul for cells of type $__mul.
Using template $paramod$2b87aee4ebaafa612245fc7fd7616dd6042fdae6\_80_mul for cells of type $__mul.
Using template $paramod$dc95e055b97eb04e6897eea9793b8629dd692b8c\_80_mul for cells of type $__mul.
Using template $paramod$6b575be7a871ec606b9b0767ebd93c7f3c2d2c79\_80_mul for cells of type $__mul.
Using template $paramod$8966f1902fe419d84ad9f3abc17827c8390a13bf\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$03b84beb8485c3ee428314c16d0cabdec4b6c24f\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~735 debug messages>

67.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module or1420SingleCore:
  creating $macc model for $techmap$flatten\cpu1.\exe.\mul.$mul$../../../modules/or1420/verilog/multiplier.v:5$6543.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11286 ($add).
  creating $macc model for $techmap$flatten\cpu1.\exe.\mul.$mul$../../../modules/or1420/verilog/multiplier.v:5$6543.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11283 ($add).
  creating $macc model for $techmap$flatten\cpu1.\exe.\mul.$mul$../../../modules/or1420/verilog/multiplier.v:5$6543.$add$/opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$11276 ($add).
  creating $macc model for $add$../verilog/or1420SingleCore.v:81$234 ($add).
  creating $macc model for $flatten\arbiter.$add$../../../modules/bus_arbiter/verilog/busArbiter.v:31$310 ($add).
  creating $macc model for $flatten\arbiter.$add$../../../modules/bus_arbiter/verilog/busArbiter.v:75$425 ($add).
  creating $macc model for $flatten\arbiter.$sub$../../../modules/bus_arbiter/verilog/busArbiter.v:37$338 ($sub).
  creating $macc model for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:121$969 ($add).
  creating $macc model for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:123$976 ($add).
  creating $macc model for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:124$982 ($add).
  creating $macc model for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:126$992 ($add).
  creating $macc model for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:200$1026 ($add).
  creating $macc model for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:237$1106 ($add).
  creating $macc model for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:234$1096 ($sub).
  creating $macc model for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:235$1099 ($sub).
  creating $macc model for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:236$1101 ($sub).
  creating $macc model for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:239$1111 ($sub).
  creating $macc model for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:76$925 ($sub).
  creating $macc model for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:77$931 ($sub).
  creating $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
  creating $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
  creating $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
  creating $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
  creating $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
  creating $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
  creating $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
  creating $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
  creating $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453 ($add).
  creating $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
  creating $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
  creating $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
  creating $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
  creating $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
  creating $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
  creating $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
  creating $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
  creating $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453 ($add).
  creating $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
  creating $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
  creating $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
  creating $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
  creating $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
  creating $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
  creating $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
  creating $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
  creating $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453 ($add).
  creating $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445 ($add).
  creating $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446 ($add).
  creating $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 ($add).
  creating $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 ($add).
  creating $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449 ($add).
  creating $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 ($add).
  creating $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 ($add).
  creating $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 ($add).
  creating $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453 ($add).
  creating $macc model for $flatten\cpu1.\exe.\addSub.$add$../../../modules/or1420/verilog/adder.v:18$6555 ($add).
  creating $macc model for $flatten\cpu1.\exe.\addSub.$add$../../../modules/or1420/verilog/adder.v:18$6556 ($add).
  creating $macc model for $flatten\cpu1.\fetch.$add$../../../modules/or1420/verilog/fetchStage.v:205$6348 ($add).
  creating $macc model for $flatten\cpu1.\fetch.$add$../../../modules/or1420/verilog/fetchStage.v:62$6223 ($add).
  creating $macc model for $flatten\cpuFreq.$sub$../../../modules/support/verilog/processorId.v:28$3245 ($sub).
  creating $macc model for $flatten\cpuFreq.\cnt[0].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
  creating $macc model for $flatten\cpuFreq.\cnt[1].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
  creating $macc model for $flatten\cpuFreq.\cnt[2].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
  creating $macc model for $flatten\cpuFreq.\cnt[3].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
  creating $macc model for $flatten\cpuFreq.\cnt[4].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
  creating $macc model for $flatten\cpuFreq.\cnt[5].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209 ($add).
  creating $macc model for $flatten\delayMicro.$sub$../../../modules/delay/verilog/delayIse.v:50$1474 ($sub).
  creating $macc model for $flatten\delayMicro.$sub$../../../modules/delay/verilog/delayIse.v:77$1489 ($sub).
  creating $macc model for $flatten\flash.\quad.$sub$../../../modules/spi/verilog/spiShiftQuad.v:116$4871 ($sub).
  creating $macc model for $flatten\flash.\quad.$sub$../../../modules/spi/verilog/spiShiftQuad.v:67$4816 ($sub).
  creating $macc model for $flatten\flash.\single.$sub$../../../modules/spi/verilog/spiShiftSingle.v:133$4559 ($sub).
  creating $macc model for $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:130$750 ($add).
  creating $macc model for $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:382$862 ($add).
  creating $macc model for $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:85$740 ($add).
  creating $macc model for $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:86$741 ($add).
  creating $macc model for $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:89$744 ($add).
  creating $macc model for $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:160$786 ($sub).
  creating $macc model for $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:357$827 ($sub).
  creating $macc model for $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:84$738 ($sub).
  creating $macc model for $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:88$742 ($sub).
  creating $macc model for $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:150$4392 ($sub).
  creating $macc model for $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:151$4393 ($sub).
  creating $macc model for $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:167$4412 ($sub).
  creating $macc model for $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:209$4428 ($sub).
  creating $macc model for $flatten\hdmi.\graphics.$add$../../../modules/hdmi_720p/verilog/graphicsController.v:175$3722 ($add).
  creating $macc model for $flatten\hdmi.\graphics.$add$../../../modules/hdmi_720p/verilog/graphicsController.v:178$3732 ($add).
  creating $macc model for $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:73$3521 ($sub).
  creating $macc model for $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:74$3529 ($sub).
  creating $macc model for $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:75$3531 ($sub).
  creating $macc model for $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:76$3533 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:167$4281 ($add).
  creating $macc model for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:177$4289 ($add).
  creating $macc model for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:216$4324 ($add).
  creating $macc model for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:221$4325 ($add).
  creating $macc model for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:243$4333 ($add).
  creating $macc model for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:263$4350 ($add).
  creating $macc model for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:263$4351 ($add).
  creating $macc model for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:263$4353 ($add).
  creating $macc model for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:264$4356 ($add).
  creating $macc model for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:264$4357 ($add).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:122$4258 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:122$4259 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:130$4265 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:131$4266 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:137$4272 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:195$4300 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:196$4304 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:214$4322 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:227$4327 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:268$4360 ($sub).
  creating $macc model for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:268$4361 ($sub).
  creating $macc model for $flatten\i2cm.\master.$add$../../../modules/i2c/verilog/i2cMaster.v:149$3339 ($add).
  creating $macc model for $flatten\i2cm.\master.$sub$../../../modules/i2c/verilog/i2cMaster.v:92$3284 ($sub).
  creating $macc model for $flatten\profiler.\counter0.$add$../../../modules/profileCi/verilog/counter.v:11$3478 ($add).
  creating $macc model for $flatten\profiler.\counter1.$add$../../../modules/profileCi/verilog/counter.v:11$3478 ($add).
  creating $macc model for $flatten\profiler.\counter2.$add$../../../modules/profileCi/verilog/counter.v:11$3478 ($add).
  creating $macc model for $flatten\profiler.\counter3.$add$../../../modules/profileCi/verilog/counter.v:11$3478 ($add).
  creating $macc model for $flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:172$1402 ($add).
  creating $macc model for $flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:176$1416 ($add).
  creating $macc model for $flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:186$1419 ($add).
  creating $macc model for $flatten\ramDma.$sub$../../../modules/ramDmaCi/verilog/ramDmaCi.v:174$1409 ($sub).
  creating $macc model for $flatten\ramDma.$sub$../../../modules/ramDmaCi/verilog/ramDmaCi.v:204$1445 ($sub).
  creating $macc model for $flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:11$1218 ($sub).
  creating $macc model for $flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:17$1228 ($sub).
  creating $macc model for $flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:131$1698 ($add).
  creating $macc model for $flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:165$1756 ($add).
  creating $macc model for $flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:169$1773 ($add).
  creating $macc model for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:130$1697 ($sub).
  creating $macc model for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1700 ($sub).
  creating $macc model for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1701 ($sub).
  creating $macc model for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1704 ($sub).
  creating $macc model for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1705 ($sub).
  creating $macc model for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:144$1721 ($sub).
  creating $macc model for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:191$1792 ($sub).
  creating $macc model for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:194$1802 ($sub).
  creating $macc model for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:253$1861 ($sub).
  creating $macc model for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:82$1622 ($sub).
  creating $macc model for $flatten\sdram.\buffer.$add$../../../modules/sdram/verilog/sdramFifo.v:13$3153 ($add).
  creating $macc model for $flatten\sdram.\buffer.$add$../../../modules/sdram/verilog/sdramFifo.v:14$3154 ($add).
  creating $macc model for $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1188 ($add).
  creating $macc model for $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1189 ($add).
  creating $macc model for $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1195 ($add).
  creating $macc model for $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1196 ($add).
  creating $macc model for $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:33$1207 ($add).
  creating $macc model for $flatten\sobelIse.$neg$../../../modules/sobel/verilog/sobel.v:30$1202 ($neg).
  creating $macc model for $flatten\sobelIse.$neg$../../../modules/sobel/verilog/sobel.v:31$1205 ($neg).
  creating $macc model for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1190 ($sub).
  creating $macc model for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1192 ($sub).
  creating $macc model for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1193 ($sub).
  creating $macc model for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1197 ($sub).
  creating $macc model for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1199 ($sub).
  creating $macc model for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1200 ($sub).
  creating $macc model for $flatten\start.$add$../../../modules/bios/verilog/bios.v:56$591 ($add).
  creating $macc model for $flatten\start.$sub$../../../modules/bios/verilog/bios.v:53$582 ($sub).
  creating $macc model for $flatten\start.$sub$../../../modules/bios/verilog/bios.v:54$584 ($sub).
  creating $macc model for $flatten\uart1.\RXC.$add$../../../modules/uart/verilog/uartRx.v:40$2247 ($add).
  creating $macc model for $flatten\uart1.\RXC.$sub$../../../modules/uart/verilog/uartRx.v:44$2257 ($sub).
  creating $macc model for $flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:26$2340 ($add).
  creating $macc model for $flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:27$2341 ($add).
  creating $macc model for $flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:32$2370 ($add).
  creating $macc model for $flatten\uart1.\RXF.$sub$../../../modules/uart/verilog/uartRxFifo.v:33$2374 ($sub).
  creating $macc model for $flatten\uart1.\TXC.$sub$../../../modules/uart/verilog/uartTx.v:75$3059 ($sub).
  creating $macc model for $flatten\uart1.\TXF.$add$../../../modules/uart/verilog/uartTxFifo.v:14$3097 ($add).
  creating $macc model for $flatten\uart1.\TXF.$add$../../../modules/uart/verilog/uartTxFifo.v:15$3098 ($add).
  creating $macc model for $flatten\uart1.\bdg.$sub$../../../modules/uart/verilog/baudGenerator.v:11$3137 ($sub).
  creating $macc model for $flatten\uart1.\bdg.$sub$../../../modules/uart/verilog/baudGenerator.v:12$3141 ($sub).
  merging $macc model for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1199 into $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1200.
  merging $macc model for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1197 into $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1200.
  merging $macc model for $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1196 into $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1200.
  merging $macc model for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1192 into $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1193.
  merging $macc model for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1190 into $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1193.
  merging $macc model for $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1189 into $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1193.
  merging $macc model for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1704 into $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1705.
  merging $macc model for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:264$4356 into $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:264$4357.
  merging $macc model for $flatten\cpu1.\exe.\addSub.$add$../../../modules/or1420/verilog/adder.v:18$6555 into $flatten\cpu1.\exe.\addSub.$add$../../../modules/or1420/verilog/adder.v:18$6556.
  merging $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 into $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 into $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 into $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 into $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 into $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 into $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 into $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 into $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 into $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 into $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 into $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 into $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 into $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 into $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 into $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:35$3452 into $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:32$3451 into $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:30$3450 into $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:22$3448 into $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  merging $macc model for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:19$3447 into $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453.
  creating $alu model for $macc $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:82$1622.
  creating $alu model for $macc $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:253$1861.
  creating $alu model for $macc $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:194$1802.
  creating $alu model for $macc $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:191$1792.
  creating $alu model for $macc $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:144$1721.
  creating $alu model for $macc $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:33$1207.
  creating $alu model for $macc $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1701.
  creating $alu model for $macc $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1700.
  creating $alu model for $macc $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:130$1697.
  creating $alu model for $macc $flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:169$1773.
  creating $alu model for $macc $flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:165$1756.
  creating $alu model for $macc $flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:131$1698.
  creating $alu model for $macc $flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:17$1228.
  creating $alu model for $macc $flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:11$1218.
  creating $alu model for $macc $flatten\ramDma.$sub$../../../modules/ramDmaCi/verilog/ramDmaCi.v:204$1445.
  creating $alu model for $macc $flatten\ramDma.$sub$../../../modules/ramDmaCi/verilog/ramDmaCi.v:174$1409.
  creating $alu model for $macc $flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:186$1419.
  creating $alu model for $macc $flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:176$1416.
  creating $alu model for $macc $flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:172$1402.
  creating $alu model for $macc $flatten\profiler.\counter3.$add$../../../modules/profileCi/verilog/counter.v:11$3478.
  creating $alu model for $macc $flatten\profiler.\counter2.$add$../../../modules/profileCi/verilog/counter.v:11$3478.
  creating $alu model for $macc $flatten\profiler.\counter1.$add$../../../modules/profileCi/verilog/counter.v:11$3478.
  creating $alu model for $macc $flatten\profiler.\counter0.$add$../../../modules/profileCi/verilog/counter.v:11$3478.
  creating $alu model for $macc $flatten\i2cm.\master.$sub$../../../modules/i2c/verilog/i2cMaster.v:92$3284.
  creating $alu model for $macc $flatten\i2cm.\master.$add$../../../modules/i2c/verilog/i2cMaster.v:149$3339.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:268$4361.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:268$4360.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:227$4327.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:214$4322.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:196$4304.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:195$4300.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:137$4272.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:131$4266.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:130$4265.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:122$4259.
  creating $alu model for $macc $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:122$4258.
  creating $alu model for $macc $flatten\sobelIse.$neg$../../../modules/sobel/verilog/sobel.v:30$1202.
  creating $alu model for $macc $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:263$4353.
  creating $alu model for $macc $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:263$4351.
  creating $alu model for $macc $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:263$4350.
  creating $alu model for $macc $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:243$4333.
  creating $alu model for $macc $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:221$4325.
  creating $alu model for $macc $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:216$4324.
  creating $alu model for $macc $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:177$4289.
  creating $alu model for $macc $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:167$4281.
  creating $alu model for $macc $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:76$3533.
  creating $alu model for $macc $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:75$3531.
  creating $alu model for $macc $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:74$3529.
  creating $alu model for $macc $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:73$3521.
  creating $alu model for $macc $flatten\hdmi.\graphics.$add$../../../modules/hdmi_720p/verilog/graphicsController.v:178$3732.
  creating $alu model for $macc $flatten\hdmi.\graphics.$add$../../../modules/hdmi_720p/verilog/graphicsController.v:175$3722.
  creating $alu model for $macc $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:209$4428.
  creating $alu model for $macc $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:167$4412.
  creating $alu model for $macc $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:151$4393.
  creating $alu model for $macc $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:150$4392.
  creating $alu model for $macc $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:88$742.
  creating $alu model for $macc $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:84$738.
  creating $alu model for $macc $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:357$827.
  creating $alu model for $macc $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:160$786.
  creating $alu model for $macc $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:89$744.
  creating $alu model for $macc $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:86$741.
  creating $alu model for $macc $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:85$740.
  creating $alu model for $macc $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:382$862.
  creating $alu model for $macc $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:130$750.
  creating $alu model for $macc $flatten\flash.\single.$sub$../../../modules/spi/verilog/spiShiftSingle.v:133$4559.
  creating $alu model for $macc $flatten\flash.\quad.$sub$../../../modules/spi/verilog/spiShiftQuad.v:67$4816.
  creating $alu model for $macc $flatten\flash.\quad.$sub$../../../modules/spi/verilog/spiShiftQuad.v:116$4871.
  creating $alu model for $macc $flatten\delayMicro.$sub$../../../modules/delay/verilog/delayIse.v:77$1489.
  creating $alu model for $macc $flatten\delayMicro.$sub$../../../modules/delay/verilog/delayIse.v:50$1474.
  creating $alu model for $macc $flatten\cpuFreq.\cnt[5].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209.
  creating $alu model for $macc $flatten\cpuFreq.\cnt[4].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209.
  creating $alu model for $macc $flatten\cpuFreq.\cnt[3].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209.
  creating $alu model for $macc $flatten\cpuFreq.\cnt[2].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209.
  creating $alu model for $macc $flatten\cpuFreq.\cnt[1].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209.
  creating $alu model for $macc $flatten\cpuFreq.\cnt[0].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209.
  creating $alu model for $macc $flatten\cpuFreq.$sub$../../../modules/support/verilog/processorId.v:28$3245.
  creating $alu model for $macc $flatten\cpu1.\fetch.$add$../../../modules/or1420/verilog/fetchStage.v:62$6223.
  creating $alu model for $macc $flatten\cpu1.\fetch.$add$../../../modules/or1420/verilog/fetchStage.v:205$6348.
  creating $alu model for $macc $flatten\cpu1.\exe.\addSub.$add$../../../modules/or1420/verilog/adder.v:18$6556.
  creating $alu model for $macc $flatten\sobelIse.$neg$../../../modules/sobel/verilog/sobel.v:31$1205.
  creating $alu model for $macc $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1195.
  creating $alu model for $macc $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1188.
  creating $alu model for $macc $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449.
  creating $alu model for $macc $flatten\sdram.\buffer.$add$../../../modules/sdram/verilog/sdramFifo.v:14$3154.
  creating $alu model for $macc $flatten\sdram.\buffer.$add$../../../modules/sdram/verilog/sdramFifo.v:13$3153.
  creating $alu model for $macc $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446.
  creating $alu model for $macc $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445.
  creating $alu model for $macc $flatten\start.$add$../../../modules/bios/verilog/bios.v:56$591.
  creating $alu model for $macc $flatten\start.$sub$../../../modules/bios/verilog/bios.v:53$582.
  creating $alu model for $macc $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449.
  creating $alu model for $macc $flatten\start.$sub$../../../modules/bios/verilog/bios.v:54$584.
  creating $alu model for $macc $flatten\uart1.\RXC.$add$../../../modules/uart/verilog/uartRx.v:40$2247.
  creating $alu model for $macc $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446.
  creating $alu model for $macc $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445.
  creating $alu model for $macc $flatten\uart1.\RXC.$sub$../../../modules/uart/verilog/uartRx.v:44$2257.
  creating $alu model for $macc $flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:26$2340.
  creating $alu model for $macc $flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:27$2341.
  creating $alu model for $macc $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449.
  creating $alu model for $macc $flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:32$2370.
  creating $alu model for $macc $flatten\uart1.\RXF.$sub$../../../modules/uart/verilog/uartRxFifo.v:33$2374.
  creating $alu model for $macc $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446.
  creating $alu model for $macc $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445.
  creating $alu model for $macc $flatten\uart1.\TXC.$sub$../../../modules/uart/verilog/uartTx.v:75$3059.
  creating $alu model for $macc $flatten\uart1.\TXF.$add$../../../modules/uart/verilog/uartTxFifo.v:14$3097.
  creating $alu model for $macc $flatten\uart1.\TXF.$add$../../../modules/uart/verilog/uartTxFifo.v:15$3098.
  creating $alu model for $macc $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449.
  creating $alu model for $macc $flatten\uart1.\bdg.$sub$../../../modules/uart/verilog/baudGenerator.v:11$3137.
  creating $alu model for $macc $flatten\uart1.\bdg.$sub$../../../modules/uart/verilog/baudGenerator.v:12$3141.
  creating $alu model for $macc $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446.
  creating $alu model for $macc $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445.
  creating $alu model for $macc $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:77$931.
  creating $alu model for $macc $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:76$925.
  creating $alu model for $macc $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:239$1111.
  creating $alu model for $macc $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:236$1101.
  creating $alu model for $macc $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:235$1099.
  creating $alu model for $macc $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:234$1096.
  creating $alu model for $macc $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:237$1106.
  creating $alu model for $macc $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:200$1026.
  creating $alu model for $macc $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:126$992.
  creating $alu model for $macc $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:124$982.
  creating $alu model for $macc $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:123$976.
  creating $alu model for $macc $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:121$969.
  creating $alu model for $macc $flatten\arbiter.$sub$../../../modules/bus_arbiter/verilog/busArbiter.v:37$338.
  creating $alu model for $macc $flatten\arbiter.$add$../../../modules/bus_arbiter/verilog/busArbiter.v:75$425.
  creating $alu model for $macc $flatten\arbiter.$add$../../../modules/bus_arbiter/verilog/busArbiter.v:31$310.
  creating $alu model for $macc $add$../verilog/or1420SingleCore.v:81$234.
  creating $alu model for $macc $techmap$flatten\cpu1.\exe.\mul.$mul$../../../modules/or1420/verilog/multiplier.v:5$6543.$add$/opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$11276.
  creating $alu model for $macc $techmap$flatten\cpu1.\exe.\mul.$mul$../../../modules/or1420/verilog/multiplier.v:5$6543.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11283.
  creating $alu model for $macc $techmap$flatten\cpu1.\exe.\mul.$mul$../../../modules/or1420/verilog/multiplier.v:5$6543.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11286.
  creating $macc cell for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453: $auto$alumacc.cc:365:replace_macc$11295
  creating $macc cell for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453: $auto$alumacc.cc:365:replace_macc$11296
  creating $macc cell for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:133$1705: $auto$alumacc.cc:365:replace_macc$11297
  creating $macc cell for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:28$1200: $auto$alumacc.cc:365:replace_macc$11298
  creating $macc cell for $flatten\sobelIse.$sub$../../../modules/sobel/verilog/sobel.v:27$1193: $auto$alumacc.cc:365:replace_macc$11299
  creating $macc cell for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453: $auto$alumacc.cc:365:replace_macc$11300
  creating $macc cell for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:36$3453: $auto$alumacc.cc:365:replace_macc$11301
  creating $macc cell for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:264$4357: $auto$alumacc.cc:365:replace_macc$11302
  creating $alu model for $flatten\camIf.$gt$../../../modules/camera/verilog/camera.v:201$1030 ($gt): new $alu
  creating $alu model for $flatten\cpu1.\exe.\addSub.$lt$../../../modules/or1420/verilog/adder.v:12$6551 ($lt): new $alu
  creating $alu model for $flatten\cpu1.\exe.\addSub.$lt$../../../modules/or1420/verilog/adder.v:15$6553 ($lt): new $alu
  creating $alu model for $flatten\hdmi.$ge$../../../modules/hdmi_720p/verilog/screens.v:135$755 ($ge): new $alu
  creating $alu model for $flatten\hdmi.$ge$../../../modules/hdmi_720p/verilog/screens.v:145$769 ($ge): new $alu
  creating $alu model for $flatten\hdmi.$ge$../../../modules/hdmi_720p/verilog/screens.v:147$772 ($ge): new $alu
  creating $alu model for $flatten\hdmi.$ge$../../../modules/hdmi_720p/verilog/screens.v:150$778 ($ge): new $alu
  creating $alu model for $flatten\hdmi.$lt$../../../modules/hdmi_720p/verilog/screens.v:135$756 ($lt): new $alu
  creating $alu model for $flatten\hdmi.$lt$../../../modules/hdmi_720p/verilog/screens.v:146$770 ($lt): new $alu
  creating $alu model for $flatten\hdmi.$lt$../../../modules/hdmi_720p/verilog/screens.v:148$774 ($lt): new $alu
  creating $alu model for $flatten\hdmi.$lt$../../../modules/hdmi_720p/verilog/screens.v:150$777 ($lt): new $alu
  creating $alu model for $flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:66$3496 ($gt): new $alu
  creating $alu model for $flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:68$3499 ($gt): new $alu
  creating $alu model for $flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:69$3504 ($gt): new $alu
  creating $alu model for $flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:71$3507 ($gt): new $alu
  creating $alu model for $flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:72$3511 ($gt): new $alu
  creating $alu model for $flatten\ramDma.$gt$../../../modules/ramDmaCi/verilog/ramDmaCi.v:188$1421 ($gt): new $alu
  creating $alu model for $flatten\sdram.$gt$../../../modules/sdram/verilog/sdram.v:135$1707 ($gt): new $alu
  creating $alu model for $flatten\sobelIse.$gt$../../../modules/sobel/verilog/sobel.v:35$1208 ($gt): new $alu
  creating $alu model for $flatten\sobelIse.$lt$../../../modules/sobel/verilog/sobel.v:30$1201 ($lt): new $alu
  creating $alu model for $flatten\sobelIse.$lt$../../../modules/sobel/verilog/sobel.v:31$1204 ($lt): new $alu
  creating $alu model for $flatten\cpu1.\exe.\addSub.$eq$../../../modules/or1420/verilog/adder.v:11$6549 ($eq): merged with $flatten\cpu1.\exe.\addSub.$lt$../../../modules/or1420/verilog/adder.v:12$6551.
  creating $alu cell for $flatten\sobelIse.$lt$../../../modules/sobel/verilog/sobel.v:31$1204: $auto$alumacc.cc:485:replace_alu$11324
  creating $alu cell for $flatten\sobelIse.$lt$../../../modules/sobel/verilog/sobel.v:30$1201: $auto$alumacc.cc:485:replace_alu$11337
  creating $alu cell for $flatten\sobelIse.$gt$../../../modules/sobel/verilog/sobel.v:35$1208: $auto$alumacc.cc:485:replace_alu$11350
  creating $alu cell for $flatten\sdram.$gt$../../../modules/sdram/verilog/sdram.v:135$1707: $auto$alumacc.cc:485:replace_alu$11355
  creating $alu cell for $flatten\ramDma.$gt$../../../modules/ramDmaCi/verilog/ramDmaCi.v:188$1421: $auto$alumacc.cc:485:replace_alu$11360
  creating $alu cell for $flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:72$3511: $auto$alumacc.cc:485:replace_alu$11371
  creating $alu cell for $flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:71$3507: $auto$alumacc.cc:485:replace_alu$11382
  creating $alu cell for $flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:69$3504: $auto$alumacc.cc:485:replace_alu$11393
  creating $alu cell for $flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:68$3499: $auto$alumacc.cc:485:replace_alu$11398
  creating $alu cell for $flatten\hdmi.\graphics.$gt$../../../modules/hdmi_720p/verilog/graphicsController.v:66$3496: $auto$alumacc.cc:485:replace_alu$11409
  creating $alu cell for $flatten\hdmi.$lt$../../../modules/hdmi_720p/verilog/screens.v:150$777: $auto$alumacc.cc:485:replace_alu$11414
  creating $alu cell for $flatten\hdmi.$lt$../../../modules/hdmi_720p/verilog/screens.v:148$774: $auto$alumacc.cc:485:replace_alu$11425
  creating $alu cell for $flatten\hdmi.$lt$../../../modules/hdmi_720p/verilog/screens.v:146$770: $auto$alumacc.cc:485:replace_alu$11430
  creating $alu cell for $flatten\hdmi.$lt$../../../modules/hdmi_720p/verilog/screens.v:135$756: $auto$alumacc.cc:485:replace_alu$11435
  creating $alu cell for $flatten\hdmi.$ge$../../../modules/hdmi_720p/verilog/screens.v:150$778: $auto$alumacc.cc:485:replace_alu$11440
  creating $alu cell for $flatten\hdmi.$ge$../../../modules/hdmi_720p/verilog/screens.v:147$772: $auto$alumacc.cc:485:replace_alu$11449
  creating $alu cell for $flatten\hdmi.$ge$../../../modules/hdmi_720p/verilog/screens.v:145$769: $auto$alumacc.cc:485:replace_alu$11462
  creating $alu cell for $flatten\hdmi.$ge$../../../modules/hdmi_720p/verilog/screens.v:135$755: $auto$alumacc.cc:485:replace_alu$11471
  creating $alu cell for $flatten\cpu1.\exe.\addSub.$lt$../../../modules/or1420/verilog/adder.v:15$6553: $auto$alumacc.cc:485:replace_alu$11480
  creating $alu cell for $flatten\cpu1.\exe.\addSub.$lt$../../../modules/or1420/verilog/adder.v:12$6551, $flatten\cpu1.\exe.\addSub.$eq$../../../modules/or1420/verilog/adder.v:11$6549: $auto$alumacc.cc:485:replace_alu$11493
  creating $alu cell for $flatten\camIf.$gt$../../../modules/camera/verilog/camera.v:201$1030: $auto$alumacc.cc:485:replace_alu$11504
  creating $alu cell for $techmap$flatten\cpu1.\exe.\mul.$mul$../../../modules/or1420/verilog/multiplier.v:5$6543.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul.$add$/opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11286: $auto$alumacc.cc:485:replace_alu$11509
  creating $alu cell for $techmap$flatten\cpu1.\exe.\mul.$mul$../../../modules/or1420/verilog/multiplier.v:5$6543.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last.$add$/opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v:230$11283: $auto$alumacc.cc:485:replace_alu$11512
  creating $alu cell for $techmap$flatten\cpu1.\exe.\mul.$mul$../../../modules/or1420/verilog/multiplier.v:5$6543.$add$/opt/oss-cad-suite/lib/../share/yosys/mul2dsp.v:173$11276: $auto$alumacc.cc:485:replace_alu$11515
  creating $alu cell for $add$../verilog/or1420SingleCore.v:81$234: $auto$alumacc.cc:485:replace_alu$11518
  creating $alu cell for $flatten\arbiter.$add$../../../modules/bus_arbiter/verilog/busArbiter.v:31$310: $auto$alumacc.cc:485:replace_alu$11521
  creating $alu cell for $flatten\arbiter.$add$../../../modules/bus_arbiter/verilog/busArbiter.v:75$425: $auto$alumacc.cc:485:replace_alu$11524
  creating $alu cell for $flatten\arbiter.$sub$../../../modules/bus_arbiter/verilog/busArbiter.v:37$338: $auto$alumacc.cc:485:replace_alu$11527
  creating $alu cell for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:121$969: $auto$alumacc.cc:485:replace_alu$11530
  creating $alu cell for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:123$976: $auto$alumacc.cc:485:replace_alu$11533
  creating $alu cell for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:124$982: $auto$alumacc.cc:485:replace_alu$11536
  creating $alu cell for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:126$992: $auto$alumacc.cc:485:replace_alu$11539
  creating $alu cell for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:200$1026: $auto$alumacc.cc:485:replace_alu$11542
  creating $alu cell for $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:237$1106: $auto$alumacc.cc:485:replace_alu$11545
  creating $alu cell for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:234$1096: $auto$alumacc.cc:485:replace_alu$11548
  creating $alu cell for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:235$1099: $auto$alumacc.cc:485:replace_alu$11551
  creating $alu cell for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:236$1101: $auto$alumacc.cc:485:replace_alu$11554
  creating $alu cell for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:239$1111: $auto$alumacc.cc:485:replace_alu$11557
  creating $alu cell for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:76$925: $auto$alumacc.cc:485:replace_alu$11560
  creating $alu cell for $flatten\camIf.$sub$../../../modules/camera/verilog/camera.v:77$931: $auto$alumacc.cc:485:replace_alu$11563
  creating $alu cell for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445: $auto$alumacc.cc:485:replace_alu$11566
  creating $alu cell for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446: $auto$alumacc.cc:485:replace_alu$11569
  creating $alu cell for $flatten\uart1.\bdg.$sub$../../../modules/uart/verilog/baudGenerator.v:12$3141: $auto$alumacc.cc:485:replace_alu$11572
  creating $alu cell for $flatten\uart1.\bdg.$sub$../../../modules/uart/verilog/baudGenerator.v:11$3137: $auto$alumacc.cc:485:replace_alu$11575
  creating $alu cell for $flatten\converter.\pixel1.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449: $auto$alumacc.cc:485:replace_alu$11578
  creating $alu cell for $flatten\uart1.\TXF.$add$../../../modules/uart/verilog/uartTxFifo.v:15$3098: $auto$alumacc.cc:485:replace_alu$11581
  creating $alu cell for $flatten\uart1.\TXF.$add$../../../modules/uart/verilog/uartTxFifo.v:14$3097: $auto$alumacc.cc:485:replace_alu$11584
  creating $alu cell for $flatten\uart1.\TXC.$sub$../../../modules/uart/verilog/uartTx.v:75$3059: $auto$alumacc.cc:485:replace_alu$11587
  creating $alu cell for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445: $auto$alumacc.cc:485:replace_alu$11590
  creating $alu cell for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446: $auto$alumacc.cc:485:replace_alu$11593
  creating $alu cell for $flatten\uart1.\RXF.$sub$../../../modules/uart/verilog/uartRxFifo.v:33$2374: $auto$alumacc.cc:485:replace_alu$11596
  creating $alu cell for $flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:32$2370: $auto$alumacc.cc:485:replace_alu$11599
  creating $alu cell for $flatten\converter.\pixel2.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449: $auto$alumacc.cc:485:replace_alu$11602
  creating $alu cell for $flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:27$2341: $auto$alumacc.cc:485:replace_alu$11605
  creating $alu cell for $flatten\uart1.\RXF.$add$../../../modules/uart/verilog/uartRxFifo.v:26$2340: $auto$alumacc.cc:485:replace_alu$11608
  creating $alu cell for $flatten\uart1.\RXC.$sub$../../../modules/uart/verilog/uartRx.v:44$2257: $auto$alumacc.cc:485:replace_alu$11611
  creating $alu cell for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445: $auto$alumacc.cc:485:replace_alu$11614
  creating $alu cell for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446: $auto$alumacc.cc:485:replace_alu$11617
  creating $alu cell for $flatten\uart1.\RXC.$add$../../../modules/uart/verilog/uartRx.v:40$2247: $auto$alumacc.cc:485:replace_alu$11620
  creating $alu cell for $flatten\start.$sub$../../../modules/bios/verilog/bios.v:54$584: $auto$alumacc.cc:485:replace_alu$11623
  creating $alu cell for $flatten\converter.\pixel3.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449: $auto$alumacc.cc:485:replace_alu$11626
  creating $alu cell for $flatten\start.$sub$../../../modules/bios/verilog/bios.v:53$582: $auto$alumacc.cc:485:replace_alu$11629
  creating $alu cell for $flatten\start.$add$../../../modules/bios/verilog/bios.v:56$591: $auto$alumacc.cc:485:replace_alu$11632
  creating $alu cell for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:11$3445: $auto$alumacc.cc:485:replace_alu$11635
  creating $alu cell for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:14$3446: $auto$alumacc.cc:485:replace_alu$11638
  creating $alu cell for $flatten\sdram.\buffer.$add$../../../modules/sdram/verilog/sdramFifo.v:13$3153: $auto$alumacc.cc:485:replace_alu$11641
  creating $alu cell for $flatten\sdram.\buffer.$add$../../../modules/sdram/verilog/sdramFifo.v:14$3154: $auto$alumacc.cc:485:replace_alu$11644
  creating $alu cell for $flatten\converter.\pixel4.$add$../../../modules/grayscaleCi/verilog/rgb565Grayscale.v:27$3449: $auto$alumacc.cc:485:replace_alu$11647
  creating $alu cell for $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:27$1188: $auto$alumacc.cc:485:replace_alu$11650
  creating $alu cell for $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:28$1195: $auto$alumacc.cc:485:replace_alu$11653
  creating $alu cell for $flatten\sobelIse.$neg$../../../modules/sobel/verilog/sobel.v:31$1205: $auto$alumacc.cc:485:replace_alu$11656
  creating $alu cell for $flatten\cpu1.\exe.\addSub.$add$../../../modules/or1420/verilog/adder.v:18$6556: $auto$alumacc.cc:485:replace_alu$11659
  creating $alu cell for $flatten\cpu1.\fetch.$add$../../../modules/or1420/verilog/fetchStage.v:205$6348: $auto$alumacc.cc:485:replace_alu$11662
  creating $alu cell for $flatten\cpu1.\fetch.$add$../../../modules/or1420/verilog/fetchStage.v:62$6223: $auto$alumacc.cc:485:replace_alu$11665
  creating $alu cell for $flatten\cpuFreq.$sub$../../../modules/support/verilog/processorId.v:28$3245: $auto$alumacc.cc:485:replace_alu$11668
  creating $alu cell for $flatten\cpuFreq.\cnt[0].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209: $auto$alumacc.cc:485:replace_alu$11671
  creating $alu cell for $flatten\cpuFreq.\cnt[1].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209: $auto$alumacc.cc:485:replace_alu$11674
  creating $alu cell for $flatten\cpuFreq.\cnt[2].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209: $auto$alumacc.cc:485:replace_alu$11677
  creating $alu cell for $flatten\cpuFreq.\cnt[3].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209: $auto$alumacc.cc:485:replace_alu$11680
  creating $alu cell for $flatten\cpuFreq.\cnt[4].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209: $auto$alumacc.cc:485:replace_alu$11683
  creating $alu cell for $flatten\cpuFreq.\cnt[5].dcount.$add$../../../modules/support/verilog/decimalCounter.v:9$3209: $auto$alumacc.cc:485:replace_alu$11686
  creating $alu cell for $flatten\delayMicro.$sub$../../../modules/delay/verilog/delayIse.v:50$1474: $auto$alumacc.cc:485:replace_alu$11689
  creating $alu cell for $flatten\delayMicro.$sub$../../../modules/delay/verilog/delayIse.v:77$1489: $auto$alumacc.cc:485:replace_alu$11692
  creating $alu cell for $flatten\flash.\quad.$sub$../../../modules/spi/verilog/spiShiftQuad.v:116$4871: $auto$alumacc.cc:485:replace_alu$11695
  creating $alu cell for $flatten\flash.\quad.$sub$../../../modules/spi/verilog/spiShiftQuad.v:67$4816: $auto$alumacc.cc:485:replace_alu$11698
  creating $alu cell for $flatten\flash.\single.$sub$../../../modules/spi/verilog/spiShiftSingle.v:133$4559: $auto$alumacc.cc:485:replace_alu$11701
  creating $alu cell for $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:130$750: $auto$alumacc.cc:485:replace_alu$11704
  creating $alu cell for $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:382$862: $auto$alumacc.cc:485:replace_alu$11707
  creating $alu cell for $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:85$740: $auto$alumacc.cc:485:replace_alu$11710
  creating $alu cell for $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:86$741: $auto$alumacc.cc:485:replace_alu$11713
  creating $alu cell for $flatten\hdmi.$add$../../../modules/hdmi_720p/verilog/screens.v:89$744: $auto$alumacc.cc:485:replace_alu$11716
  creating $alu cell for $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:160$786: $auto$alumacc.cc:485:replace_alu$11719
  creating $alu cell for $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:357$827: $auto$alumacc.cc:485:replace_alu$11722
  creating $alu cell for $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:84$738: $auto$alumacc.cc:485:replace_alu$11725
  creating $alu cell for $flatten\hdmi.$sub$../../../modules/hdmi_720p/verilog/screens.v:88$742: $auto$alumacc.cc:485:replace_alu$11728
  creating $alu cell for $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:150$4392: $auto$alumacc.cc:485:replace_alu$11731
  creating $alu cell for $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:151$4393: $auto$alumacc.cc:485:replace_alu$11734
  creating $alu cell for $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:167$4412: $auto$alumacc.cc:485:replace_alu$11737
  creating $alu cell for $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:209$4428: $auto$alumacc.cc:485:replace_alu$11740
  creating $alu cell for $flatten\hdmi.\graphics.$add$../../../modules/hdmi_720p/verilog/graphicsController.v:175$3722: $auto$alumacc.cc:485:replace_alu$11743
  creating $alu cell for $flatten\hdmi.\graphics.$add$../../../modules/hdmi_720p/verilog/graphicsController.v:178$3732: $auto$alumacc.cc:485:replace_alu$11746
  creating $alu cell for $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:73$3521: $auto$alumacc.cc:485:replace_alu$11749
  creating $alu cell for $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:74$3529: $auto$alumacc.cc:485:replace_alu$11752
  creating $alu cell for $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:75$3531: $auto$alumacc.cc:485:replace_alu$11755
  creating $alu cell for $flatten\hdmi.\graphics.$sub$../../../modules/hdmi_720p/verilog/graphicsController.v:76$3533: $auto$alumacc.cc:485:replace_alu$11758
  creating $alu cell for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:167$4281: $auto$alumacc.cc:485:replace_alu$11761
  creating $alu cell for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:177$4289: $auto$alumacc.cc:485:replace_alu$11764
  creating $alu cell for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:216$4324: $auto$alumacc.cc:485:replace_alu$11767
  creating $alu cell for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:221$4325: $auto$alumacc.cc:485:replace_alu$11770
  creating $alu cell for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:243$4333: $auto$alumacc.cc:485:replace_alu$11773
  creating $alu cell for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:263$4350: $auto$alumacc.cc:485:replace_alu$11776
  creating $alu cell for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:263$4351: $auto$alumacc.cc:485:replace_alu$11779
  creating $alu cell for $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:263$4353: $auto$alumacc.cc:485:replace_alu$11782
  creating $alu cell for $flatten\sobelIse.$neg$../../../modules/sobel/verilog/sobel.v:30$1202: $auto$alumacc.cc:485:replace_alu$11785
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:122$4258: $auto$alumacc.cc:485:replace_alu$11788
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:122$4259: $auto$alumacc.cc:485:replace_alu$11791
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:130$4265: $auto$alumacc.cc:485:replace_alu$11794
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:131$4266: $auto$alumacc.cc:485:replace_alu$11797
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:137$4272: $auto$alumacc.cc:485:replace_alu$11800
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:195$4300: $auto$alumacc.cc:485:replace_alu$11803
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:196$4304: $auto$alumacc.cc:485:replace_alu$11806
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:214$4322: $auto$alumacc.cc:485:replace_alu$11809
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:227$4327: $auto$alumacc.cc:485:replace_alu$11812
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340: $auto$alumacc.cc:485:replace_alu$11815
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341: $auto$alumacc.cc:485:replace_alu$11818
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:268$4360: $auto$alumacc.cc:485:replace_alu$11821
  creating $alu cell for $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:268$4361: $auto$alumacc.cc:485:replace_alu$11824
  creating $alu cell for $flatten\i2cm.\master.$add$../../../modules/i2c/verilog/i2cMaster.v:149$3339: $auto$alumacc.cc:485:replace_alu$11827
  creating $alu cell for $flatten\i2cm.\master.$sub$../../../modules/i2c/verilog/i2cMaster.v:92$3284: $auto$alumacc.cc:485:replace_alu$11830
  creating $alu cell for $flatten\profiler.\counter0.$add$../../../modules/profileCi/verilog/counter.v:11$3478: $auto$alumacc.cc:485:replace_alu$11833
  creating $alu cell for $flatten\profiler.\counter1.$add$../../../modules/profileCi/verilog/counter.v:11$3478: $auto$alumacc.cc:485:replace_alu$11836
  creating $alu cell for $flatten\profiler.\counter2.$add$../../../modules/profileCi/verilog/counter.v:11$3478: $auto$alumacc.cc:485:replace_alu$11839
  creating $alu cell for $flatten\profiler.\counter3.$add$../../../modules/profileCi/verilog/counter.v:11$3478: $auto$alumacc.cc:485:replace_alu$11842
  creating $alu cell for $flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:172$1402: $auto$alumacc.cc:485:replace_alu$11845
  creating $alu cell for $flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:176$1416: $auto$alumacc.cc:485:replace_alu$11848
  creating $alu cell for $flatten\ramDma.$add$../../../modules/ramDmaCi/verilog/ramDmaCi.v:186$1419: $auto$alumacc.cc:485:replace_alu$11851
  creating $alu cell for $flatten\ramDma.$sub$../../../modules/ramDmaCi/verilog/ramDmaCi.v:174$1409: $auto$alumacc.cc:485:replace_alu$11854
  creating $alu cell for $flatten\ramDma.$sub$../../../modules/ramDmaCi/verilog/ramDmaCi.v:204$1445: $auto$alumacc.cc:485:replace_alu$11857
  creating $alu cell for $flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:11$1218: $auto$alumacc.cc:485:replace_alu$11860
  creating $alu cell for $flatten\scan7segs.$sub$../../../modules/gpio/verilog/7segScanning.v:17$1228: $auto$alumacc.cc:485:replace_alu$11863
  creating $alu cell for $flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:131$1698: $auto$alumacc.cc:485:replace_alu$11866
  creating $alu cell for $flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:165$1756: $auto$alumacc.cc:485:replace_alu$11869
  creating $alu cell for $flatten\sdram.$add$../../../modules/sdram/verilog/sdram.v:169$1773: $auto$alumacc.cc:485:replace_alu$11872
  creating $alu cell for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:130$1697: $auto$alumacc.cc:485:replace_alu$11875
  creating $alu cell for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1700: $auto$alumacc.cc:485:replace_alu$11878
  creating $alu cell for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:132$1701: $auto$alumacc.cc:485:replace_alu$11881
  creating $alu cell for $flatten\sobelIse.$add$../../../modules/sobel/verilog/sobel.v:33$1207: $auto$alumacc.cc:485:replace_alu$11884
  creating $alu cell for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:144$1721: $auto$alumacc.cc:485:replace_alu$11887
  creating $alu cell for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:191$1792: $auto$alumacc.cc:485:replace_alu$11890
  creating $alu cell for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:194$1802: $auto$alumacc.cc:485:replace_alu$11893
  creating $alu cell for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:253$1861: $auto$alumacc.cc:485:replace_alu$11896
  creating $alu cell for $flatten\sdram.$sub$../../../modules/sdram/verilog/sdram.v:82$1622: $auto$alumacc.cc:485:replace_alu$11899
  created 152 $alu and 8 $macc cells.

67.24. Executing OPT pass (performing simple optimizations).

67.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~16 debug messages>

67.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~5 debug messages>
Removed a total of 1 cells.

67.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~489 debug messages>

67.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

67.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11076 ($sdff) from module or1420SingleCore.

67.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 39 unused cells and 139 unused wires.
<suppressed ~48 debug messages>

67.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~3 debug messages>

67.24.9. Rerunning OPT passes. (Maybe there is more to do..)

67.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~488 debug messages>

67.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.24.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11902 ($sdff) from module or1420SingleCore.

67.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

67.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.24.16. Rerunning OPT passes. (Maybe there is more to do..)

67.24.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~488 debug messages>

67.24.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.24.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.24.20. Executing OPT_DFF pass (perform DFF optimizations).

67.24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..

67.24.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.24.23. Finished OPT passes. (There is nothing left to do.)

67.25. Executing MEMORY pass.

67.25.1. Executing OPT_MEM pass (optimize memories).
or1420SingleCore.$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650: removing const-0 lane 5
Performed a total of 2 transformations.

67.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

67.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing or1420SingleCore.arbiter.queue.s_memory write port 0.
  Analyzing or1420SingleCore.camIf.lineBuffer.memory write port 0.
  Analyzing or1420SingleCore.cpu1.fetch.s_dataMemory write port 0.
  Analyzing or1420SingleCore.cpu1.fetch.s_tagMemory write port 0.
  Analyzing or1420SingleCore.cpu1.loadStore.spm.byteRam0 write port 0.
  Analyzing or1420SingleCore.cpu1.loadStore.spm.byteRam1 write port 0.
  Analyzing or1420SingleCore.cpu1.loadStore.spm.byteRam2 write port 0.
  Analyzing or1420SingleCore.cpu1.loadStore.spm.byteRam3 write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[0].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[0].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[10].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[10].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[11].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[11].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[12].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[12].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[13].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[13].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[14].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[14].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[15].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[15].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[16].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[16].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[17].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[17].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[18].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[18].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[19].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[19].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[1].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[1].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[20].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[20].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[21].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[21].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[22].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[22].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[23].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[23].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[24].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[24].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[25].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[25].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[26].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[26].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[27].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[27].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[28].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[28].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[29].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[29].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[2].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[2].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[30].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[30].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[31].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[31].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[3].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[3].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[4].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[4].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[5].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[5].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[6].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[6].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[7].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[7].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[8].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[8].ram2.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[9].ram1.mem write port 0.
  Analyzing or1420SingleCore.cpu1.regs.makeregs[9].ram2.mem write port 0.
  Analyzing or1420SingleCore.hdmi.LineBuffer1.memory write port 0.
  Analyzing or1420SingleCore.hdmi.LineBuffer2.memory write port 0.
  Analyzing or1420SingleCore.hdmi.asciiRam1.memory write port 0.
  Analyzing or1420SingleCore.hdmi.asciiRam2.memory write port 0.
  Analyzing or1420SingleCore.ramDma.memory.memoryContent write port 0.
  Analyzing or1420SingleCore.ramDma.memory.memoryContent write port 1.
  Analyzing or1420SingleCore.sdram.buffer.readMem.memory write port 0.
  Analyzing or1420SingleCore.uart1.RXF.fifoMem.s_memory write port 0.
  Analyzing or1420SingleCore.uart1.TXF.fifoMem.s_memory write port 0.

67.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

67.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650'[0] in module `\or1420SingleCore': no output FF found.
Checking read port `$flatten\hdmi.\asciiRom.$auto$proc_rom.cc:155:do_switch$6658'[0] in module `\or1420SingleCore': merging output FF to cell.
Checking read port `$flatten\start.\rom.$auto$proc_rom.cc:155:do_switch$6654'[0] in module `\or1420SingleCore': merging output FF to cell.
Checking read port `$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\arbiter.queue.s_memory'[0] in module `\or1420SingleCore': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\camIf.lineBuffer.memory'[0] in module `\or1420SingleCore': merging output FF to cell.
Checking read port `\cpu1.fetch.s_dataMemory'[0] in module `\or1420SingleCore': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\cpu1.fetch.s_tagMemory'[0] in module `\or1420SingleCore': no output FF found.
Checking read port `\cpu1.loadStore.spm.byteRam0'[0] in module `\or1420SingleCore': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\cpu1.loadStore.spm.byteRam1'[0] in module `\or1420SingleCore': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\cpu1.loadStore.spm.byteRam2'[0] in module `\or1420SingleCore': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\cpu1.loadStore.spm.byteRam3'[0] in module `\or1420SingleCore': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\cpu1.regs.makeregs[0].ram1.mem'[0] in module `\or1420SingleCore': no output FF found.
Checking read port `\cpu1.regs.makeregs[0].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[10].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[10].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[11].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[11].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[12].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[12].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[13].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[13].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[14].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[14].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[15].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[15].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[16].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[16].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[17].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[17].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[18].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[18].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[19].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[19].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[1].ram1.mem'[0] in module `\or1420SingleCore': no output FF found.
Checking read port `\cpu1.regs.makeregs[1].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[20].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[20].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[21].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[21].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[22].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[22].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[23].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[23].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[24].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[24].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[25].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[25].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[26].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[26].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[27].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[27].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[28].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[28].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[29].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[29].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[2].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[2].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[30].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[30].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[31].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[31].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[3].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[3].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[4].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[4].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[5].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[5].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[6].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[6].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[7].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[7].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[8].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[8].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[9].ram1.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\cpu1.regs.makeregs[9].ram2.mem'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\hdmi.LineBuffer1.memory'[0] in module `\or1420SingleCore': merging output FF to cell.
Checking read port `\hdmi.LineBuffer2.memory'[0] in module `\or1420SingleCore': merging output FF to cell.
Checking read port `\hdmi.asciiRam1.memory'[0] in module `\or1420SingleCore': merging output FF to cell.
Checking read port `\hdmi.asciiRam2.memory'[0] in module `\or1420SingleCore': merging output FF to cell.
Checking read port `\ramDma.memory.memoryContent'[0] in module `\or1420SingleCore': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\ramDma.memory.memoryContent'[1] in module `\or1420SingleCore': merging output FF to cell.
    Write port 1: non-transparent.
Checking read port `\sdram.buffer.readMem.memory'[0] in module `\or1420SingleCore': merging output FF to cell.
Checking read port `\uart1.RXF.fifoMem.s_memory'[0] in module `\or1420SingleCore': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port `\uart1.TXF.fifoMem.s_memory'[0] in module `\or1420SingleCore': no output FF found.
Checking read port address `$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.fetch.s_tagMemory'[0] in module `\or1420SingleCore': no address FF found.
Checking read port address `\cpu1.regs.makeregs[0].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[0].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[10].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[10].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[11].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[11].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[12].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[12].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[13].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[13].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[14].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[14].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[15].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[15].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[16].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[16].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[17].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[17].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[18].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[18].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[19].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[19].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[1].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[1].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[20].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[20].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[21].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[21].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[22].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[22].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[23].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[23].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[24].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[24].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[25].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[25].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[26].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[26].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[27].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[27].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[28].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[28].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[29].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[29].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[2].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[2].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[30].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[30].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[31].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[31].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[3].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[3].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[4].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[4].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[5].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[5].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[6].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[6].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[7].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[7].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[8].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[8].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[9].ram1.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\cpu1.regs.makeregs[9].ram2.mem'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\uart1.RXF.fifoMem.s_memory'[0] in module `\or1420SingleCore': merged address FF to cell.
Checking read port address `\uart1.TXF.fifoMem.s_memory'[0] in module `\or1420SingleCore': merged address FF to cell.

67.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 16 unused cells and 356 unused wires.
<suppressed ~17 debug messages>

67.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory or1420SingleCore.ramDma.memory.memoryContent by address:
Consolidating write ports of memory or1420SingleCore.ramDma.memory.memoryContent by address:
Consolidating write ports of memory or1420SingleCore.ramDma.memory.memoryContent using sat-based resource sharing:

67.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

67.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..

67.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

67.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..

67.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory or1420SingleCore.$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650
mapping memory or1420SingleCore.$flatten\hdmi.\asciiRom.$auto$proc_rom.cc:155:do_switch$6658 via $__ECP5_DP16KD_
mapping memory or1420SingleCore.$flatten\start.\rom.$auto$proc_rom.cc:155:do_switch$6654 via $__ECP5_DP16KD_
using FF mapping for memory or1420SingleCore.$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662
mapping memory or1420SingleCore.arbiter.queue.s_memory via $__TRELLIS_DPR16X4_
Extracted data FF from read port 0 of or1420SingleCore.arbiter.queue.s_memory: $\arbiter.queue.s_memory$rdreg[0]
mapping memory or1420SingleCore.camIf.lineBuffer.memory via $__ECP5_PDPW16KD_
mapping memory or1420SingleCore.cpu1.fetch.s_dataMemory via $__ECP5_PDPW16KD_
mapping memory or1420SingleCore.cpu1.fetch.s_tagMemory via $__TRELLIS_DPR16X4_
mapping memory or1420SingleCore.cpu1.loadStore.spm.byteRam0 via $__ECP5_DP16KD_
mapping memory or1420SingleCore.cpu1.loadStore.spm.byteRam1 via $__ECP5_DP16KD_
mapping memory or1420SingleCore.cpu1.loadStore.spm.byteRam2 via $__ECP5_DP16KD_
mapping memory or1420SingleCore.cpu1.loadStore.spm.byteRam3 via $__ECP5_DP16KD_
mapping memory or1420SingleCore.cpu1.regs.makeregs[0].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[0].ram1.mem: $\cpu1.regs.makeregs[0].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[0].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[0].ram2.mem: $\cpu1.regs.makeregs[0].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[10].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[10].ram1.mem: $\cpu1.regs.makeregs[10].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[10].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[10].ram2.mem: $\cpu1.regs.makeregs[10].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[11].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[11].ram1.mem: $\cpu1.regs.makeregs[11].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[11].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[11].ram2.mem: $\cpu1.regs.makeregs[11].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[12].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[12].ram1.mem: $\cpu1.regs.makeregs[12].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[12].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[12].ram2.mem: $\cpu1.regs.makeregs[12].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[13].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[13].ram1.mem: $\cpu1.regs.makeregs[13].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[13].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[13].ram2.mem: $\cpu1.regs.makeregs[13].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[14].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[14].ram1.mem: $\cpu1.regs.makeregs[14].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[14].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[14].ram2.mem: $\cpu1.regs.makeregs[14].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[15].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[15].ram1.mem: $\cpu1.regs.makeregs[15].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[15].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[15].ram2.mem: $\cpu1.regs.makeregs[15].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[16].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[16].ram1.mem: $\cpu1.regs.makeregs[16].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[16].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[16].ram2.mem: $\cpu1.regs.makeregs[16].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[17].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[17].ram1.mem: $\cpu1.regs.makeregs[17].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[17].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[17].ram2.mem: $\cpu1.regs.makeregs[17].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[18].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[18].ram1.mem: $\cpu1.regs.makeregs[18].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[18].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[18].ram2.mem: $\cpu1.regs.makeregs[18].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[19].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[19].ram1.mem: $\cpu1.regs.makeregs[19].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[19].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[19].ram2.mem: $\cpu1.regs.makeregs[19].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[1].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[1].ram1.mem: $\cpu1.regs.makeregs[1].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[1].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[1].ram2.mem: $\cpu1.regs.makeregs[1].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[20].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[20].ram1.mem: $\cpu1.regs.makeregs[20].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[20].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[20].ram2.mem: $\cpu1.regs.makeregs[20].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[21].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[21].ram1.mem: $\cpu1.regs.makeregs[21].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[21].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[21].ram2.mem: $\cpu1.regs.makeregs[21].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[22].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[22].ram1.mem: $\cpu1.regs.makeregs[22].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[22].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[22].ram2.mem: $\cpu1.regs.makeregs[22].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[23].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[23].ram1.mem: $\cpu1.regs.makeregs[23].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[23].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[23].ram2.mem: $\cpu1.regs.makeregs[23].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[24].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[24].ram1.mem: $\cpu1.regs.makeregs[24].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[24].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[24].ram2.mem: $\cpu1.regs.makeregs[24].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[25].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[25].ram1.mem: $\cpu1.regs.makeregs[25].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[25].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[25].ram2.mem: $\cpu1.regs.makeregs[25].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[26].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[26].ram1.mem: $\cpu1.regs.makeregs[26].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[26].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[26].ram2.mem: $\cpu1.regs.makeregs[26].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[27].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[27].ram1.mem: $\cpu1.regs.makeregs[27].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[27].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[27].ram2.mem: $\cpu1.regs.makeregs[27].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[28].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[28].ram1.mem: $\cpu1.regs.makeregs[28].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[28].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[28].ram2.mem: $\cpu1.regs.makeregs[28].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[29].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[29].ram1.mem: $\cpu1.regs.makeregs[29].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[29].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[29].ram2.mem: $\cpu1.regs.makeregs[29].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[2].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[2].ram1.mem: $\cpu1.regs.makeregs[2].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[2].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[2].ram2.mem: $\cpu1.regs.makeregs[2].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[30].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[30].ram1.mem: $\cpu1.regs.makeregs[30].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[30].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[30].ram2.mem: $\cpu1.regs.makeregs[30].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[31].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[31].ram1.mem: $\cpu1.regs.makeregs[31].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[31].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[31].ram2.mem: $\cpu1.regs.makeregs[31].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[3].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[3].ram1.mem: $\cpu1.regs.makeregs[3].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[3].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[3].ram2.mem: $\cpu1.regs.makeregs[3].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[4].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[4].ram1.mem: $\cpu1.regs.makeregs[4].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[4].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[4].ram2.mem: $\cpu1.regs.makeregs[4].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[5].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[5].ram1.mem: $\cpu1.regs.makeregs[5].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[5].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[5].ram2.mem: $\cpu1.regs.makeregs[5].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[6].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[6].ram1.mem: $\cpu1.regs.makeregs[6].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[6].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[6].ram2.mem: $\cpu1.regs.makeregs[6].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[7].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[7].ram1.mem: $\cpu1.regs.makeregs[7].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[7].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[7].ram2.mem: $\cpu1.regs.makeregs[7].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[8].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[8].ram1.mem: $\cpu1.regs.makeregs[8].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[8].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[8].ram2.mem: $\cpu1.regs.makeregs[8].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[9].ram1.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[9].ram1.mem: $\cpu1.regs.makeregs[9].ram1.mem$rdreg[0]
mapping memory or1420SingleCore.cpu1.regs.makeregs[9].ram2.mem via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.cpu1.regs.makeregs[9].ram2.mem: $\cpu1.regs.makeregs[9].ram2.mem$rdreg[0]
mapping memory or1420SingleCore.hdmi.LineBuffer1.memory via $__ECP5_PDPW16KD_
mapping memory or1420SingleCore.hdmi.LineBuffer2.memory via $__ECP5_PDPW16KD_
mapping memory or1420SingleCore.hdmi.asciiRam1.memory via $__ECP5_DP16KD_
mapping memory or1420SingleCore.hdmi.asciiRam2.memory via $__ECP5_DP16KD_
mapping memory or1420SingleCore.ramDma.memory.memoryContent via $__ECP5_DP16KD_
mapping memory or1420SingleCore.sdram.buffer.readMem.memory via $__ECP5_PDPW16KD_
mapping memory or1420SingleCore.uart1.RXF.fifoMem.s_memory via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.uart1.RXF.fifoMem.s_memory: $\uart1.RXF.fifoMem.s_memory$rdreg[0]
mapping memory or1420SingleCore.uart1.TXF.fifoMem.s_memory via $__TRELLIS_DPR16X4_
Extracted addr FF from read port 0 of or1420SingleCore.uart1.TXF.fifoMem.s_memory: $\uart1.TXF.fifoMem.s_memory$rdreg[0]
<suppressed ~35881 debug messages>

67.28. Executing TECHMAP pass (map to technology primitives).

67.28.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

67.28.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

67.28.3. Continuing TECHMAP pass.
Using template $paramod$04778961cc1285a5efea28f98f28381eb2862208\$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$88f1e0978478c928a50d79bdfa61fb80c11ce721\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$aeda6af72dd43b6dcc814a6c1f1c1fc277ba8bab\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$4410fadaae85ede6ada6b9d92b927ccc77fce661\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$e8d4dfc8019164f05853095b735df29f4ce6c66f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$02d10cc8049219b734b94ed56325542341e7b150\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
Using template $paramod$0b629715143b64609b482924390cca236385af3f\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$b50fadddcadf626cc0a78d01f4d23129920070db\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$463e380ce33a3062137d25619f847818f263f39a\$__ECP5_PDPW16KD_ for cells of type $__ECP5_PDPW16KD_.
Using template $paramod$24d48cd0d11c8299d2f4280953ec7b32846e38ef\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
Using template $paramod$c4aea9a221b3d95ca47d9df3d018cdac65e6baac\$__ECP5_DP16KD_ for cells of type $__ECP5_DP16KD_.
No more expansions possible.
<suppressed ~478 debug messages>

67.29. Executing OPT pass (performing simple optimizations).

67.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~680 debug messages>

67.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~788 debug messages>
Removed a total of 262 cells.

67.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\uart1.TXF.fifoMem.s_memory$rdreg[0] ($dff) from module or1420SingleCore (D = $auto$rtlil.cc:2603:Mux$12666, Q = $\uart1.TXF.fifoMem.s_memory$rdreg[0]$q, rval = 4'0000).
Adding SRST signal on $\uart1.RXF.fifoMem.s_memory$rdreg[0] ($dff) from module or1420SingleCore (D = $auto$rtlil.cc:2603:Mux$12661, Q = $\uart1.RXF.fifoMem.s_memory$rdreg[0]$q, rval = 4'0000).
Removing always-active EN on $auto$mem.cc:1146:emulate_transparency$12708 ($dffe) from module or1420SingleCore.
Adding EN signal on $auto$ff.cc:266:slice$10669 ($sdffe) from module or1420SingleCore (D = $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:177$3734_Y [1:0], Q = \hdmi.graphics.s_currentPixelAddressReg [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$10540 ($dffe) from module or1420SingleCore (D = $flatten\ramDma.$0\s_busStartAddressShadowReg[31:0] [1:0], Q = \ramDma.s_busStartAddressShadowReg [1:0]).
Handling always-active SRST on $auto$ff.cc:266:slice$10384 ($sdff) from module or1420SingleCore (changing to const D).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10384 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11073 ($sdffe) from module or1420SingleCore.

67.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 68 unused cells and 2190 unused wires.
<suppressed ~69 debug messages>

67.29.5. Rerunning OPT passes. (Removed registers in this run.)

67.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~11 debug messages>

67.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $auto$ff.cc:266:slice$11165 ($sdffce) from module or1420SingleCore (conecting SRST instead).
Adding EN signal on $auto$ff.cc:266:slice$10634 ($sdffe) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:221$4325_Y, Q = \hdmi.textC1.s_cursorYPos).
Adding EN signal on $auto$ff.cc:266:slice$10626 ($sdffe) from module or1420SingleCore (D = $flatten\hdmi.\textC1.$add$../../../modules/hdmi_720p/verilog/textController.v:216$4324_Y, Q = \hdmi.textC1.s_screenOffsetReg).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11165 ($dffe) from module or1420SingleCore.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$11165 ($dffe) from module or1420SingleCore.

67.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 3 unused cells and 10 unused wires.
<suppressed ~4 debug messages>

67.29.10. Rerunning OPT passes. (Removed registers in this run.)

67.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$11123 ($dffe) from module or1420SingleCore (D = \camIf.lineBuffer.dataOut2 [1:0], Q = \camIf.s_addressDataOutReg [1:0], rval = 2'00).

67.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..

67.29.15. Rerunning OPT passes. (Removed registers in this run.)

67.29.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.29.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.29.18. Executing OPT_DFF pass (perform DFF optimizations).

67.29.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..

67.29.20. Finished fast OPT passes.

67.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650 in module \or1420SingleCore:
  created 32 $dff cells and 0 static cells of width 5.
Extracted data FF from read port 0 of or1420SingleCore.$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650: $$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdreg[0]
  read interface: 1 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory $flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662 in module \or1420SingleCore:
  created 16 $dff cells and 0 static cells of width 5.
Extracted data FF from read port 0 of or1420SingleCore.$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662: $$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

67.31. Executing OPT pass (performing simple optimizations).

67.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~1 debug messages>

67.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\arbiter.$ternary$../../../modules/bus_arbiter/verilog/busArbiter.v:78$433: \arbiter.s_groupSelect [2] -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~280 debug messages>

67.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$14442: { $auto$opt_dff.cc:194:make_patterns_logic$10627 $auto$opt_dff.cc:194:make_patterns_logic$10629 $flatten\hdmi.\textC1.$eq$../../../modules/hdmi_720p/verilog/textController.v:214$4323_Y }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$14439: { $auto$opt_dff.cc:194:make_patterns_logic$10627 $auto$opt_dff.cc:194:make_patterns_logic$10629 $auto$rtlil.cc:2485:Not$14437 }
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][3][5]$14578:
      Old ports: A=5'10100, B=5'10110, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$b$14559
      New ports: A=1'0, B=1'1, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$b$14559 [1]
      New connections: { $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$b$14559 [4:2] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$b$14559 [0] } = 4'1010
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][3][4]$14575:
      Old ports: A=5'10000, B=5'10010, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$a$14558
      New ports: A=1'0, B=1'1, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$a$14558 [1]
      New connections: { $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$a$14558 [4:2] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$a$14558 [0] } = 4'1000
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][3][3]$14572:
      Old ports: A=5'10100, B=5'10110, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$b$14556
      New ports: A=1'0, B=1'1, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$b$14556 [1]
      New connections: { $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$b$14556 [4:2] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$b$14556 [0] } = 4'1010
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][3][2]$14569:
      Old ports: A=5'01111, B=5'10010, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$a$14555
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$a$14555 [4] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$a$14555 [0] }
      New connections: $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$a$14555 [3:1] = { $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$a$14555 [0] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$a$14555 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][3][1]$14566:
      Old ports: A=5'10010, B=5'10100, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$b$14553
      New ports: A=2'01, B=2'10, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$b$14553 [2:1]
      New connections: { $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$b$14553 [4:3] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$b$14553 [0] } = 3'100
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][3][0]$14563:
      Old ports: A=5'01110, B=5'10000, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [4] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [1] }
      New connections: { $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [3:2] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [0] } = { $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [1] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][14]$14536:
      Old ports: A=5'00011, B=5'00100, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$a$14492
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$a$14492 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$a$14492 [0] }
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$a$14492 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$a$14492 [1] } = { 2'00 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$a$14492 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][13]$14533:
      Old ports: A=5'00011, B=5'01101, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$b$14490
      New ports: A=2'01, B=2'10, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$b$14490 [2:1]
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$b$14490 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$b$14490 [0] } = { 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$b$14490 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][12]$14530:
      Old ports: A=5'00011, B=5'11111, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$a$14489
      New ports: A=1'0, B=1'1, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$a$14489 [2]
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$a$14489 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$a$14489 [1:0] } = { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$a$14489 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$a$14489 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][11]$14527:
      Old ports: A=5'10011, B=5'00011, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$b$14487
      New ports: A=1'1, B=1'0, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$b$14487 [4]
      New connections: $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$b$14487 [3:0] = 4'0011
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][10]$14524:
      Old ports: A=5'00100, B=5'00011, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$a$14486
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$a$14486 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$a$14486 [0] }
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$a$14486 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$a$14486 [1] } = { 2'00 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$a$14486 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][9]$14521:
      Old ports: A=5'01101, B=5'00011, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$b$14484
      New ports: A=2'10, B=2'01, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$b$14484 [2:1]
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$b$14484 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$b$14484 [0] } = { 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$b$14484 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][8]$14518:
      Old ports: A=5'11111, B=5'00011, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$a$14483
      New ports: A=1'1, B=1'0, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$a$14483 [2]
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$a$14483 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$a$14483 [1:0] } = { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$a$14483 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$a$14483 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][3][6]$14581:
      Old ports: A=5'10001, B=5'10100, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$a$14561
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$a$14561 [2] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$a$14561 [0] }
      New connections: { $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$a$14561 [4:3] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$a$14561 [1] } = 3'100
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][6]$14512:
      Old ports: A=5'00011, B=5'01010, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][3]$a$14480
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][3]$a$14480 [3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][3]$a$14480 [0] }
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][3]$a$14480 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][3]$a$14480 [2:1] } = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][5]$14509:
      Old ports: A=5'00011, B=5'00111, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$b$14478
      New ports: A=1'0, B=1'1, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$b$14478 [2]
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$b$14478 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$b$14478 [1:0] } = 4'0011
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][4]$14506:
      Old ports: A=5'00011, B=5'00100, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$a$14477
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$a$14477 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$a$14477 [0] }
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$a$14477 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$a$14477 [1] } = { 2'00 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$a$14477 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][3]$14503:
      Old ports: A=5'00011, B=5'10000, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$b$14475
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$b$14475 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$b$14475 [0] }
      New connections: $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$b$14475 [3:1] = { 2'00 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$b$14475 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][2]$14500:
      Old ports: A=5'00011, B=5'01101, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474
      New ports: A=2'01, B=2'10, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [2:1]
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [0] } = { 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][1]$14497:
      Old ports: A=5'00011, B=5'00000, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$b$14472
      New ports: A=1'1, B=1'0, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$b$14472 [0]
      New connections: $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$b$14472 [4:1] = { 3'000 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$b$14472 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][0]$14494:
      Old ports: A=5'00011, B=5'11111, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$a$14471
      New ports: A=1'0, B=1'1, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$a$14471 [2]
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$a$14471 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$a$14471 [1:0] } = { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$a$14471 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$a$14471 [2] 2'11 }
    Consolidated identical input bits for $pmux cell $flatten\arbiter.$procmux$7966:
      Old ports: A={ \arbiter.s_outstandingRequests [31] \arbiter.s_selectMask [30:28] 28'0000000000000000000000000000 }, B={ 196'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 \arbiter.s_outstandingRequests [27] 27'000000000000000000000000000 }, Y=\arbiter.queue.writeData
      New ports: A={ \arbiter.s_outstandingRequests [31] \arbiter.s_selectMask [30:28] 1'0 }, B={ 34'0000000000000000000000000000000000 \arbiter.s_outstandingRequests [27] }, Y=\arbiter.queue.writeData [31:27]
      New connections: \arbiter.queue.writeData [26:0] = 27'000000000000000000000000000
    New ctrl vector for $pmux cell $flatten\arbiter.$procmux$7966: { $auto$opt_reduce.cc:134:opt_pmux$14588 $flatten\arbiter.$procmux$7967_CMP }
    New ctrl vector for $pmux cell $flatten\arbiter.$procmux$7975: $auto$opt_reduce.cc:134:opt_pmux$14590
    Consolidated identical input bits for $mux cell $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:199$1028:
      Old ports: A={ $flatten\camIf.$add$../../../modules/camera/verilog/camera.v:200$1026_Y [31:2] 2'00 }, B={ \camIf.s_frameBufferBaseReg [31:2] 2'00 }, Y=\camIf.s_busAddressNext
      New ports: A=$flatten\camIf.$add$../../../modules/camera/verilog/camera.v:200$1026_Y [31:2], B=\camIf.s_frameBufferBaseReg [31:2], Y=\camIf.s_busAddressNext [31:2]
      New connections: \camIf.s_busAddressNext [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\camIf.$ternary$../../../modules/camera/verilog/camera.v:228$1080:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\camIf.$0\byteEnablesOut[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\camIf.$0\byteEnablesOut[3:0] [0]
      New connections: $flatten\camIf.$0\byteEnablesOut[3:0] [3:1] = { $flatten\camIf.$0\byteEnablesOut[3:0] [0] $flatten\camIf.$0\byteEnablesOut[3:0] [0] $flatten\camIf.$0\byteEnablesOut[3:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682:
      Old ports: A={ \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] }, B={ \cpu1.fetch.instruction [25] \cpu1.fetch.instruction [25] \cpu1.fetch.instruction [25] \cpu1.fetch.instruction [25] \cpu1.fetch.instruction [25:14] }, Y=$flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y
      New ports: A={ \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] \cpu1.fetch.instruction [15] }, B={ \cpu1.fetch.instruction [25:16] \cpu1.fetch.instruction [14] }, Y={ $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y [11:2] $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y [0] }
      New connections: { $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y [15:12] $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y [1] } = { $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y [11] $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y [11] $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y [11] $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y [11] \cpu1.fetch.instruction [15] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:621$5889:
      Old ports: A=\cpu1.fetch.instruction [15:0], B={ \cpu1.fetch.instruction [25:21] \cpu1.fetch.instruction [10:0] }, Y=\cpu1.decode.s_exeImmediateNext
      New ports: A=\cpu1.fetch.instruction [15:11], B=\cpu1.fetch.instruction [25:21], Y=\cpu1.decode.s_exeImmediateNext [15:11]
      New connections: \cpu1.decode.s_exeImmediateNext [10:0] = \cpu1.fetch.instruction [10:0]
    Consolidated identical input bits for $mux cell $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:759$6070:
      Old ports: A=3'000, B=3'101, Y=$flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:759$6070_Y
      New ports: A=1'0, B=1'1, Y=$flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:759$6070_Y [0]
      New connections: $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:759$6070_Y [2:1] = { $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:759$6070_Y [0] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\cpu1.\exe.$procmux$6954:
      Old ports: A=\camIf.ciValueB, B={ \camIf.ciValueB [7:0] \camIf.ciValueB [7:0] \camIf.ciValueB [7:0] \camIf.ciValueB [7:0] \camIf.ciValueB [15:0] \camIf.ciValueB [15:0] }, Y=\cpu1.exe.s_memStoreDataNext
      New ports: A=\camIf.ciValueB [31:8], B={ \camIf.ciValueB [7:0] \camIf.ciValueB [7:0] \camIf.ciValueB [7:0] \camIf.ciValueB [15:0] \camIf.ciValueB [15:8] }, Y=\cpu1.exe.s_memStoreDataNext [31:8]
      New connections: \cpu1.exe.s_memStoreDataNext [7:0] = \camIf.ciValueB [7:0]
    Consolidated identical input bits for $mux cell $flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:155$5200:
      Old ports: A=0, B={ \cpu1.exe.linkAddress 2'00 }, Y=\cpu1.exe.s_linkAddress
      New ports: A=30'000000000000000000000000000000, B=\cpu1.exe.linkAddress, Y=\cpu1.exe.s_linkAddress [31:2]
      New connections: \cpu1.exe.s_linkAddress [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\cpu1.\exe.\shift.$ternary$../../../modules/or1420/verilog/shifter.v:10$6524:
      Old ports: A=31'0000000000000000000000000000000, B={ \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] \cpu1.exe.addSub.operantA [31] }, Y=\cpu1.exe.shift.s_shiftIn [62:32]
      New ports: A=1'0, B=\cpu1.exe.addSub.operantA [31], Y=\cpu1.exe.shift.s_shiftIn [32]
      New connections: \cpu1.exe.shift.s_shiftIn [62:33] = { \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:184$6323:
      Old ports: A=0, B={ \cpu1.fetch.s_programCounterReg [29:4] 6'000000 }, Y=\cpu1.s_fetchAddressData
      New ports: A=26'00000000000000000000000000, B=\cpu1.fetch.s_programCounterReg [29:4], Y=\cpu1.s_fetchAddressData [31:6]
      New connections: \cpu1.s_fetchAddressData [5:0] = 6'000000
    Consolidated identical input bits for $mux cell $flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:185$6325:
      Old ports: A=4'0000, B=4'1111, Y=\cpu1.s_fetchByteEnables
      New ports: A=1'0, B=1'1, Y=\cpu1.s_fetchByteEnables [0]
      New connections: \cpu1.s_fetchByteEnables [3:1] = { \cpu1.s_fetchByteEnables [0] \cpu1.s_fetchByteEnables [0] \cpu1.s_fetchByteEnables [0] }
    Consolidated identical input bits for $pmux cell $flatten\cpu1.\loadStore.$procmux$7056:
      Old ports: A={ $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y \cpu1.loadStore.s_selectedData [31:24] }, B={ $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y \cpu1.loadStore.s_selectedData [7:0] $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y \cpu1.loadStore.s_selectedData [15:8] $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y \cpu1.loadStore.s_selectedData [23:16] }, Y=$flatten\cpu1.\loadStore.$procmux$7056_Y
      New ports: A={ $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:167$5030_Y \cpu1.loadStore.s_selectedData [31:24] }, B={ $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y \cpu1.loadStore.s_selectedData [7:0] $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:165$5028_Y \cpu1.loadStore.s_selectedData [15:8] $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y \cpu1.loadStore.s_selectedData [23:16] }, Y=$flatten\cpu1.\loadStore.$procmux$7056_Y [8:0]
      New connections: $flatten\cpu1.\loadStore.$procmux$7056_Y [31:9] = { $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] $flatten\cpu1.\loadStore.$procmux$7056_Y [8] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:107$4961:
      Old ports: A=4'0011, B=4'1100, Y=$flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:107$4961_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:107$4961_Y [2] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:107$4961_Y [0] }
      New connections: { $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:107$4961_Y [3] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:107$4961_Y [1] } = { $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:107$4961_Y [2] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:107$4961_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034:
      Old ports: A={ $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y \cpu1.loadStore.s_selectedData [7:0] \cpu1.loadStore.s_selectedData [15:8] }, B={ $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y \cpu1.loadStore.s_selectedData [23:16] \cpu1.loadStore.s_selectedData [31:24] }, Y=$flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y
      New ports: A={ $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:164$5027_Y \cpu1.loadStore.s_selectedData [7:0] \cpu1.loadStore.s_selectedData [15:8] }, B={ $flatten\cpu1.\loadStore.$and$../../../modules/or1420/verilog/dCache.v:166$5029_Y \cpu1.loadStore.s_selectedData [23:16] \cpu1.loadStore.s_selectedData [31:24] }, Y=$flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16:0]
      New connections: $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [31:17] = { $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] $flatten\cpu1.\loadStore.$ternary$../../../modules/or1420/verilog/dCache.v:169$5034_Y [16] }
    Consolidated identical input bits for $pmux cell $flatten\cpu1.\sprs.$procmux$7004:
      Old ports: A=0, B={ \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg 28'0000000000000000000000110000 \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.sprs.s_iCacheVectorReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.sprs.s_dCacheVectorReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.sprs.s_irqVectorReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.sprs.s_invalidVectorReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.exe.s_exceptionPrefixReg \cpu1.sprs.s_systemVectorReg 29'00000000000000000000000000000 \cpu1.sprs.s_exceptionReg }, Y=$flatten\cpu1.\sprs.$procmux$7004_Y
      New ports: A=29'00000000000000000000000000000, B={ \cpu1.exe.s_exceptionPrefixReg 28'0000000000000000000000110000 \cpu1.exe.s_exceptionPrefixReg \cpu1.sprs.s_iCacheVectorReg \cpu1.exe.s_exceptionPrefixReg \cpu1.sprs.s_dCacheVectorReg \cpu1.exe.s_exceptionPrefixReg \cpu1.sprs.s_irqVectorReg \cpu1.exe.s_exceptionPrefixReg \cpu1.sprs.s_invalidVectorReg \cpu1.exe.s_exceptionPrefixReg \cpu1.sprs.s_systemVectorReg 26'00000000000000000000000000 \cpu1.sprs.s_exceptionReg }, Y=$flatten\cpu1.\sprs.$procmux$7004_Y [28:0]
      New connections: $flatten\cpu1.\sprs.$procmux$7004_Y [31:29] = { $flatten\cpu1.\sprs.$procmux$7004_Y [28] $flatten\cpu1.\sprs.$procmux$7004_Y [28] $flatten\cpu1.\sprs.$procmux$7004_Y [28] }
    Consolidated identical input bits for $mux cell $flatten\cpuFreq.$ternary$../../../modules/support/verilog/processorId.v:68$3254:
      Old ports: A=4'x001, B={ $flatten\cpuFreq.$not$../../../modules/support/verilog/processorId.v:67$3251_Y 3'001 }, Y=$auto$wreduce.cc:461:run$11204 [3:0]
      New ports: A=1'x, B=$flatten\cpuFreq.$not$../../../modules/support/verilog/processorId.v:67$3251_Y, Y=$auto$wreduce.cc:461:run$11204 [3]
      New connections: $auto$wreduce.cc:461:run$11204 [2:0] = 3'001
    Consolidated identical input bits for $mux cell $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:132$4886:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:461:run$11211 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$11211 [1]
      New connections: $auto$wreduce.cc:461:run$11211 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:135$4888:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:461:run$11212 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$11212 [1]
      New connections: $auto$wreduce.cc:461:run$11212 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:138$4892:
      Old ports: A=4'0111, B=4'1000, Y=$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:138$4892_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:138$4892_Y [3] $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:138$4892_Y [0] }
      New connections: $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:138$4892_Y [2:1] = { $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:138$4892_Y [0] $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:138$4892_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:139$4896:
      Old ports: A=4'1000, B=4'0000, Y=$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:139$4896_Y
      New ports: A=1'1, B=1'0, Y=$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:139$4896_Y [3]
      New connections: $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:139$4896_Y [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:163$4908:
      Old ports: A=3'111, B=3'000, Y=\flash.s_quadSiIoTristateEnable [3:1]
      New ports: A=1'1, B=1'0, Y=\flash.s_quadSiIoTristateEnable [1]
      New connections: \flash.s_quadSiIoTristateEnable [3:2] = { \flash.s_quadSiIoTristateEnable [1] \flash.s_quadSiIoTristateEnable [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][4][15]$14539:
      Old ports: A=5'00011, B=5'10101, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$b$14493
      New ports: A=2'01, B=2'10, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$b$14493 [2:1]
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$b$14493 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$b$14493 [0] } = { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$b$14493 [2] 2'01 }
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$procmux$7116:
      Old ports: A={ 1'0 $flatten\flash.\single.$auto$proc_rom.cc:154:do_switch$6649 [4:0] }, B=6'000011, Y=$flatten\flash.\single.$procmux$7116_Y
      New ports: A=$flatten\flash.\single.$auto$proc_rom.cc:154:do_switch$6649 [4:0], B=5'00011, Y=$flatten\flash.\single.$procmux$7116_Y [4:0]
      New connections: $flatten\flash.\single.$procmux$7116_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:194$4664:
      Old ports: A=5'01111, B=5'11011, Y=$auto$wreduce.cc:461:run$11215 [4:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:461:run$11215 [4] $auto$wreduce.cc:461:run$11215 [2] }
      New connections: { $auto$wreduce.cc:461:run$11215 [3] $auto$wreduce.cc:461:run$11215 [1:0] } = 3'111
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:206$4682:
      Old ports: A=3'010, B=3'111, Y=$auto$wreduce.cc:461:run$11219 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:461:run$11219 [0]
      New connections: $auto$wreduce.cc:461:run$11219 [2:1] = { $auto$wreduce.cc:461:run$11219 [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:214$4691:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:461:run$11223 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:461:run$11223 [2] $auto$wreduce.cc:461:run$11223 [0] }
      New connections: $auto$wreduce.cc:461:run$11223 [1] = $auto$wreduce.cc:461:run$11223 [0]
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:218$4699:
      Old ports: A=4'0101, B=4'1000, Y=$auto$wreduce.cc:461:run$11226 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:461:run$11226 [3] $auto$wreduce.cc:461:run$11226 [0] }
      New connections: $auto$wreduce.cc:461:run$11226 [2:1] = { $auto$wreduce.cc:461:run$11226 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:220$4703:
      Old ports: A=5'10111, B=5'01001, Y=$auto$wreduce.cc:461:run$11227 [4:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:461:run$11227 [3] $auto$wreduce.cc:461:run$11227 [1] }
      New connections: { $auto$wreduce.cc:461:run$11227 [4] $auto$wreduce.cc:461:run$11227 [2] $auto$wreduce.cc:461:run$11227 [0] } = { $auto$wreduce.cc:461:run$11227 [1] $auto$wreduce.cc:461:run$11227 [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:228$4715:
      Old ports: A=6'011110, B=6'100001, Y=$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:228$4715_Y
      New ports: A=2'10, B=2'01, Y=$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:228$4715_Y [1:0]
      New connections: $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:228$4715_Y [5:2] = { $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:228$4715_Y [0] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:228$4715_Y [1] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:228$4715_Y [1] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:228$4715_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:230$4719:
      Old ports: A=6'100000, B=6'001001, Y=$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:230$4719_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:230$4719_Y [5] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:230$4719_Y [0] }
      New connections: $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:230$4719_Y [4:1] = { 1'0 $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:230$4719_Y [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:263$4725:
      Old ports: A=6'100000, B=6'000011, Y=$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:263$4725_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:263$4725_Y [5] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:263$4725_Y [0] }
      New connections: $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:263$4725_Y [4:1] = { 3'000 $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:263$4725_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:271$4733:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:461:run$11233 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:461:run$11233 [2] $auto$wreduce.cc:461:run$11233 [0] }
      New connections: $auto$wreduce.cc:461:run$11233 [1] = $auto$wreduce.cc:461:run$11233 [0]
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:277$4739:
      Old ports: A=5'10100, B=5'00011, Y=$auto$wreduce.cc:461:run$11236 [4:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:461:run$11236 [2] $auto$wreduce.cc:461:run$11236 [0] }
      New connections: { $auto$wreduce.cc:461:run$11236 [4:3] $auto$wreduce.cc:461:run$11236 [1] } = { $auto$wreduce.cc:461:run$11236 [2] 1'0 $auto$wreduce.cc:461:run$11236 [0] }
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:280$4743:
      Old ports: A=4'0111, B=4'1000, Y=$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:280$4743_Y [3:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:280$4743_Y [3] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:280$4743_Y [0] }
      New connections: $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:280$4743_Y [2:1] = { $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:280$4743_Y [0] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:280$4743_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:287$4757:
      Old ports: A=5'11110, B=5'00011, Y=$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:287$4757_Y [4:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:287$4757_Y [2] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:287$4757_Y [0] }
      New connections: { $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:287$4757_Y [4:3] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:287$4757_Y [1] } = { $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:287$4757_Y [2] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:287$4757_Y [2] 1'1 }
    Consolidated identical input bits for $pmux cell $flatten\hdmi.\generator.$procmux$7173:
      Old ports: A=10'0000000100, B=20'00000100111011001111, Y=\hdmi.generator.s_verticalReloadValue
      New ports: A=4'0010, B=8'10010111, Y={ \hdmi.generator.s_verticalReloadValue [4:2] \hdmi.generator.s_verticalReloadValue [0] }
      New connections: { \hdmi.generator.s_verticalReloadValue [9:5] \hdmi.generator.s_verticalReloadValue [1] } = { \hdmi.generator.s_verticalReloadValue [3] 1'0 \hdmi.generator.s_verticalReloadValue [3] \hdmi.generator.s_verticalReloadValue [3] 1'0 \hdmi.generator.s_verticalReloadValue [0] }
    Consolidated identical input bits for $pmux cell $flatten\hdmi.\generator.$procmux$7190:
      Old ports: A=11'00000100111, B=33'000110110111001111111100001101101, Y=\hdmi.generator.s_horizontalReloadValue
      New ports: A=5'00011, B=15'011011111100110, Y={ \hdmi.generator.s_horizontalReloadValue [10] \hdmi.generator.s_horizontalReloadValue [4:1] }
      New connections: { \hdmi.generator.s_horizontalReloadValue [9:5] \hdmi.generator.s_horizontalReloadValue [0] } = { 2'00 \hdmi.generator.s_horizontalReloadValue [4:2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:116$3625:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\hdmi.\graphics.$0\byteEnablesOut[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\hdmi.\graphics.$0\byteEnablesOut[3:0] [0]
      New connections: $flatten\hdmi.\graphics.$0\byteEnablesOut[3:0] [3:1] = { $flatten\hdmi.\graphics.$0\byteEnablesOut[3:0] [0] $flatten\hdmi.\graphics.$0\byteEnablesOut[3:0] [0] $flatten\hdmi.\graphics.$0\byteEnablesOut[3:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:83$3540:
      Old ports: A={ 22'0000000000000000000000 \hdmi.graphics.s_graphicsWidthReg }, B={ 23'10000000000000000000000 \hdmi.graphics.s_graphicsWidthReg [9:1] }, Y=$flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:83$3540_Y
      New ports: A={ 1'0 \hdmi.graphics.s_graphicsWidthReg }, B={ 2'10 \hdmi.graphics.s_graphicsWidthReg [9:1] }, Y={ $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:83$3540_Y [31] $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:83$3540_Y [9:0] }
      New connections: $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:83$3540_Y [30:10] = 21'000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:84$3542:
      Old ports: A={ 22'0000000000000000000000 \hdmi.graphics.s_graphicsHeightReg }, B={ 23'10000000000000000000000 \hdmi.graphics.s_graphicsHeightReg [9:1] }, Y=$flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:84$3542_Y
      New ports: A={ 1'0 \hdmi.graphics.s_graphicsHeightReg }, B={ 2'10 \hdmi.graphics.s_graphicsHeightReg [9:1] }, Y={ $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:84$3542_Y [31] $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:84$3542_Y [9:0] }
      New connections: $flatten\hdmi.\graphics.$ternary$../../../modules/hdmi_720p/verilog/graphicsController.v:84$3542_Y [30:10] = 21'000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:126$4263:
      Old ports: A={ \hdmi.textC1.s_maxLines [5:0] 4'0000 }, B={ \hdmi.textC1.s_maxLines 3'000 }, Y=$auto$wreduce.cc:461:run$11239 [9:0]
      New ports: A={ \hdmi.textC1.s_maxLines [5:0] 1'0 }, B=\hdmi.textC1.s_maxLines, Y=$auto$wreduce.cc:461:run$11239 [9:3]
      New connections: $auto$wreduce.cc:461:run$11239 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:147$4276:
      Old ports: A=0, B={ 10'0000000000 \hdmi.textC1.s_ciResult [21:0] }, Y=\s_hdmiResult
      New ports: A=22'0000000000000000000000, B=\hdmi.textC1.s_ciResult [21:0], Y=\s_hdmiResult [21:0]
      New connections: \s_hdmiResult [31:22] = 10'0000000000
    Consolidated identical input bits for $mux cell $flatten\hdmi.\textC1.$ternary$../../../modules/hdmi_720p/verilog/textController.v:258$4342:
      Old ports: A={ $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341_Y [5:0] }, B={ $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340_Y [6:0] }, Y=\hdmi.textC1.s_lookupOffset2
      New ports: A={ $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4341_Y [5:0] }, B={ $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340_Y [12] $flatten\hdmi.\textC1.$sub$../../../modules/hdmi_720p/verilog/textController.v:258$4340_Y [6:0] }, Y=\hdmi.textC1.s_lookupOffset2 [7:0]
      New connections: \hdmi.textC1.s_lookupOffset2 [12:8] = { \hdmi.textC1.s_lookupOffset2 [7] \hdmi.textC1.s_lookupOffset2 [7] \hdmi.textC1.s_lookupOffset2 [7] \hdmi.textC1.s_lookupOffset2 [7] \hdmi.textC1.s_lookupOffset2 [7] }
    Consolidated identical input bits for $mux cell $flatten\i2cm.$ternary$../../../modules/i2c/verilog/i2cCustomInstr.v:26$1538:
      Old ports: A=0, B={ \i2cm.master.s_ackErrorReg 23'00000000000000000000000 \i2cm.master.s_dataOutReg }, Y=\s_i2cCiResult
      New ports: A=9'000000000, B={ \i2cm.master.s_ackErrorReg \i2cm.master.s_dataOutReg }, Y={ \s_i2cCiResult [31] \s_i2cCiResult [7:0] }
      New connections: \s_i2cCiResult [30:8] = 23'00000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330:
      Old ports: A=5'10100, B=5'01011, Y=$flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y [2] $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y [0] }
      New connections: { $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y [4:3] $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y [1] } = { $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y [2] $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y [0] $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:134$3335:
      Old ports: A=5'10100, B=5'01010, Y=$flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:134$3335_Y
      New ports: A=2'10, B=2'01, Y=$flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:134$3335_Y [2:1]
      New connections: { $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:134$3335_Y [4:3] $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:134$3335_Y [0] } = { $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:134$3335_Y [2:1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:198$1432:
      Old ports: A=4'0000, B=4'1111, Y=$flatten\ramDma.$0\byteEnablesOut[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\ramDma.$0\byteEnablesOut[3:0] [0]
      New connections: $flatten\ramDma.$0\byteEnablesOut[3:0] [3:1] = { $flatten\ramDma.$0\byteEnablesOut[3:0] [0] $flatten\ramDma.$0\byteEnablesOut[3:0] [0] $flatten\ramDma.$0\byteEnablesOut[3:0] [0] }
    Consolidated identical input bits for $mux cell $flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:202$1440:
      Old ports: A=0, B={ \ramDma.s_busStartAddressShadowReg [31:2] 2'00 }, Y=$flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:202$1440_Y
      New ports: A=30'000000000000000000000000000000, B=\ramDma.s_busStartAddressShadowReg [31:2], Y=$flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:202$1440_Y [31:2]
      New connections: $flatten\ramDma.$ternary$../../../modules/ramDmaCi/verilog/ramDmaCi.v:202$1440_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\uart1.$ternary$../../../modules/uart/verilog/uartBus.v:233$2199:
      Old ports: A={ 5'11000 \uart1.s_interruptIdentReg [2:0] }, B=8'00000000, Y=\uart1.s_readValue [23:16]
      New ports: A={ 1'1 \uart1.s_interruptIdentReg [2:0] }, B=4'0000, Y={ \uart1.s_readValue [22] \uart1.s_readValue [18:16] }
      New connections: { \uart1.s_readValue [23] \uart1.s_readValue [21:19] } = { \uart1.s_readValue [22] 3'000 }
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][3][7]$14584:
      Old ports: A=5'10110, B=5'11000, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$b$14562
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$b$14562 [3] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$b$14562 [1] }
      New connections: { $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$b$14562 [4] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$b$14562 [2] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$b$14562 [0] } = { 1'1 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$b$14562 [1] 1'0 }
    Consolidated identical input bits for $mux cell $ternary$../verilog/or1420SingleCore.v:391$267:
      Old ports: A=0, B={ \cpuFreq.s_procFreqIdReg [31:8] 4'0001 \cpuFreq.s_procFreqIdReg [3] 3'001 }, Y=\s_cpuFreqResult
      New ports: A=26'00000000000000000000000000, B={ \cpuFreq.s_procFreqIdReg [31:8] \cpuFreq.s_procFreqIdReg [3] 1'1 }, Y={ \s_cpuFreqResult [31:8] \s_cpuFreqResult [3] \s_cpuFreqResult [0] }
      New connections: { \s_cpuFreqResult [7:4] \s_cpuFreqResult [2:1] } = { 3'000 \s_cpuFreqResult [0] 2'00 }
  Optimizing cells in module \or1420SingleCore.
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$14560:
      Old ports: A=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$a$14561, B=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$b$14562, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$b$14550
      New ports: A={ 1'0 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$a$14561 [2] 1'0 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$a$14561 [0] }, B={ $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$b$14562 [3] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$b$14562 [1] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][3]$b$14562 [1] 1'0 }, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$b$14550 [3:0]
      New connections: $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$b$14550 [4] = 1'1
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$14557:
      Old ports: A=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$a$14558, B=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$b$14559, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$a$14549
      New ports: A={ 1'0 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$a$14558 [1] }, B={ 1'1 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$b$14559 [1] }, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$a$14549 [2:1]
      New connections: { $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$a$14549 [4:3] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$a$14549 [0] } = 3'100
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$14554:
      Old ports: A=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$a$14555, B=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$b$14556, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][0]$b$14547
      New ports: A={ $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$a$14555 [4] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$a$14555 [0] 1'1 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$a$14555 [0] }, B={ 2'11 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$b$14556 [1] 1'0 }, Y={ $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][0]$b$14547 [4] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][0]$b$14547 [2:0] }
      New connections: $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][0]$b$14547 [3] = $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][0]$b$14547 [0]
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$14551:
      Old ports: A=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552, B=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$b$14553, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][0]$a$14546
      New ports: A={ $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [4] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [1] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [1] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [1] }, B={ 2'10 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$b$14553 [2:1] }, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][0]$a$14546 [4:1]
      New connections: $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][0]$a$14546 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$14491:
      Old ports: A=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$a$14492, B=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$b$14493, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$b$14469
      New ports: A={ 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$a$14492 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$a$14492 [0] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$a$14492 [0] }, B={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$b$14493 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$b$14493 [2:1] 1'1 }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$b$14469 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$b$14469 [2:0] }
      New connections: $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$b$14469 [3] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$14488:
      Old ports: A=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$a$14489, B=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$b$14490, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$a$14468
      New ports: A={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$a$14489 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$a$14489 [2] 1'1 }, B={ 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][6]$b$14490 [2:1] }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$a$14468 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$a$14468 [2:1] }
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$a$14468 [3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$a$14468 [0] } = { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$a$14468 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$14485:
      Old ports: A=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$a$14486, B=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$b$14487, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$b$14466
      New ports: A={ 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$a$14486 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$a$14486 [0] }, B={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][5]$b$14487 [4] 2'01 }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$b$14466 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$b$14466 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$b$14466 [0] }
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$b$14466 [3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$b$14466 [1] } = { 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$b$14466 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$14482:
      Old ports: A=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$a$14483, B=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$b$14484, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$a$14465
      New ports: A={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$a$14483 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$a$14483 [2] 1'1 }, B={ 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][4]$b$14484 [2:1] }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$a$14465 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$a$14465 [2:1] }
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$a$14465 [3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$a$14465 [0] } = { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][2]$a$14465 [2] 1'1 }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][3]$14479:
      Old ports: A=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][3]$a$14480, B=5'00011, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$b$14463
      New ports: A={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][3]$a$14480 [3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][3]$a$14480 [0] }, B=2'01, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$b$14463 [3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$b$14463 [0] }
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$b$14463 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$b$14463 [2:1] } = 3'001
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$14476:
      Old ports: A=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$a$14477, B=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$b$14478, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$a$14462
      New ports: A={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$a$14477 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$a$14477 [0] }, B={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][2]$b$14478 [2] 1'1 }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$a$14462 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$a$14462 [0] }
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$a$14462 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$a$14462 [1] } = { 2'00 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$a$14462 [0] }
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$14473:
      Old ports: A=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474, B=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$b$14475, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460
      New ports: A={ 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [2:1] 1'1 }, B={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$b$14475 [4] 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$b$14475 [0] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$b$14475 [0] }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460 [2:0] }
      New connections: $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460 [3] = $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460 [2]
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$14470:
      Old ports: A=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$a$14471, B=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$b$14472, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459
      New ports: A={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$a$14471 [2] 1'1 }, B={ 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][0]$b$14472 [0] }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459 [0] }
      New connections: { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459 [1] } = { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459 [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:426$5683:
      Old ports: A=$flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y, B=16'0000000000000000, Y=\cpu1.decode.s_immediateValue [31:16]
      New ports: A={ $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y [11:2] \cpu1.fetch.instruction [15] $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:432$5682_Y [0] }, B=12'000000000000, Y=\cpu1.decode.s_immediateValue [27:16]
      New connections: \cpu1.decode.s_immediateValue [31:28] = { \cpu1.decode.s_immediateValue [27] \cpu1.decode.s_immediateValue [27] \cpu1.decode.s_immediateValue [27] \cpu1.decode.s_immediateValue [27] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:758$6071:
      Old ports: A=3'100, B=$flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:759$6070_Y, Y=$flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:757$6072_Y
      New ports: A=2'10, B={ $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:759$6070_Y [0] $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:759$6070_Y [0] }, Y={ $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:757$6072_Y [2] $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:757$6072_Y [0] }
      New connections: $flatten\cpu1.\decode.$ternary$../../../modules/or1420/verilog/decodeStage.v:757$6072_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\cpu1.\exe.\shift.$ternary$../../../modules/or1420/verilog/shifter.v:13$6529:
      Old ports: A={ \cpu1.exe.shift.s_shiftIn [62:32] \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] }, B={ \cpu1.exe.shift.s_shiftIn [61:32] \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] 1'0 }, Y=\cpu1.exe.shift.s_shiftStage1 [62:0]
      New ports: A={ \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] }, B={ \cpu1.exe.addSub.operantA [31:4] \camIf.ciValueA [3:0] 1'0 }, Y=\cpu1.exe.shift.s_shiftStage1 [32:0]
      New connections: \cpu1.exe.shift.s_shiftStage1 [62:33] = { \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] }
    Consolidated identical input bits for $mux cell $flatten\cpu1.\sprs.$procmux$7012:
      Old ports: A=0, B=$flatten\cpu1.\sprs.$procmux$7004_Y, Y=\cpu1.exe.sprDataIn
      New ports: A=29'00000000000000000000000000000, B=$flatten\cpu1.\sprs.$procmux$7004_Y [28:0], Y=\cpu1.exe.sprDataIn [28:0]
      New connections: \cpu1.exe.sprDataIn [31:29] = { \cpu1.exe.sprDataIn [28] \cpu1.exe.sprDataIn [28] \cpu1.exe.sprDataIn [28] }
    Consolidated identical input bits for $mux cell $flatten\cpuFreq.$ternary$../../../modules/support/verilog/processorId.v:67$3255:
      Old ports: A=$auto$wreduce.cc:461:run$11204 [3:0], B={ $flatten\cpuFreq.$not$../../../modules/support/verilog/processorId.v:67$3251_Y 3'001 }, Y=$auto$wreduce.cc:461:run$11202 [3:0]
      New ports: A=$auto$wreduce.cc:461:run$11204 [3], B=$flatten\cpuFreq.$not$../../../modules/support/verilog/processorId.v:67$3251_Y, Y=$auto$wreduce.cc:461:run$11202 [3]
      New connections: $auto$wreduce.cc:461:run$11202 [2:0] = 3'001
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:192$4666:
      Old ports: A=$auto$wreduce.cc:461:run$11215 [4:0], B=5'10010, Y=$auto$wreduce.cc:461:run$11214 [4:0]
      New ports: A={ $auto$wreduce.cc:461:run$11215 [4] $auto$wreduce.cc:461:run$11215 [2] 1'1 }, B=3'100, Y={ $auto$wreduce.cc:461:run$11214 [4] $auto$wreduce.cc:461:run$11214 [2] $auto$wreduce.cc:461:run$11214 [0] }
      New connections: { $auto$wreduce.cc:461:run$11214 [3] $auto$wreduce.cc:461:run$11214 [1] } = { $auto$wreduce.cc:461:run$11214 [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716:
      Old ports: A=$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:228$4715_Y, B=6'011111, Y=$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716_Y
      New ports: A={ $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:228$4715_Y [0] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:228$4715_Y [1:0] }, B=3'011, Y={ $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716_Y [5] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716_Y [1:0] }
      New connections: $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716_Y [4:2] = { $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716_Y [1] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716_Y [1] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:124$3331:
      Old ports: A=$flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y, B=5'01010, Y=$flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:124$3331_Y
      New ports: A={ $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y [2] $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y [0] $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:125$3330_Y [0] }, B=3'010, Y=$flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:124$3331_Y [2:0]
      New connections: $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:124$3331_Y [4:3] = $flatten\i2cm.\master.$ternary$../../../modules/i2c/verilog/i2cMaster.v:124$3331_Y [2:1]
  Optimizing cells in module \or1420SingleCore.
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$14548:
      Old ports: A=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$a$14549, B=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$b$14550, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][0][0]$b$14544
      New ports: A={ 1'0 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$a$14549 [2:1] 1'0 }, B=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$b$14550 [3:0], Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][0][0]$b$14544 [3:0]
      New connections: $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][0][0]$b$14544 [4] = 1'1
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$14461:
      Old ports: A=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$a$14462, B=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$b$14463, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][1][0]$b$14454
      New ports: A={ 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$a$14462 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$a$14462 [0] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$a$14462 [0] }, B={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$b$14463 [3] 2'01 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][1]$b$14463 [0] }, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][1][0]$b$14454 [3:0]
      New connections: $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][1][0]$b$14454 [4] = 1'0
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$14458:
      Old ports: A=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459, B=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460, Y=$memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][1][0]$a$14453
      New ports: A={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459 [2] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459 [0] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$a$14459 [0] }, B={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460 [2:0] }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][1][0]$a$14453 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][1][0]$a$14453 [2:0] }
      New connections: $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][1][0]$a$14453 [3] = $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][1][0]$a$14453 [2]
    Consolidated identical input bits for $mux cell $flatten\cpu1.\exe.\shift.$ternary$../../../modules/or1420/verilog/shifter.v:14$6531:
      Old ports: A=\cpu1.exe.shift.s_shiftStage1 [62:0], B={ \cpu1.exe.shift.s_shiftStage1 [60:0] 2'00 }, Y=\cpu1.exe.shift.s_shiftStage2 [62:0]
      New ports: A={ \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftStage1 [32:0] }, B={ \cpu1.exe.shift.s_shiftStage1 [32:0] 2'00 }, Y=\cpu1.exe.shift.s_shiftStage2 [34:0]
      New connections: \cpu1.exe.shift.s_shiftStage2 [62:35] = { \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] }
    Consolidated identical input bits for $mux cell $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:226$4717:
      Old ports: A=$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716_Y, B=6'011101, Y=$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:226$4717_Y
      New ports: A={ $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716_Y [5] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716_Y [1] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:227$4716_Y [1:0] }, B=4'0101, Y={ $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:226$4717_Y [5] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:226$4717_Y [2:0] }
      New connections: $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:226$4717_Y [4:3] = { $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:226$4717_Y [2] $flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:226$4717_Y [2] }
  Optimizing cells in module \or1420SingleCore.
    Consolidated identical input bits for $mux cell $flatten\cpu1.\exe.\shift.$ternary$../../../modules/or1420/verilog/shifter.v:15$6533:
      Old ports: A=\cpu1.exe.shift.s_shiftStage2 [62:0], B={ \cpu1.exe.shift.s_shiftStage2 [58:0] 4'0000 }, Y=\cpu1.exe.shift.s_shiftStage3 [62:0]
      New ports: A={ \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftStage2 [34:0] }, B={ \cpu1.exe.shift.s_shiftStage2 [34:0] 4'0000 }, Y=\cpu1.exe.shift.s_shiftStage3 [38:0]
      New connections: \cpu1.exe.shift.s_shiftStage3 [62:39] = { \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] }
  Optimizing cells in module \or1420SingleCore.
    Consolidated identical input bits for $mux cell $flatten\cpu1.\exe.\shift.$ternary$../../../modules/or1420/verilog/shifter.v:16$6535:
      Old ports: A=\cpu1.exe.shift.s_shiftStage3 [62:0], B={ \cpu1.exe.shift.s_shiftStage3 [54:0] 8'00000000 }, Y=\cpu1.exe.shift.s_shiftStage4 [62:0]
      New ports: A={ \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftStage3 [38:0] }, B={ \cpu1.exe.shift.s_shiftStage3 [38:0] 8'00000000 }, Y=\cpu1.exe.shift.s_shiftStage4 [46:0]
      New connections: \cpu1.exe.shift.s_shiftStage4 [62:47] = { \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] \cpu1.exe.shift.s_shiftIn [32] }
  Optimizing cells in module \or1420SingleCore.
Performed a total of 169 changes.

67.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~75 debug messages>
Removed a total of 25 cells.

67.31.6. Executing OPT_DFF pass (perform DFF optimizations).

67.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 1 unused cells and 75 unused wires.
<suppressed ~2 debug messages>

67.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~30 debug messages>

67.31.9. Rerunning OPT passes. (Maybe there is more to do..)

67.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~293 debug messages>

67.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$14473:
      Old ports: A={ 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [1] 1'1 }, B={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [3] 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [1] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [1] }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460 [1:0] }
      New ports: A={ 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [3] 1'1 }, B={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [3] 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [1] }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460 [4:3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460 [0] }
      New connections: $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][0]$b$14460 [1] = $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [1]
    Consolidated identical input bits for $mux cell $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][7]$14491:
      Old ports: A={ 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [1] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [1] }, B={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [1] 1'1 }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$b$14469 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$b$14469 [2:0] }
      New ports: A={ 1'0 $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [1] }, B={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [3] 1'1 }, Y={ $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$b$14469 [4] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$b$14469 [0] }
      New connections: $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][2][3]$b$14469 [2:1] = { $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [3] $memory$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdmux[0][3][1]$a$14474 [1] }
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$14551:
      Old ports: A={ $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [4:3] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [3] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [3] }, B={ 2'10 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [4:3] }, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][0]$a$14546 [4:1]
      New ports: A={ $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [4:3] $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [3] }, B={ 2'10 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [4] }, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][0]$a$14546 [4:2]
      New connections: $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][0]$a$14546 [1] = $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][0]$a$14552 [3]
    Consolidated identical input bits for $mux cell $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][2]$14557:
      Old ports: A={ 1'0 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$b$14556 [1] }, B={ 1'1 $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$b$14556 [1] }, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$a$14549 [2:1]
      New ports: A=1'0, B=1'1, Y=$memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$a$14549 [2]
      New connections: $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][1][1]$a$14549 [1] = $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][2][1]$b$14556 [1]
  Optimizing cells in module \or1420SingleCore.
Performed a total of 4 changes.

67.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$11155 ($sdffe) from module or1420SingleCore (D = \arbiter.s_queueRequestsNext [26:0], Q = \arbiter.s_queuedRequests [26:0]).
Adding SRST signal on $auto$ff.cc:266:slice$10703 ($sdff) from module or1420SingleCore (D = { $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:167$4412_Y [9:8] $flatten\hdmi.\generator.$sub$../../../modules/hdmi_720p/verilog/hdmi_720p.v:167$4412_Y [0] }, Q = { \hdmi.generator.s_horizontalCounter [9:8] \hdmi.generator.s_horizontalCounter [0] }, rval = 3'001).
Adding SRST signal on $auto$ff.cc:266:slice$10553 ($dffe) from module or1420SingleCore (D = \ramDma.memory.dataOutB [1:0], Q = \ramDma.s_addressDataOutReg [1:0], rval = 2'00).
Adding SRST signal on $$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdreg[0] ($dff) from module or1420SingleCore (D = $memory$flatten\uart1.\TXC.$auto$proc_rom.cc:155:do_switch$6662$rdmux[0][0][0]$a$14543 [4], Q = \uart1.TXC.s_halfBitLoadValue [4], rval = 1'1).
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$10357 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$10357 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$10357 ($sdffe) from module or1420SingleCore.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$10616 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$10616 ($dff) from module or1420SingleCore.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$10616 ($dff) from module or1420SingleCore.

67.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

67.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~7 debug messages>

67.31.16. Rerunning OPT passes. (Maybe there is more to do..)

67.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~294 debug messages>

67.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

67.31.20. Executing OPT_DFF pass (perform DFF optimizations).

67.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 3 unused cells and 5 unused wires.
<suppressed ~4 debug messages>

67.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.31.23. Rerunning OPT passes. (Maybe there is more to do..)

67.31.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~294 debug messages>

67.31.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.31.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.31.27. Executing OPT_DFF pass (perform DFF optimizations).

67.31.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..

67.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.31.30. Finished OPT passes. (There is nothing left to do.)

67.32. Executing TECHMAP pass (map to technology primitives).

67.32.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

67.32.2. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

67.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$653d0dc5a667330298513325d0bd1def0e6c1128\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$85346e2bb785dcf893ec7ec8ecc1994519d951c8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:446553370afc6c2aa6cc0b8f657b7f64b237ff7c$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$1ed7ec530b1ba361931392f2f8504f82ccdfecaa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cd54e322aa4265ca236096fe4bb634aaec4e39b4\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_80_ecp5_alu for cells of type $alu.
Using template $paramod$1bb7aebaa32f16dab78ad6c76561e8e43e165fdb\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_80_ecp5_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { 1'0 $auto$wreduce.cc:461:run$11256 [9:1] \cpu1.exe.addSub.operantA [16] } (11 bits, signed)
  sub { 1'0 \camIf.ciValueB [15:8] } (9 bits, signed)
  sub { 1'0 \cpu1.exe.addSub.operantA [31:24] 1'0 } (10 bits, signed)
  sub { 1'0 \cpu1.exe.addSub.operantA [7:4] \camIf.ciValueA [3:0] } (9 bits, signed)
  add { 1'0 \camIf.ciValueB [31:24] } (9 bits, signed)
  packed 3 (2) bits / 1 words into adder tree
Using template $paramod$25aeefb6172cd43f7c14fc369b11deadcc2a1e84\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a2af9b43308e3114c3b5dd3f4dc3329b2387395d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d7c91f8d4ce389beb1bd34b271e05fae2549a2a8\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8b91520f362def1c00b670963e6efa8b0e3adf1f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2fd41600d709511be13a0f6d8150b3e9b19d29c4\_90_pmux for cells of type $pmux.
Using template $paramod$200cf4763a5dd97104da97c2740bc6396db7fa25\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$824a2ca00d29d886599434cf8ea60471635f2955\_90_demux for cells of type $demux.
Using template $paramod$2ed77b3b0a7c8f7c83fad8d4b364602e2d2abc09\_90_pmux for cells of type $pmux.
Using template $paramod$0f435e42bbb05ef097dd85b3afb0f81e297f812d\_90_pmux for cells of type $pmux.
Using template $paramod$04f121e3c8858ac36578330193fd248b9a31e99c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$eb7b5fa594d21f32e2ff3bd05b81752f0f326d5f\_90_pmux for cells of type $pmux.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$f42569e367821ad1b7d52f2d157a44ce80c766dc\_90_pmux for cells of type $pmux.
Using template $paramod$ee721315a7b0169d82611b9aea01747035b97792\_90_pmux for cells of type $pmux.
Using template $paramod$ede7b58042915c15b5512c92c18754c007fd5a95\_90_pmux for cells of type $pmux.
Using template $paramod$bbdca6511838b4dd7a0f812c948877d0129b9ffa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$e194a9e890de0a7be18db8bd15a1479dea055e42\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
  add { \converter.pixel3.s_redResult [10:1] \camIf.ciValueB [3] 1'0 } (12 bits, unsigned)
  add { \converter.pixel3.s_greenSum [7:1] \camIf.ciValueB [13] } (8 bits, unsigned)
  add \camIf.ciValueB [12:8] (5 bits, unsigned)
  add { \camIf.ciValueB [2:0] \camIf.ciValueB [15:13] 1'0 \camIf.ciValueB [2:0] \camIf.ciValueB [15:14] } (12 bits, unsigned)
  add { \converter.pixel3.s_greenSum [7:1] \camIf.ciValueB [13] 3'000 } (11 bits, unsigned)
  add { \camIf.ciValueB [12:8] 4'0000 } (9 bits, unsigned)
  add { \camIf.ciValueB [12:8] 1'0 } (6 bits, unsigned)
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $tribuf.
Using template $paramod$6f1c9db12fae46f562341b96a01cc4ee79f55321\_90_pmux for cells of type $pmux.
Using template $paramod$26da20976ca9178c4e8a80e330d9b0efb5f0e23b\_90_pmux for cells of type $pmux.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$19189243523493d505a4933d1bad417c570ea8a6\_80_ecp5_alu for cells of type $alu.
  add { \converter.pixel1.s_redResult [10:1] \camIf.ciValueA [3] 1'0 } (12 bits, unsigned)
  add { \converter.pixel1.s_greenSum [7:1] \cpu1.exe.addSub.operantA [13] } (8 bits, unsigned)
  add \cpu1.exe.addSub.operantA [12:8] (5 bits, unsigned)
  add { \camIf.ciValueA [2:0] \cpu1.exe.addSub.operantA [15:13] 1'0 \camIf.ciValueA [2:0] \cpu1.exe.addSub.operantA [15:14] } (12 bits, unsigned)
  add { \converter.pixel1.s_greenSum [7:1] \cpu1.exe.addSub.operantA [13] 3'000 } (11 bits, unsigned)
  add { \cpu1.exe.addSub.operantA [12:8] 4'0000 } (9 bits, unsigned)
  add { \cpu1.exe.addSub.operantA [12:8] 1'0 } (6 bits, unsigned)
  add \hdmi.textC1.s_screenOffsetReg (13 bits, unsigned)
  add { \hdmi.textC1.s_lookupOffset2 [12] \hdmi.textC1.s_lookupOffset2 [12] \hdmi.textC1.s_lookupOffset2 [12] \hdmi.textC1.s_lookupOffset2 [12] \hdmi.textC1.s_lookupOffset2 [12] \hdmi.textC1.s_lookupOffset2 [12] \hdmi.textC1.s_lookupOffset2 [6:0] } (13 bits, unsigned)
  add \hdmi.textC1.s_lookupOffset1 (13 bits, unsigned)
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
  add \sdram.s_realBurstSize [7:0] (8 bits, unsigned)
  sub \sdram.s_nrOfWordsLeft [7:0] (8 bits, unsigned)
  add 8'11111111 (8 bits, unsigned)
Using template $paramod$4036cc4bf4f6a71988372ada8c45973510ae050c\_80_ecp5_alu for cells of type $alu.
  add { \converter.pixel2.s_redResult [10:1] \cpu1.exe.addSub.operantA [19] 1'0 } (12 bits, unsigned)
  add { \converter.pixel2.s_greenSum [7:1] \cpu1.exe.addSub.operantA [29] } (8 bits, unsigned)
  add \cpu1.exe.addSub.operantA [28:24] (5 bits, unsigned)
  add { \cpu1.exe.addSub.operantA [18:16] \cpu1.exe.addSub.operantA [31:29] 1'0 \cpu1.exe.addSub.operantA [18:16] \cpu1.exe.addSub.operantA [31:30] } (12 bits, unsigned)
  add { \converter.pixel2.s_greenSum [7:1] \cpu1.exe.addSub.operantA [29] 3'000 } (11 bits, unsigned)
  add { \cpu1.exe.addSub.operantA [28:24] 4'0000 } (9 bits, unsigned)
  add { \cpu1.exe.addSub.operantA [28:24] 1'0 } (6 bits, unsigned)
Using template $paramod$9b068a3f4468c7b15193a17d454654d1b2560530\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$b52bd7d9c9f7528eea96dbf9fa48ed18ac637bc8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d4fbf181fbf74ad2c33c84c81168c20bdbe88f93\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2f5fb04daf2da94d981bf9455fa4454c6ec8b705\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$857150d3a9b7fb38b73bbaa31ff652415e553f98\_80_ecp5_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$821d2886e47353e724eaca46af4992e9c3e6ac1d\_80_ecp5_alu for cells of type $alu.
  add { 1'0 $auto$wreduce.cc:461:run$11255 [9:1] \camIf.ciValueA [0] } (11 bits, signed)
  sub { 1'0 \camIf.ciValueB [31:24] } (9 bits, signed)
  sub { 1'0 \camIf.ciValueB [23:16] 1'0 } (10 bits, signed)
  sub { 1'0 \camIf.ciValueB [15:8] } (9 bits, signed)
  add { 1'0 \cpu1.exe.addSub.operantA [23:16] } (9 bits, signed)
  packed 3 (2) bits / 1 words into adder tree
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_80_ecp5_alu for cells of type $alu.
Using template $paramod$83b5ea7968049d4100fded4ca9321a3c959a2831\_80_ecp5_alu for cells of type $alu.
  add { \converter.pixel4.s_redResult [10:1] \camIf.ciValueB [19] 1'0 } (12 bits, unsigned)
  add { \converter.pixel4.s_greenSum [7:1] \camIf.ciValueB [29] } (8 bits, unsigned)
  add \camIf.ciValueB [28:24] (5 bits, unsigned)
  add { \camIf.ciValueB [18:16] \camIf.ciValueB [31:29] 1'0 \camIf.ciValueB [18:16] \camIf.ciValueB [31:30] } (12 bits, unsigned)
  add { \converter.pixel4.s_greenSum [7:1] \camIf.ciValueB [29] 3'000 } (11 bits, unsigned)
  add { \camIf.ciValueB [28:24] 4'0000 } (9 bits, unsigned)
  add { \camIf.ciValueB [28:24] 1'0 } (6 bits, unsigned)
Using template $paramod$1eb759649286d7485bd82f4dfc30385bade4b4b3\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$18205a5da979f93ffab44671dcc4a48cf14e25e2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a9c862b459f0009bb3a015092e00213b862f7967\_80_ecp5_alu for cells of type $alu.
Using template $paramod$49641a5ace7a8dbedd31c417f5a1b54fcecf6c7d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$713617589782cfade849bb573b5c36106c4b708f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$0cb8c8207ef60c40f3d931234779bbc53d5f6b86\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$65af072f6065f0ed27ad80c8089003dcba6e1c40\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b17027b2967ef1d90be228d723f0152c5776720c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$bb6be1543d26047e05b028d7c415b907f8181f90\_90_pmux for cells of type $pmux.
Using template $paramod$403e3b916c6203cefc86d5db164f41811de6a0e8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6eda0ef91434b0a63b1504b3097de136b7a9d5d5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2780480d52179e2db572a6e5133edf36e733d32e\_80_ecp5_alu for cells of type $alu.
Using template $paramod$da22da4d26e7c1dc9b263ffbd2a8619a0b31b48c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ecp5_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$fedb90247e1daaa8b0af86a595f377181f141d27\_90_pmux for cells of type $pmux.
Using template $paramod$5de5fbe7c1e0726c07e3a4cebe563a6a1315b736\_80_ecp5_alu for cells of type $alu.
Using template $paramod$0563fff2c395e9892f21c131fa33d5e0ad144e72\_90_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$d90c3448203144d55644b597072d6cf1b3e54430\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$e82bc780abe45b949d821aa3d0d92433ac3b9e09\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d902cfcd8f5bceb817669b134f968d68db216af4\_80_ecp5_alu for cells of type $alu.
Using template $paramod$5a2458dea57ee1db4cce813ab06fd0aaa68f4f77\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_80_ecp5_alu for cells of type $alu.
Using template $paramod$f9f8e500fd8bcae4d71b21da14000ce67ac9c545\_90_pmux for cells of type $pmux.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$7f1d45a92d0221fa6c256845bf4513df30042923\_90_pmux for cells of type $pmux.
Using template $paramod$70d30c21ff772b34d0d1da2801fbd781dc3c70e4\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001101 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
No more expansions possible.
<suppressed ~12337 debug messages>

67.33. Executing OPT pass (performing simple optimizations).

67.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~12524 debug messages>

67.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~9207 debug messages>
Removed a total of 3069 cells.

67.33.3. Executing OPT_DFF pass (perform DFF optimizations).

67.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 3394 unused cells and 13018 unused wires.
<suppressed ~3395 debug messages>

67.33.5. Finished fast OPT passes.

67.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..

67.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

67.36. Executing TECHMAP pass (map to technology primitives).

67.36.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

67.36.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template OFS1P3IX for cells of type OFS1P3IX.
Using template BB for cells of type BB.
Using template IFS1P3IX for cells of type IFS1P3IX.
No more expansions possible.
<suppressed ~3925 debug messages>

67.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~221 debug messages>

67.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

67.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in or1420SingleCore.

67.40. Executing ATTRMVCP pass (move or copy attributes).

67.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 0 unused cells and 20264 unused wires.
<suppressed ~1 debug messages>

67.42. Executing TECHMAP pass (map to technology primitives).

67.42.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

67.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

67.43. Executing ABC9 pass.

67.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

67.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

67.43.3. Executing PROC pass (convert processes to netlists).

67.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

67.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68107 in module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Removed a total of 0 dead cases.

67.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

67.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68108'.
  Set init value: \Q = 1'0

67.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68107'.

67.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

67.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68108'.
Creating decoders for process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68107'.
     1/1: $0\Q[0:0]

67.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

67.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.\Q' using process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68107'.
  created $adff cell `$procdff$68111' with positive edge clock and positive level reset.

67.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

67.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68108'.
Found and cleaned up 1 empty switch in `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68107'.
Removing empty process `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68107'.
Cleaned up 1 empty switch.

67.43.3.12. Executing OPT_EXPR pass (perform const folding).

67.43.4. Executing PROC pass (convert processes to netlists).

67.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

67.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68183 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

67.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

67.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68184'.
  Set init value: \Q = 1'0

67.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68183'.

67.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

67.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68184'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68183'.
     1/1: $0\Q[0:0]

67.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

67.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68183'.
  created $adff cell `$procdff$68187' with positive edge clock and positive level reset.

67.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

67.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68184'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68183'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$68183'.
Cleaned up 1 empty switch.

67.43.4.12. Executing OPT_EXPR pass (perform const folding).

67.43.5. Executing PROC pass (convert processes to netlists).

67.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$68225'.
Cleaned up 1 empty switch.

67.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$68226 in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

67.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

67.43.5.4. Executing PROC_INIT pass (extract init attributes).

67.43.5.5. Executing PROC_ARST pass (detect async resets in processes).

67.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

67.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$68226'.
     1/3: $1$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$68224_EN[3:0]$68231
     2/3: $1$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$68224_DATA[3:0]$68230
     3/3: $1$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$68224_ADDR[3:0]$68232
Creating decoders for process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$68225'.

67.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

67.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\i' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68208_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68209_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68213_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68214_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68218_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68210_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68222_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68211_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68220_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68223_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68216_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68221_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68217_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68212_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68219_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$68215_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$68224_DATA' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$68226'.
  created $dff cell `$procdff$68276' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$68224_EN' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$68226'.
  created $dff cell `$procdff$68277' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$memwr$\mem$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$68224_ADDR' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$68226'.
  created $dff cell `$procdff$68278' with positive edge clock.
Creating register for signal `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.\muxwre' using process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$68225'.
  created direct connection (no actual register cell created).

67.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

67.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$68250'.
Found and cleaned up 1 empty switch in `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$68226'.
Removing empty process `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.$proc$/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$68225'.
Cleaned up 1 empty switch.

67.43.5.12. Executing OPT_EXPR pass (perform const folding).

67.43.6. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$simplemap.cc:267:simplemap_mux$37600 $auto$simplemap.cc:267:simplemap_mux$37615 $auto$ff.cc:266:slice$37547 $auto$simplemap.cc:126:simplemap_reduce$19176 $auto$simplemap.cc:126:simplemap_reduce$19174 $auto$simplemap.cc:225:simplemap_logbin$37652 $auto$simplemap.cc:267:simplemap_mux$37619 $auto$simplemap.cc:75:simplemap_bitop$37681
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$61081 $auto$simplemap.cc:267:simplemap_mux$26173 $auto$simplemap.cc:267:simplemap_mux$26170 $auto$simplemap.cc:267:simplemap_mux$26174 $auto$simplemap.cc:267:simplemap_mux$26171 $auto$simplemap.cc:267:simplemap_mux$26168 $auto$simplemap.cc:225:simplemap_logbin$26126 $auto$ff.cc:266:slice$26106 $auto$simplemap.cc:225:simplemap_logbin$26188 $auto$simplemap.cc:196:simplemap_lognot$26187 $auto$simplemap.cc:126:simplemap_reduce$26185 $auto$simplemap.cc:126:simplemap_reduce$26183 $auto$simplemap.cc:267:simplemap_mux$26172 $auto$simplemap.cc:267:simplemap_mux$26169 $auto$simplemap.cc:267:simplemap_mux$26166
Found an SCC: $auto$simplemap.cc:75:simplemap_bitop$25793 $auto$simplemap.cc:75:simplemap_bitop$25774 $auto$ff.cc:266:slice$26653 $auto$ff.cc:479:convert_ce_over_srst$63231 $auto$ff.cc:266:slice$26656 $auto$ff.cc:479:convert_ce_over_srst$63237 $auto$opt_expr.cc:617:replace_const_cells$59599 $auto$ff.cc:266:slice$26669 $auto$ff.cc:479:convert_ce_over_srst$63263 $auto$opt_expr.cc:617:replace_const_cells$59593 $auto$ff.cc:266:slice$26662 $auto$ff.cc:479:convert_ce_over_srst$63249 $auto$simplemap.cc:126:simplemap_reduce$25533 $auto$simplemap.cc:126:simplemap_reduce$25443 $auto$simplemap.cc:126:simplemap_reduce$25389 $auto$simplemap.cc:126:simplemap_reduce$25011 $auto$opt_expr.cc:617:replace_const_cells$59565 $auto$ff.cc:266:slice$26668 $auto$ff.cc:479:convert_ce_over_srst$63261 $auto$simplemap.cc:126:simplemap_reduce$25100 $auto$simplemap.cc:126:simplemap_reduce$25097 $auto$simplemap.cc:126:simplemap_reduce$25077 $auto$simplemap.cc:126:simplemap_reduce$25074 $auto$opt_expr.cc:617:replace_const_cells$59595 $auto$ff.cc:266:slice$26667 $auto$ff.cc:479:convert_ce_over_srst$63259 $auto$simplemap.cc:126:simplemap_reduce$24567 $auto$simplemap.cc:126:simplemap_reduce$25530 $auto$ff.cc:266:slice$26663 $auto$ff.cc:479:convert_ce_over_srst$63251 $auto$simplemap.cc:126:simplemap_reduce$25536 $auto$simplemap.cc:126:simplemap_reduce$25532 $auto$simplemap.cc:126:simplemap_reduce$25442 $auto$opt_expr.cc:617:replace_const_cells$59589 $auto$simplemap.cc:126:simplemap_reduce$24575 $auto$simplemap.cc:126:simplemap_reduce$25367 $auto$simplemap.cc:126:simplemap_reduce$24989 $auto$ff.cc:266:slice$26666 $auto$ff.cc:479:convert_ce_over_srst$63257 $auto$simplemap.cc:75:simplemap_bitop$25790 $auto$simplemap.cc:75:simplemap_bitop$25771 $auto$ff.cc:266:slice$26650 $auto$ff.cc:479:convert_ce_over_srst$63225 $auto$simplemap.cc:38:simplemap_not$25263 $auto$ff.cc:266:slice$26648 $auto$ff.cc:479:convert_ce_over_srst$63221 $auto$simplemap.cc:126:simplemap_reduce$25797 $auto$simplemap.cc:75:simplemap_bitop$25789 $auto$simplemap.cc:126:simplemap_reduce$25778 $auto$simplemap.cc:75:simplemap_bitop$25770 $auto$simplemap.cc:126:simplemap_reduce$25744 $auto$ff.cc:266:slice$26649 $auto$ff.cc:479:convert_ce_over_srst$63223 $auto$simplemap.cc:126:simplemap_reduce$25610 $auto$ff.cc:266:slice$26647 $auto$ff.cc:479:convert_ce_over_srst$63219 $auto$simplemap.cc:196:simplemap_lognot$25268 $auto$simplemap.cc:167:logic_reduce$25267 $auto$ff.cc:266:slice$26646 $auto$ff.cc:479:convert_ce_over_srst$63217 $auto$opt_expr.cc:617:replace_const_cells$59581 $auto$ff.cc:266:slice$26644 $auto$ff.cc:479:convert_ce_over_srst$63213 $auto$opt_expr.cc:617:replace_const_cells$61141 $auto$ff.cc:266:slice$26640 $auto$ff.cc:479:convert_ce_over_srst$63205 $auto$simplemap.cc:126:simplemap_reduce$25327 $auto$opt_expr.cc:617:replace_const_cells$61135 $auto$ff.cc:266:slice$26641 $auto$ff.cc:479:convert_ce_over_srst$63207 $auto$ff.cc:266:slice$26639 $auto$ff.cc:479:convert_ce_over_srst$63203 $auto$simplemap.cc:196:simplemap_lognot$25039 $auto$simplemap.cc:126:simplemap_reduce$25037 $auto$simplemap.cc:126:simplemap_reduce$25155 $auto$opt_expr.cc:617:replace_const_cells$61139 $auto$simplemap.cc:196:simplemap_lognot$25331 $auto$simplemap.cc:126:simplemap_reduce$25329 $auto$simplemap.cc:126:simplemap_reduce$25326 $auto$ff.cc:266:slice$26638 $auto$ff.cc:479:convert_ce_over_srst$63201 $auto$simplemap.cc:75:simplemap_bitop$25792 $auto$simplemap.cc:75:simplemap_bitop$25773 $auto$ff.cc:266:slice$26652 $auto$ff.cc:479:convert_ce_over_srst$63229 $auto$simplemap.cc:167:logic_reduce$21739 $auto$simplemap.cc:126:simplemap_reduce$25747 $auto$simplemap.cc:126:simplemap_reduce$25745 $auto$simplemap.cc:196:simplemap_lognot$25804 $auto$simplemap.cc:126:simplemap_reduce$25802 $auto$simplemap.cc:126:simplemap_reduce$25800 $auto$simplemap.cc:126:simplemap_reduce$25798 $auto$simplemap.cc:75:simplemap_bitop$25791 $auto$simplemap.cc:196:simplemap_lognot$25785 $auto$simplemap.cc:126:simplemap_reduce$25783 $auto$simplemap.cc:126:simplemap_reduce$25781 $auto$simplemap.cc:126:simplemap_reduce$25779 $auto$simplemap.cc:75:simplemap_bitop$25772 $auto$ff.cc:266:slice$26651 $auto$ff.cc:479:convert_ce_over_srst$63227 $auto$ff.cc:266:slice$26654 $auto$ff.cc:479:convert_ce_over_srst$63233 $auto$simplemap.cc:167:logic_reduce$25308 $auto$ff.cc:266:slice$26655 $auto$ff.cc:479:convert_ce_over_srst$63235 $auto$ff.cc:266:slice$26660 $auto$ff.cc:479:convert_ce_over_srst$63245 $auto$simplemap.cc:167:logic_reduce$25311 $auto$simplemap.cc:167:logic_reduce$25309 $auto$ff.cc:266:slice$26657 $auto$ff.cc:479:convert_ce_over_srst$63239 $auto$simplemap.cc:196:simplemap_lognot$25314 $auto$simplemap.cc:167:logic_reduce$25313 $auto$ff.cc:266:slice$26658 $auto$ff.cc:479:convert_ce_over_srst$63241 $auto$simplemap.cc:126:simplemap_reduce$24565 $auto$ff.cc:266:slice$26659 $auto$ff.cc:479:convert_ce_over_srst$63243 $auto$simplemap.cc:126:simplemap_reduce$24577 $auto$simplemap.cc:126:simplemap_reduce$24573 $auto$simplemap.cc:126:simplemap_reduce$24566 $auto$ff.cc:266:slice$26661 $auto$ff.cc:479:convert_ce_over_srst$63247 $auto$simplemap.cc:126:simplemap_reduce$25096 $auto$opt_expr.cc:617:replace_const_cells$59573 $auto$simplemap.cc:126:simplemap_reduce$25073 $auto$ff.cc:266:slice$26665 $auto$ff.cc:479:convert_ce_over_srst$63255 $auto$simplemap.cc:225:simplemap_logbin$25541 $auto$simplemap.cc:196:simplemap_lognot$25540 $auto$simplemap.cc:126:simplemap_reduce$25538 $auto$simplemap.cc:126:simplemap_reduce$25535 $auto$simplemap.cc:196:simplemap_lognot$25374 $auto$simplemap.cc:126:simplemap_reduce$25372 $auto$simplemap.cc:196:simplemap_lognot$25182 $auto$simplemap.cc:126:simplemap_reduce$25180 $auto$simplemap.cc:126:simplemap_reduce$25370 $auto$simplemap.cc:196:simplemap_lognot$25353 $auto$simplemap.cc:126:simplemap_reduce$25351 $auto$simplemap.cc:126:simplemap_reduce$25349 $auto$simplemap.cc:196:simplemap_lognot$24933 $auto$simplemap.cc:126:simplemap_reduce$24931 $auto$simplemap.cc:196:simplemap_lognot$24912 $auto$simplemap.cc:126:simplemap_reduce$24910 $auto$simplemap.cc:126:simplemap_reduce$24929 $auto$simplemap.cc:196:simplemap_lognot$24755 $auto$simplemap.cc:126:simplemap_reduce$24753 $auto$simplemap.cc:126:simplemap_reduce$24835 $auto$simplemap.cc:126:simplemap_reduce$25531 $auto$simplemap.cc:196:simplemap_lognot$24734 $auto$simplemap.cc:126:simplemap_reduce$24732 $auto$simplemap.cc:196:simplemap_lognot$24671 $auto$simplemap.cc:126:simplemap_reduce$24669 $auto$simplemap.cc:126:simplemap_reduce$24730 $auto$simplemap.cc:196:simplemap_lognot$25224 $auto$simplemap.cc:126:simplemap_reduce$25222 $auto$simplemap.cc:126:simplemap_reduce$25220 $auto$simplemap.cc:196:simplemap_lognot$24996 $auto$simplemap.cc:126:simplemap_reduce$24994 $auto$simplemap.cc:126:simplemap_reduce$24992 $auto$simplemap.cc:126:simplemap_reduce$25216 $auto$simplemap.cc:196:simplemap_lognot$25104 $auto$simplemap.cc:126:simplemap_reduce$25102 $auto$simplemap.cc:126:simplemap_reduce$25099 $auto$simplemap.cc:225:simplemap_logbin$25499 $auto$simplemap.cc:225:simplemap_logbin$25498 $auto$simplemap.cc:196:simplemap_lognot$25081 $auto$simplemap.cc:126:simplemap_reduce$25079 $auto$simplemap.cc:126:simplemap_reduce$25076 $auto$simplemap.cc:126:simplemap_reduce$25095 $auto$opt_expr.cc:617:replace_const_cells$59591 $auto$simplemap.cc:225:simplemap_logbin$25582 $auto$simplemap.cc:225:simplemap_logbin$25581 $auto$simplemap.cc:225:simplemap_logbin$25580 $auto$simplemap.cc:196:simplemap_lognot$24582 $auto$simplemap.cc:126:simplemap_reduce$24580 $auto$simplemap.cc:126:simplemap_reduce$24578 $auto$simplemap.cc:126:simplemap_reduce$24574 $auto$simplemap.cc:196:simplemap_lognot$25449 $auto$simplemap.cc:126:simplemap_reduce$25447 $auto$simplemap.cc:225:simplemap_logbin$25509 $auto$simplemap.cc:225:simplemap_logbin$25555 $auto$simplemap.cc:225:simplemap_logbin$25611 $auto$simplemap.cc:196:simplemap_lognot$25395 $auto$simplemap.cc:126:simplemap_reduce$25393 $auto$simplemap.cc:126:simplemap_reduce$25445 $auto$simplemap.cc:225:simplemap_logbin$25583 $auto$simplemap.cc:196:simplemap_lognot$24692 $auto$simplemap.cc:126:simplemap_reduce$24690 $auto$simplemap.cc:225:simplemap_logbin$25332 $auto$simplemap.cc:225:simplemap_logbin$25269 $auto$simplemap.cc:196:simplemap_lognot$25017 $auto$simplemap.cc:126:simplemap_reduce$25015 $auto$simplemap.cc:126:simplemap_reduce$25013 $auto$simplemap.cc:196:simplemap_lognot$24975 $auto$simplemap.cc:126:simplemap_reduce$24973 $auto$simplemap.cc:126:simplemap_reduce$24971 $auto$simplemap.cc:225:simplemap_logbin$25503 $auto$simplemap.cc:225:simplemap_logbin$25502 $auto$simplemap.cc:225:simplemap_logbin$25501 $auto$simplemap.cc:225:simplemap_logbin$25500 $auto$simplemap.cc:225:simplemap_logbin$25544 $auto$simplemap.cc:225:simplemap_logbin$25543 $auto$simplemap.cc:225:simplemap_logbin$25542 $auto$simplemap.cc:225:simplemap_logbin$25588 $auto$simplemap.cc:225:simplemap_logbin$25587 $auto$simplemap.cc:225:simplemap_logbin$25586 $auto$simplemap.cc:225:simplemap_logbin$25585 $auto$simplemap.cc:225:simplemap_logbin$25584 $auto$simplemap.cc:225:simplemap_logbin$25878 $auto$simplemap.cc:225:simplemap_logbin$25877 $auto$simplemap.cc:225:simplemap_logbin$26056 $auto$simplemap.cc:225:simplemap_logbin$25876 $auto$simplemap.cc:196:simplemap_lognot$24891 $auto$simplemap.cc:167:logic_reduce$24890 $auto$simplemap.cc:167:logic_reduce$24888 $auto$simplemap.cc:126:simplemap_reduce$25441 $auto$simplemap.cc:225:simplemap_logbin$25510 $auto$simplemap.cc:225:simplemap_logbin$25506 $auto$simplemap.cc:225:simplemap_logbin$25505 $auto$simplemap.cc:225:simplemap_logbin$25504 $auto$simplemap.cc:225:simplemap_logbin$25808 $auto$simplemap.cc:225:simplemap_logbin$25807 $auto$simplemap.cc:196:simplemap_lognot$24713 $auto$simplemap.cc:126:simplemap_reduce$24711 $auto$simplemap.cc:225:simplemap_logbin$25315 $auto$simplemap.cc:196:simplemap_lognot$25306 $auto$simplemap.cc:126:simplemap_reduce$25304 $auto$simplemap.cc:126:simplemap_reduce$25302 $auto$simplemap.cc:225:simplemap_logbin$25264 $auto$simplemap.cc:196:simplemap_lognot$25262 $auto$simplemap.cc:126:simplemap_reduce$25260 $auto$simplemap.cc:126:simplemap_reduce$25258 $auto$simplemap.cc:196:simplemap_lognot$25203 $auto$simplemap.cc:126:simplemap_reduce$25201 $auto$simplemap.cc:126:simplemap_reduce$25199 $auto$simplemap.cc:126:simplemap_reduce$35101 $auto$simplemap.cc:225:simplemap_logbin$25511 $auto$simplemap.cc:225:simplemap_logbin$25547 $auto$simplemap.cc:225:simplemap_logbin$25546 $auto$simplemap.cc:225:simplemap_logbin$25545 $auto$simplemap.cc:126:simplemap_reduce$35105 $auto$simplemap.cc:126:simplemap_reduce$35103 $auto$simplemap.cc:38:simplemap_not$26284 $auto$ff.cc:266:slice$26119 $auto$simplemap.cc:225:simplemap_logbin$26279 $auto$simplemap.cc:225:simplemap_logbin$26286 $auto$simplemap.cc:225:simplemap_logbin$26285 $auto$simplemap.cc:38:simplemap_not$26283 $auto$simplemap.cc:75:simplemap_bitop$25756 $auto$ff.cc:266:slice$35099 $auto$ff.cc:481:convert_ce_over_srst$63799 $auto$simplemap.cc:267:simplemap_mux$55471 $auto$simplemap.cc:126:simplemap_reduce$56036 $auto$simplemap.cc:75:simplemap_bitop$55268 $auto$ff.cc:266:slice$35107 $auto$ff.cc:481:convert_ce_over_srst$63803 $auto$simplemap.cc:126:simplemap_reduce$33304 $auto$simplemap.cc:38:simplemap_not$43177 $auto$simplemap.cc:167:logic_reduce$31523 $auto$simplemap.cc:267:simplemap_mux$55470 $auto$simplemap.cc:126:simplemap_reduce$56052 $auto$simplemap.cc:75:simplemap_bitop$55267 $auto$ff.cc:266:slice$35106 $auto$ff.cc:481:convert_ce_over_srst$63801 $auto$simplemap.cc:75:simplemap_bitop$25753 $auto$ff.cc:266:slice$35097 $auto$ff.cc:481:convert_ce_over_srst$63795 $auto$simplemap.cc:75:simplemap_bitop$25754 $auto$ff.cc:266:slice$35098 $auto$ff.cc:481:convert_ce_over_srst$63797 $auto$simplemap.cc:38:simplemap_not$43176 $auto$simplemap.cc:267:simplemap_mux$55469 $auto$simplemap.cc:126:simplemap_reduce$56056 $auto$simplemap.cc:75:simplemap_bitop$55266 $auto$ff.cc:266:slice$25554 $auto$ff.cc:481:convert_ce_over_srst$63177 $auto$simplemap.cc:225:simplemap_logbin$33277 $auto$simplemap.cc:267:simplemap_mux$33269 $auto$simplemap.cc:126:simplemap_reduce$33266 $auto$simplemap.cc:225:simplemap_logbin$33392 $auto$simplemap.cc:196:simplemap_lognot$31451 $auto$simplemap.cc:126:simplemap_reduce$31449 $auto$simplemap.cc:126:simplemap_reduce$33263 $auto$simplemap.cc:225:simplemap_logbin$33283 $auto$simplemap.cc:225:simplemap_logbin$33282 $auto$simplemap.cc:196:simplemap_lognot$31435 $auto$simplemap.cc:126:simplemap_reduce$31433 $auto$simplemap.cc:126:simplemap_reduce$33797 $auto$simplemap.cc:38:simplemap_not$43175 $auto$simplemap.cc:38:simplemap_not$33662 $auto$ff.cc:266:slice$28737 $auto$simplemap.cc:225:simplemap_logbin$33493 $auto$simplemap.cc:75:simplemap_bitop$33315 $auto$simplemap.cc:75:simplemap_bitop$14759 $auto$simplemap.cc:75:simplemap_bitop$14758 $auto$simplemap.cc:75:simplemap_bitop$14757 $auto$simplemap.cc:75:simplemap_bitop$14756 $auto$simplemap.cc:75:simplemap_bitop$14755 $auto$simplemap.cc:75:simplemap_bitop$14754 $auto$simplemap.cc:75:simplemap_bitop$14753 $auto$simplemap.cc:75:simplemap_bitop$14752 $auto$simplemap.cc:267:simplemap_mux$33664 $auto$simplemap.cc:225:simplemap_logbin$33663 $auto$simplemap.cc:38:simplemap_not$33661 $auto$simplemap.cc:267:simplemap_mux$33312 $auto$simplemap.cc:75:simplemap_bitop$33311 $auto$simplemap.cc:38:simplemap_not$33660 $auto$simplemap.cc:75:simplemap_bitop$33659 $auto$ff.cc:266:slice$39621 $auto$simplemap.cc:225:simplemap_logbin$33293 $auto$simplemap.cc:225:simplemap_logbin$33291 $auto$simplemap.cc:225:simplemap_logbin$33252 $auto$simplemap.cc:267:simplemap_mux$33247 $auto$simplemap.cc:126:simplemap_reduce$31416 $auto$simplemap.cc:126:simplemap_reduce$33604 $auto$simplemap.cc:267:simplemap_mux$55468 $auto$simplemap.cc:126:simplemap_reduce$55200 $auto$simplemap.cc:75:simplemap_bitop$55265 $auto$ff.cc:266:slice$25553 $auto$ff.cc:481:convert_ce_over_srst$63175 $auto$simplemap.cc:126:simplemap_reduce$25760 $auto$simplemap.cc:75:simplemap_bitop$25752 $auto$ff.cc:266:slice$25507 $auto$ff.cc:481:convert_ce_over_srst$63171 $auto$simplemap.cc:225:simplemap_logbin$25809 $auto$simplemap.cc:225:simplemap_logbin$25806 $auto$simplemap.cc:225:simplemap_logbin$25805 $auto$simplemap.cc:225:simplemap_logbin$25786 $auto$simplemap.cc:196:simplemap_lognot$25767 $auto$simplemap.cc:126:simplemap_reduce$25765 $auto$simplemap.cc:126:simplemap_reduce$25763 $auto$simplemap.cc:126:simplemap_reduce$25761 $auto$simplemap.cc:75:simplemap_bitop$25755 $auto$ff.cc:266:slice$25508 $auto$ff.cc:481:convert_ce_over_srst$63173 $auto$simplemap.cc:75:simplemap_bitop$27487 $auto$simplemap.cc:225:simplemap_logbin$26289 $auto$simplemap.cc:196:simplemap_lognot$26288 $auto$simplemap.cc:225:simplemap_logbin$26287 $auto$simplemap.cc:75:simplemap_bitop$14763 $auto$simplemap.cc:75:simplemap_bitop$14762 $auto$simplemap.cc:75:simplemap_bitop$14761 $auto$simplemap.cc:75:simplemap_bitop$14760 $auto$simplemap.cc:75:simplemap_bitop$30126 $auto$simplemap.cc:75:simplemap_bitop$30130 $auto$simplemap.cc:267:simplemap_mux$55479 $auto$simplemap.cc:126:simplemap_reduce$56064 $auto$simplemap.cc:75:simplemap_bitop$55276 $auto$ff.cc:266:slice$35115 $auto$ff.cc:481:convert_ce_over_srst$63819 $auto$simplemap.cc:225:simplemap_logbin$25875 $auto$simplemap.cc:225:simplemap_logbin$25874 $auto$simplemap.cc:225:simplemap_logbin$25612 $auto$simplemap.cc:267:simplemap_mux$24585 $auto$simplemap.cc:225:simplemap_logbin$24584 $auto$simplemap.cc:225:simplemap_logbin$24583 $auto$simplemap.cc:225:simplemap_logbin$26057 $auto$simplemap.cc:196:simplemap_lognot$24954 $auto$simplemap.cc:126:simplemap_reduce$24952 $auto$simplemap.cc:126:simplemap_reduce$24950 $auto$simplemap.cc:126:simplemap_reduce$25298 $auto$ff.cc:266:slice$26664 $auto$ff.cc:479:convert_ce_over_srst$63253 $auto$simplemap.cc:225:simplemap_logbin$25058 $auto$simplemap.cc:225:simplemap_logbin$25057 $auto$simplemap.cc:196:simplemap_lognot$25056 $auto$simplemap.cc:126:simplemap_reduce$25054 $auto$simplemap.cc:126:simplemap_reduce$25051 $auto$simplemap.cc:75:simplemap_bitop$25663 $auto$simplemap.cc:75:simplemap_bitop$25644 $auto$simplemap.cc:75:simplemap_bitop$25626 $auto$simplemap.cc:267:simplemap_mux$25561 $auto$simplemap.cc:75:simplemap_bitop$25662 $auto$simplemap.cc:75:simplemap_bitop$25643 $auto$simplemap.cc:75:simplemap_bitop$25625 $auto$simplemap.cc:267:simplemap_mux$25560 $auto$simplemap.cc:167:logic_reduce$26227 $auto$simplemap.cc:126:simplemap_reduce$25668 $auto$simplemap.cc:75:simplemap_bitop$25661 $auto$simplemap.cc:126:simplemap_reduce$25649 $auto$simplemap.cc:75:simplemap_bitop$25642 $auto$simplemap.cc:126:simplemap_reduce$25631 $auto$simplemap.cc:75:simplemap_bitop$25624 $auto$simplemap.cc:267:simplemap_mux$25559 $auto$simplemap.cc:75:simplemap_bitop$25660 $auto$simplemap.cc:75:simplemap_bitop$25641 $auto$simplemap.cc:75:simplemap_bitop$25623 $auto$simplemap.cc:267:simplemap_mux$25558 $auto$simplemap.cc:167:logic_reduce$26231 $auto$simplemap.cc:167:logic_reduce$26229 $auto$simplemap.cc:167:logic_reduce$26226 $auto$simplemap.cc:196:simplemap_lognot$25674 $auto$simplemap.cc:126:simplemap_reduce$25672 $auto$simplemap.cc:126:simplemap_reduce$25670 $auto$simplemap.cc:126:simplemap_reduce$25667 $auto$simplemap.cc:75:simplemap_bitop$25659 $auto$simplemap.cc:196:simplemap_lognot$25655 $auto$simplemap.cc:126:simplemap_reduce$25653 $auto$simplemap.cc:126:simplemap_reduce$25651 $auto$simplemap.cc:126:simplemap_reduce$25648 $auto$simplemap.cc:75:simplemap_bitop$25640 $auto$simplemap.cc:225:simplemap_logbin$25677 $auto$simplemap.cc:225:simplemap_logbin$25676 $auto$simplemap.cc:225:simplemap_logbin$25675 $auto$simplemap.cc:225:simplemap_logbin$25656 $auto$simplemap.cc:196:simplemap_lognot$25637 $auto$simplemap.cc:126:simplemap_reduce$25635 $auto$simplemap.cc:126:simplemap_reduce$25633 $auto$simplemap.cc:126:simplemap_reduce$25630 $auto$simplemap.cc:75:simplemap_bitop$25622 $auto$simplemap.cc:267:simplemap_mux$25557 $auto$simplemap.cc:225:simplemap_logbin$25556 $auto$simplemap.cc:225:simplemap_logbin$25552 $auto$simplemap.cc:225:simplemap_logbin$25551 $auto$simplemap.cc:225:simplemap_logbin$25550 $auto$simplemap.cc:225:simplemap_logbin$25549 $auto$simplemap.cc:225:simplemap_logbin$25548 $auto$simplemap.cc:75:simplemap_bitop$25728 $auto$simplemap.cc:75:simplemap_bitop$25709 $auto$simplemap.cc:75:simplemap_bitop$25691 $auto$simplemap.cc:267:simplemap_mux$25606 $auto$simplemap.cc:75:simplemap_bitop$25727 $auto$simplemap.cc:75:simplemap_bitop$25708 $auto$simplemap.cc:75:simplemap_bitop$25690 $auto$simplemap.cc:267:simplemap_mux$25605 $auto$simplemap.cc:167:logic_reduce$26251 $auto$simplemap.cc:126:simplemap_reduce$25733 $auto$simplemap.cc:75:simplemap_bitop$25726 $auto$simplemap.cc:126:simplemap_reduce$25714 $auto$simplemap.cc:75:simplemap_bitop$25707 $auto$simplemap.cc:126:simplemap_reduce$25696 $auto$simplemap.cc:75:simplemap_bitop$25689 $auto$simplemap.cc:267:simplemap_mux$25604 $auto$simplemap.cc:75:simplemap_bitop$25725 $auto$simplemap.cc:75:simplemap_bitop$25706 $auto$simplemap.cc:75:simplemap_bitop$25688 $auto$simplemap.cc:267:simplemap_mux$25603 $auto$simplemap.cc:167:logic_reduce$26255 $auto$simplemap.cc:167:logic_reduce$26253 $auto$simplemap.cc:167:logic_reduce$26250 $auto$simplemap.cc:196:simplemap_lognot$25739 $auto$simplemap.cc:126:simplemap_reduce$25737 $auto$simplemap.cc:126:simplemap_reduce$25735 $auto$simplemap.cc:126:simplemap_reduce$25732 $auto$simplemap.cc:75:simplemap_bitop$25724 $auto$simplemap.cc:196:simplemap_lognot$25720 $auto$simplemap.cc:126:simplemap_reduce$25718 $auto$simplemap.cc:126:simplemap_reduce$25716 $auto$simplemap.cc:126:simplemap_reduce$25713 $auto$simplemap.cc:75:simplemap_bitop$25705 $auto$simplemap.cc:225:simplemap_logbin$25830 $auto$simplemap.cc:225:simplemap_logbin$25824 $auto$simplemap.cc:225:simplemap_logbin$25810 $auto$simplemap.cc:225:simplemap_logbin$25742 $auto$simplemap.cc:225:simplemap_logbin$25741 $auto$simplemap.cc:225:simplemap_logbin$25740 $auto$simplemap.cc:225:simplemap_logbin$25721 $auto$simplemap.cc:196:simplemap_lognot$25702 $auto$simplemap.cc:126:simplemap_reduce$25700 $auto$simplemap.cc:126:simplemap_reduce$25698 $auto$simplemap.cc:126:simplemap_reduce$25695 $auto$simplemap.cc:75:simplemap_bitop$25687 $auto$simplemap.cc:267:simplemap_mux$25602 $auto$simplemap.cc:225:simplemap_logbin$25601 $auto$simplemap.cc:225:simplemap_logbin$25600 $auto$simplemap.cc:225:simplemap_logbin$25598 $auto$simplemap.cc:225:simplemap_logbin$25597 $auto$simplemap.cc:225:simplemap_logbin$25596 $auto$simplemap.cc:225:simplemap_logbin$25595 $auto$simplemap.cc:225:simplemap_logbin$25594 $auto$simplemap.cc:225:simplemap_logbin$25593 $auto$simplemap.cc:225:simplemap_logbin$25592 $auto$simplemap.cc:225:simplemap_logbin$25591 $auto$simplemap.cc:225:simplemap_logbin$25590 $auto$simplemap.cc:225:simplemap_logbin$25589 $auto$simplemap.cc:225:simplemap_logbin$25040 $auto$simplemap.cc:225:simplemap_logbin$25024 $auto$simplemap.cc:196:simplemap_lognot$25023 $auto$simplemap.cc:167:logic_reduce$25022 $auto$simplemap.cc:167:logic_reduce$25019 $auto$ff.cc:266:slice$26645 $auto$ff.cc:479:convert_ce_over_srst$63215 $auto$simplemap.cc:225:simplemap_logbin$26670 $auto$simplemap.cc:225:simplemap_logbin$26637 $auto$simplemap.cc:225:simplemap_logbin$26604 $auto$simplemap.cc:38:simplemap_not$26602 $auto$simplemap.cc:75:simplemap_bitop$27549 $auto$simplemap.cc:75:simplemap_bitop$27485 $auto$simplemap.cc:75:simplemap_bitop$27486
Found an SCC: $auto$simplemap.cc:75:simplemap_bitop$18762 $auto$simplemap.cc:75:simplemap_bitop$18764 $auto$ff.cc:266:slice$18746 $auto$simplemap.cc:225:simplemap_logbin$18743 $auto$simplemap.cc:75:simplemap_bitop$18761
Found an SCC: $auto$ff.cc:266:slice$18708 $auto$ff.cc:266:slice$18717 $auto$ff.cc:266:slice$18712 $auto$ff.cc:266:slice$18714 $auto$simplemap.cc:126:simplemap_reduce$18331 $auto$ff.cc:266:slice$18716 $auto$simplemap.cc:126:simplemap_reduce$18330 $auto$ff.cc:266:slice$18715 $auto$ff.cc:266:slice$18711 $auto$simplemap.cc:126:simplemap_reduce$18327 $auto$ff.cc:266:slice$18709 $auto$simplemap.cc:126:simplemap_reduce$18334 $auto$simplemap.cc:126:simplemap_reduce$18329 $auto$ff.cc:266:slice$18713 $auto$simplemap.cc:167:logic_reduce$18286 $auto$simplemap.cc:126:simplemap_reduce$18336 $auto$simplemap.cc:126:simplemap_reduce$18333 $auto$simplemap.cc:126:simplemap_reduce$18328 $auto$ff.cc:266:slice$18710 $auto$simplemap.cc:126:simplemap_reduce$20744 $auto$simplemap.cc:126:simplemap_reduce$20742 $auto$simplemap.cc:38:simplemap_not$18801 $auto$ff.cc:266:slice$17442 $auto$simplemap.cc:225:simplemap_logbin$17484 $auto$simplemap.cc:225:simplemap_logbin$17483 $auto$simplemap.cc:38:simplemap_not$17445 $auto$simplemap.cc:75:simplemap_bitop$17440 $auto$simplemap.cc:38:simplemap_not$17439 $auto$ff.cc:266:slice$17443 $auto$simplemap.cc:225:simplemap_logbin$17528 $auto$simplemap.cc:225:simplemap_logbin$17455 $auto$simplemap.cc:75:simplemap_bitop$17441 $auto$simplemap.cc:267:simplemap_mux$18798 $auto$simplemap.cc:75:simplemap_bitop$18799 $auto$simplemap.cc:75:simplemap_bitop$18800
Found an SCC: $auto$simplemap.cc:75:simplemap_bitop$15299 $auto$simplemap.cc:75:simplemap_bitop$15298 $auto$simplemap.cc:75:simplemap_bitop$15297 $auto$simplemap.cc:75:simplemap_bitop$15296 $auto$ff.cc:266:slice$17251 $auto$simplemap.cc:225:simplemap_logbin$17253 $auto$simplemap.cc:225:simplemap_logbin$17254 $auto$simplemap.cc:75:simplemap_bitop$15302 $auto$simplemap.cc:75:simplemap_bitop$15301 $auto$simplemap.cc:75:simplemap_bitop$15300 $auto$ff.cc:266:slice$31693 $auto$simplemap.cc:267:simplemap_mux$31533 $auto$opt_expr.cc:617:replace_const_cells$60245 $auto$simplemap.cc:267:simplemap_mux$18815
Found an SCC: $auto$simplemap.cc:75:simplemap_bitop$16691 $auto$simplemap.cc:38:simplemap_not$16714 $auto$simplemap.cc:75:simplemap_bitop$17009 $auto$simplemap.cc:75:simplemap_bitop$17010 $auto$simplemap.cc:38:simplemap_not$17011 $auto$ff.cc:266:slice$16713 $auto$simplemap.cc:225:simplemap_logbin$16716
Found an SCC: $auto$ff.cc:266:slice$27614 $auto$ff.cc:266:slice$27615 $auto$simplemap.cc:126:simplemap_reduce$27726 $auto$opt_expr.cc:617:replace_const_cells$60171 $auto$ff.cc:266:slice$27616 $auto$simplemap.cc:126:simplemap_reduce$27728 $auto$simplemap.cc:126:simplemap_reduce$27725 $auto$simplemap.cc:38:simplemap_not$40556 $auto$ff.cc:266:slice$27613 $auto$simplemap.cc:126:simplemap_reduce$19180 $auto$simplemap.cc:225:simplemap_logbin$27617 $auto$simplemap.cc:267:simplemap_mux$27612
Found an SCC: $auto$ff.cc:266:slice$27608 $auto$ff.cc:266:slice$27609 $auto$simplemap.cc:126:simplemap_reduce$27710 $auto$opt_expr.cc:617:replace_const_cells$60155 $auto$ff.cc:266:slice$27610 $auto$simplemap.cc:126:simplemap_reduce$27712 $auto$simplemap.cc:126:simplemap_reduce$27709 $auto$simplemap.cc:38:simplemap_not$40673 $auto$ff.cc:266:slice$27607 $auto$simplemap.cc:126:simplemap_reduce$19182 $auto$simplemap.cc:225:simplemap_logbin$27611 $auto$simplemap.cc:267:simplemap_mux$27606
Found an SCC: $auto$opt_expr.cc:617:replace_const_cells$60145 $auto$ff.cc:266:slice$27575 $auto$simplemap.cc:38:simplemap_not$40650 $auto$ff.cc:266:slice$27572 $auto$simplemap.cc:126:simplemap_reduce$27648 $auto$ff.cc:266:slice$27574 $auto$simplemap.cc:126:simplemap_reduce$27650 $auto$simplemap.cc:126:simplemap_reduce$27647 $auto$ff.cc:266:slice$27573 $auto$simplemap.cc:126:simplemap_reduce$19186 $auto$simplemap.cc:225:simplemap_logbin$27576 $auto$simplemap.cc:267:simplemap_mux$27571
Found an SCC: $auto$ff.cc:266:slice$27580 $auto$simplemap.cc:126:simplemap_reduce$27663 $auto$opt_expr.cc:617:replace_const_cells$60167 $auto$ff.cc:266:slice$27581 $auto$simplemap.cc:38:simplemap_not$40626 $auto$ff.cc:266:slice$27578 $auto$simplemap.cc:126:simplemap_reduce$27665 $auto$simplemap.cc:126:simplemap_reduce$27662 $auto$ff.cc:266:slice$27579 $auto$simplemap.cc:126:simplemap_reduce$19184 $auto$simplemap.cc:225:simplemap_logbin$27582 $auto$simplemap.cc:267:simplemap_mux$27577
Found an SCC: $auto$ff.cc:266:slice$27585 $auto$ff.cc:266:slice$27586 $auto$simplemap.cc:126:simplemap_reduce$27678 $auto$opt_expr.cc:617:replace_const_cells$60163 $auto$ff.cc:266:slice$27587 $auto$simplemap.cc:126:simplemap_reduce$27680 $auto$simplemap.cc:126:simplemap_reduce$27677 $auto$simplemap.cc:38:simplemap_not$40582 $auto$ff.cc:266:slice$27584 $auto$simplemap.cc:126:simplemap_reduce$19550 $auto$simplemap.cc:225:simplemap_logbin$27588 $auto$simplemap.cc:267:simplemap_mux$27583
Found an SCC: $auto$simplemap.cc:38:simplemap_not$40609 $auto$ff.cc:266:slice$29113 $auto$simplemap.cc:126:simplemap_reduce$27693 $auto$ff.cc:266:slice$29112 $auto$ff.cc:266:slice$29111 $auto$simplemap.cc:196:simplemap_lognot$27697 $auto$simplemap.cc:126:simplemap_reduce$27695 $auto$simplemap.cc:126:simplemap_reduce$27692 $auto$simplemap.cc:38:simplemap_not$40606 $auto$ff.cc:266:slice$29110 $auto$simplemap.cc:126:simplemap_reduce$27570 $auto$simplemap.cc:225:simplemap_logbin$27605
Found an SCC: $auto$ff.cc:266:slice$39619 $auto$simplemap.cc:167:logic_reduce$34106 $auto$simplemap.cc:167:logic_reduce$34102 $auto$ff.cc:266:slice$39620 $auto$simplemap.cc:167:logic_reduce$34110 $auto$simplemap.cc:167:logic_reduce$34108 $auto$simplemap.cc:167:logic_reduce$34104 $auto$simplemap.cc:167:logic_reduce$34098 $auto$ff.cc:266:slice$39618 $auto$simplemap.cc:126:simplemap_reduce$18740 $auto$simplemap.cc:196:simplemap_lognot$34111
Found an SCC: $auto$ff.cc:266:slice$30454 $auto$ff.cc:266:slice$30456 $auto$simplemap.cc:126:simplemap_reduce$30448 $auto$ff.cc:266:slice$30457 $auto$simplemap.cc:196:simplemap_lognot$30437 $auto$simplemap.cc:167:logic_reduce$30436 $auto$simplemap.cc:167:logic_reduce$30433 $auto$ff.cc:266:slice$30455 $auto$simplemap.cc:225:simplemap_logbin$30403 $auto$simplemap.cc:225:simplemap_logbin$30419
Found an SCC: $auto$ff.cc:266:slice$18144 $auto$ff.cc:266:slice$18145 $auto$simplemap.cc:167:logic_reduce$30462 $auto$ff.cc:266:slice$18146 $auto$ff.cc:266:slice$18148 $auto$ff.cc:266:slice$18149 $auto$ff.cc:266:slice$18151 $auto$simplemap.cc:167:logic_reduce$30470 $auto$simplemap.cc:167:logic_reduce$30461 $auto$ff.cc:266:slice$18143 $auto$ff.cc:266:slice$18154 $auto$simplemap.cc:167:logic_reduce$30464 $auto$ff.cc:266:slice$18150 $auto$ff.cc:266:slice$18155 $auto$ff.cc:266:slice$18159 $auto$simplemap.cc:167:logic_reduce$30467 $auto$ff.cc:266:slice$18156 $auto$ff.cc:266:slice$18157 $auto$simplemap.cc:167:logic_reduce$30475 $auto$simplemap.cc:167:logic_reduce$30471 $auto$simplemap.cc:167:logic_reduce$30463 $auto$ff.cc:266:slice$18147 $auto$simplemap.cc:167:logic_reduce$30466 $auto$ff.cc:266:slice$18153 $auto$simplemap.cc:167:logic_reduce$30473 $auto$simplemap.cc:167:logic_reduce$30468 $auto$ff.cc:266:slice$18158 $auto$simplemap.cc:167:logic_reduce$30480 $auto$simplemap.cc:167:logic_reduce$30478 $auto$simplemap.cc:167:logic_reduce$30476 $auto$simplemap.cc:167:logic_reduce$30472 $auto$simplemap.cc:167:logic_reduce$30465 $auto$ff.cc:266:slice$18152 $auto$simplemap.cc:225:simplemap_logbin$30453 $auto$simplemap.cc:196:simplemap_lognot$30481
Found an SCC: $auto$ff.cc:266:slice$35060 $auto$ff.cc:266:slice$35059 $auto$simplemap.cc:167:logic_reduce$34640 $auto$simplemap.cc:167:logic_reduce$34632 $auto$ff.cc:266:slice$35058 $auto$ff.cc:266:slice$35055 $auto$ff.cc:266:slice$35056 $auto$simplemap.cc:167:logic_reduce$34631 $auto$ff.cc:266:slice$35057 $auto$simplemap.cc:167:logic_reduce$34639 $auto$simplemap.cc:167:logic_reduce$34630 $auto$ff.cc:266:slice$35054 $auto$ff.cc:266:slice$35053 $auto$simplemap.cc:167:logic_reduce$34629 $auto$ff.cc:266:slice$35052 $auto$ff.cc:266:slice$35051 $auto$simplemap.cc:167:logic_reduce$34647 $auto$simplemap.cc:167:logic_reduce$34644 $auto$simplemap.cc:167:logic_reduce$34638 $auto$simplemap.cc:167:logic_reduce$34628 $auto$ff.cc:266:slice$35050 $auto$ff.cc:266:slice$35048 $auto$ff.cc:266:slice$35047 $auto$ff.cc:266:slice$35045 $auto$ff.cc:266:slice$35044 $auto$ff.cc:266:slice$35043 $auto$simplemap.cc:167:logic_reduce$34624 $auto$ff.cc:266:slice$35042 $auto$ff.cc:266:slice$35041 $auto$simplemap.cc:167:logic_reduce$34623 $auto$ff.cc:266:slice$35040 $auto$ff.cc:266:slice$35039 $auto$ff.cc:266:slice$35035 $auto$ff.cc:266:slice$35036 $auto$simplemap.cc:167:logic_reduce$34621 $auto$ff.cc:266:slice$35037 $auto$simplemap.cc:167:logic_reduce$34626 $auto$ff.cc:266:slice$35046 $auto$simplemap.cc:167:logic_reduce$34637 $auto$simplemap.cc:167:logic_reduce$34627 $auto$ff.cc:266:slice$35049 $auto$simplemap.cc:167:logic_reduce$34634 $auto$simplemap.cc:167:logic_reduce$34620 $auto$ff.cc:266:slice$35034 $auto$simplemap.cc:167:logic_reduce$34642 $auto$simplemap.cc:167:logic_reduce$34635 $auto$simplemap.cc:167:logic_reduce$34622 $auto$ff.cc:266:slice$35038 $auto$simplemap.cc:225:simplemap_logbin$34618 $auto$simplemap.cc:196:simplemap_lognot$34650 $auto$simplemap.cc:167:logic_reduce$34649 $auto$simplemap.cc:167:logic_reduce$34646 $auto$simplemap.cc:167:logic_reduce$34643 $auto$simplemap.cc:167:logic_reduce$34636 $auto$simplemap.cc:167:logic_reduce$34625
Found an SCC: $auto$ff.cc:266:slice$31899 $auto$simplemap.cc:167:logic_reduce$31909 $auto$ff.cc:266:slice$31898 $auto$ff.cc:266:slice$31897 $auto$ff.cc:266:slice$31905 $auto$ff.cc:266:slice$31902 $auto$ff.cc:266:slice$31900 $auto$simplemap.cc:167:logic_reduce$31910 $auto$ff.cc:266:slice$31901 $auto$ff.cc:266:slice$31903 $auto$simplemap.cc:167:logic_reduce$31912 $auto$ff.cc:266:slice$31904 $auto$simplemap.cc:167:logic_reduce$31914 $auto$simplemap.cc:167:logic_reduce$31908 $auto$ff.cc:266:slice$31896 $auto$simplemap.cc:225:simplemap_logbin$31874 $auto$simplemap.cc:267:simplemap_mux$31906 $auto$simplemap.cc:167:logic_reduce$31919 $auto$simplemap.cc:167:logic_reduce$31917 $auto$simplemap.cc:167:logic_reduce$31915 $auto$simplemap.cc:167:logic_reduce$31911
Found an SCC: $auto$ff.cc:266:slice$38186 $auto$ff.cc:266:slice$38189 $auto$ff.cc:266:slice$38188 $auto$simplemap.cc:167:logic_reduce$29116 $auto$ff.cc:266:slice$38187 $auto$ff.cc:266:slice$38185 $auto$simplemap.cc:167:logic_reduce$29119 $auto$simplemap.cc:167:logic_reduce$29115 $auto$ff.cc:266:slice$38184 $auto$simplemap.cc:225:simplemap_logbin$29075 $auto$simplemap.cc:225:simplemap_logbin$29108 $auto$simplemap.cc:196:simplemap_lognot$29122 $auto$simplemap.cc:167:logic_reduce$29121 $auto$simplemap.cc:167:logic_reduce$29117
Found an SCC: $auto$ff.cc:266:slice$27590 $auto$ff.cc:266:slice$27591 $auto$simplemap.cc:167:logic_reduce$27769 $auto$ff.cc:266:slice$27592 $auto$ff.cc:266:slice$27593 $auto$ff.cc:266:slice$27594 $auto$ff.cc:266:slice$27595 $auto$ff.cc:266:slice$27603 $auto$ff.cc:266:slice$27602 $auto$simplemap.cc:167:logic_reduce$27774 $auto$ff.cc:266:slice$27601 $auto$ff.cc:266:slice$27599 $auto$ff.cc:266:slice$27597 $auto$simplemap.cc:167:logic_reduce$27777 $auto$simplemap.cc:167:logic_reduce$27768 $auto$ff.cc:266:slice$27589 $auto$simplemap.cc:167:logic_reduce$27773 $auto$ff.cc:266:slice$27600 $auto$simplemap.cc:167:logic_reduce$27779 $auto$simplemap.cc:167:logic_reduce$27772 $auto$ff.cc:266:slice$27598 $auto$simplemap.cc:167:logic_reduce$27783 $auto$simplemap.cc:167:logic_reduce$27780 $auto$simplemap.cc:167:logic_reduce$27775 $auto$ff.cc:266:slice$27604 $auto$simplemap.cc:167:logic_reduce$27771 $auto$ff.cc:266:slice$27596 $auto$simplemap.cc:225:simplemap_logbin$27733 $auto$simplemap.cc:196:simplemap_lognot$27786 $auto$simplemap.cc:167:logic_reduce$27785 $auto$simplemap.cc:167:logic_reduce$27782 $auto$simplemap.cc:167:logic_reduce$27778 $auto$simplemap.cc:167:logic_reduce$27770
Found an SCC: $auto$ff.cc:266:slice$27533 $auto$simplemap.cc:167:logic_reduce$31929 $auto$ff.cc:266:slice$27534 $auto$ff.cc:266:slice$27535 $auto$ff.cc:266:slice$27531 $auto$simplemap.cc:167:logic_reduce$31935 $auto$simplemap.cc:167:logic_reduce$31928 $auto$ff.cc:266:slice$27532 $auto$ff.cc:266:slice$27530 $auto$simplemap.cc:167:logic_reduce$31927 $auto$ff.cc:266:slice$27529 $auto$ff.cc:266:slice$27528 $auto$simplemap.cc:167:logic_reduce$31934 $auto$simplemap.cc:167:logic_reduce$31926 $auto$ff.cc:266:slice$27527 $auto$ff.cc:266:slice$27539 $auto$ff.cc:266:slice$27538 $auto$simplemap.cc:167:logic_reduce$31931 $auto$ff.cc:266:slice$27537 $auto$simplemap.cc:167:logic_reduce$31936 $auto$simplemap.cc:167:logic_reduce$31930 $auto$ff.cc:266:slice$27536 $auto$ff.cc:266:slice$27526 $auto$simplemap.cc:167:logic_reduce$31925 $auto$ff.cc:266:slice$27525 $auto$ff.cc:266:slice$27524 $auto$simplemap.cc:167:logic_reduce$31938 $auto$simplemap.cc:167:logic_reduce$31933 $auto$simplemap.cc:167:logic_reduce$31924 $auto$ff.cc:266:slice$27523 $auto$simplemap.cc:225:simplemap_logbin$31878 $auto$simplemap.cc:196:simplemap_lognot$31944 $auto$simplemap.cc:167:logic_reduce$31943 $auto$simplemap.cc:167:logic_reduce$31941 $auto$simplemap.cc:167:logic_reduce$31939
Found an SCC: $auto$ff.cc:266:slice$29882 $auto$ff.cc:266:slice$29883 $auto$simplemap.cc:167:logic_reduce$27935 $auto$ff.cc:266:slice$29884 $auto$ff.cc:266:slice$29885 $auto$ff.cc:266:slice$29886 $auto$simplemap.cc:167:logic_reduce$27938 $auto$simplemap.cc:167:logic_reduce$27934 $auto$ff.cc:266:slice$29881 $auto$simplemap.cc:225:simplemap_logbin$27948 $auto$simplemap.cc:196:simplemap_lognot$27941 $auto$simplemap.cc:167:logic_reduce$27940 $auto$simplemap.cc:167:logic_reduce$27936
Found an SCC: $auto$ff.cc:266:slice$31662 $auto$simplemap.cc:225:simplemap_logbin$31365
Found 23 SCCs in module or1420SingleCore.
Found 23 SCCs.

67.43.7. Executing ABC9_OPS pass (helper functions for ABC9).

67.43.8. Executing PROC pass (convert processes to netlists).

67.43.8.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

67.43.8.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

67.43.8.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

67.43.8.4. Executing PROC_INIT pass (extract init attributes).

67.43.8.5. Executing PROC_ARST pass (detect async resets in processes).

67.43.8.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

67.43.8.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

67.43.8.8. Executing PROC_DLATCH pass (convert process syncs to latches).

67.43.8.9. Executing PROC_DFF pass (convert process syncs to FFs).

67.43.8.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

67.43.8.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

67.43.8.12. Executing OPT_EXPR pass (perform const folding).

67.43.9. Executing TECHMAP pass (map to technology primitives).

67.43.9.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

67.43.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

67.43.10. Executing OPT pass (performing simple optimizations).

67.43.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.

67.43.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

67.43.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

67.43.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
  Optimizing cells in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Performed a total of 0 changes.

67.43.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4'.
Removed a total of 0 cells.

67.43.10.6. Executing OPT_DFF pass (perform DFF optimizations).

67.43.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF..
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
Finding unused cells or wires in module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4..

67.43.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.

67.43.10.9. Finished OPT passes. (There is nothing left to do.)

67.43.11. Executing TECHMAP pass (map to technology primitives).

67.43.11.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

67.43.11.2. Continuing TECHMAP pass.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF for cells of type $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~203 debug messages>

67.43.12. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

67.43.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

67.43.14. Executing ABC9_OPS pass (helper functions for ABC9).

67.43.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

67.43.16. Executing TECHMAP pass (map to technology primitives).

67.43.16.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

67.43.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~205 debug messages>

67.43.17. Executing OPT pass (performing simple optimizations).

67.43.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.
<suppressed ~18 debug messages>

67.43.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

67.43.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

67.43.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.43.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.43.17.6. Executing OPT_DFF pass (perform DFF optimizations).

67.43.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

67.43.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.43.17.9. Rerunning OPT passes. (Maybe there is more to do..)

67.43.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \or1420SingleCore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

67.43.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \or1420SingleCore.
Performed a total of 0 changes.

67.43.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\or1420SingleCore'.
Removed a total of 0 cells.

67.43.17.13. Executing OPT_DFF pass (perform DFF optimizations).

67.43.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \or1420SingleCore..

67.43.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module or1420SingleCore.

67.43.17.16. Finished OPT passes. (There is nothing left to do.)

67.43.18. Executing AIGMAP pass (map logic to AIG).
Module or1420SingleCore: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

67.43.19. Executing AIGMAP pass (map logic to AIG).
Module or1420SingleCore: replaced 10384 cells with 56573 new cells, skipped 10459 cells.
  replaced 5 cell types:
    5290 $_OR_
     780 $_XOR_
      37 $_ANDNOT_
      15 $_ORNOT_
    4262 $_MUX_
  not replaced 17 cell types:
     164 $scopeinfo
    2082 $_NOT_
    3195 $_AND_
       5 $_TBUF_
    3767 TRELLIS_FF
      16 TRELLIS_IO
      22 DP16KD
       5 MULT18X18D
       1 EHXPLLL
     805 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
      34 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
     160 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp
      34 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp
       4 $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp
     160 $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4
       4 $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF
       1 $__ABC9_SCC_BREAKER

67.43.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

67.43.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

67.43.19.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 23663 AND gates and 71884 wires from module `or1420SingleCore' to a netlist network with 4931 inputs and 4369 outputs.

67.43.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

67.43.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4931/   4369  and =   19638  lev =   55 (2.15)  mem = 0.55 MB  box = 1003  bb = 198
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 3 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   4931/   4369  and =   27870  lev =   33 (1.60)  mem = 0.63 MB  ch = 3384  box = 950  bb = 198
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   27870.  Ch =  2978.  Total mem =    7.54 MB. Peak cut mem =    0.47 MB.
ABC: P:  Del = 6720.00.  Ar =   23471.0.  Edge =    29486.  Cut =   331606.  T =     0.06 sec
ABC: P:  Del = 6720.00.  Ar =   22938.0.  Edge =    29385.  Cut =   328940.  T =     0.07 sec
ABC: P:  Del = 6720.00.  Ar =    8454.0.  Edge =    23589.  Cut =   746972.  T =     0.14 sec
ABC: F:  Del = 6720.00.  Ar =    7448.0.  Edge =    22357.  Cut =   641725.  T =     0.12 sec
ABC: A:  Del = 6720.00.  Ar =    7104.0.  Edge =    20724.  Cut =   619663.  T =     0.18 sec
ABC: A:  Del = 6720.00.  Ar =    7051.0.  Edge =    20680.  Cut =   618636.  T =     0.18 sec
ABC: Total time =     0.75 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   4931/   4369  and =   20786  lev =   35 (1.70)  mem = 0.55 MB  box = 945  bb = 198
ABC: Mapping (K=7)  :  lut =   5641  edge =   20353  lev =   13 (0.92)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   35  mem = 0.28 MB
ABC: LUT = 5641 : 2=796 14.1 %  3=1660 29.4 %  4=2280 40.4 %  5=817 14.5 %  6=40 0.7 %  7=48 0.9 %  Ave = 3.61
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 5.83 seconds, total: 5.83 seconds

67.43.19.6. Executing AIGER frontend.
<suppressed ~18670 debug messages>
Removed 31286 unused cells and 52338 unused wires.

67.43.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     5736
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:      747
ABC RESULTS:   $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp cells:      160
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:       34
ABC RESULTS:   $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp cells:        4
ABC RESULTS:           input signals:      591
ABC RESULTS:          output signals:     1846
Removing temp directory.

67.43.20. Executing TECHMAP pass (map to technology primitives).

67.43.20.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

67.43.20.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
Using template $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF for cells of type $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF.
Using template $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp for cells of type $paramod$fc0db0418c65f8f3e9cd6d60036af078dabe316c\TRELLIS_FF_$abc9_byp.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4 for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4.
Using template $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$2074b3813575c9ede27f9a04ee0bf291c9c7bf2f\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000010111 for cells of type $__ABC9_SCC_BREAKER.
No more expansions possible.
<suppressed ~1167 debug messages>
Removed 1113 unused cells and 83996 unused wires.

67.44. Executing TECHMAP pass (map to technology primitives).

67.44.1. Executing Verilog-2005 frontend: /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

67.44.2. Continuing TECHMAP pass.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$70f68cc10fbeada9b6fa90c3bb75475e348ca467\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$c82dd8d84548826a089bf256f79bf5fa6be8233e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$3de8d050594244c7166006e7614dda1bcc1642fc\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$d0fab0aa726ee4270a5ede9708bbfa5c006aa085\$lut for cells of type $lut.
Using template $paramod$33bc5375046325d09ba5d92ce8356374fadef411\$lut for cells of type $lut.
Using template $paramod$a75d4ea1ca81c80f12edebbbab317f121148e0bc\$lut for cells of type $lut.
Using template $paramod$03f40add729e67af05a20d614eea38b55ce5ed60\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$239a649c3c5dcff42e28a38401931acf401ef810\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$f5c97e291c8b48d9f1b4239d871ab7639e5a24ac\$lut for cells of type $lut.
Using template $paramod$0a22748909ba4ddbae54c16a4f7c552bb8270c8d\$lut for cells of type $lut.
Using template $paramod$a0b1314102d46dbcc04e746776f33cfbc1f2cdfd\$lut for cells of type $lut.
Using template $paramod$d89b437f6e04585fb6ec63e66c2a620393b6245e\$lut for cells of type $lut.
Using template $paramod$21a9cf1c7cffed4ea7970972274e8bcced7c7005\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$c6705c2d9a5ca1e5236b47844e83005fc173deff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod$238ce1c123ccd5620a61157a2c5350ee6fc4d4ff\$lut for cells of type $lut.
Using template $paramod$74190755306950a81a07803293f7549508f6f157\$lut for cells of type $lut.
Using template $paramod$c07d61aaf1d93e15249de987e8fd0ca391dbd52a\$lut for cells of type $lut.
Using template $paramod$28d36ebab702b2e11720b009ac3f5ac749fa5d73\$lut for cells of type $lut.
Using template $paramod$d4440c9420587a47399b00ace5c2dcd079c36b00\$lut for cells of type $lut.
Using template $paramod$15efa44280f2a77bf023b68f95d9df5681d9dd99\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod$f405ee362848dd1a47c58160f854302f6ecf95ff\$lut for cells of type $lut.
Using template $paramod$9f6bc32305fc769fa11e4327bee073e3fbe84018\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$6c1257cd6f26206025b0302d117e9d5dc5e7ce17\$lut for cells of type $lut.
Using template $paramod$76ca051ec516281cf2d283a2fcdf29abbc10b536\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$95c365478aed3202f9d3c28831d5c6cc2eb3ad64\$lut for cells of type $lut.
Using template $paramod$0d832872335d754bae6371dae1dc14f297155293\$lut for cells of type $lut.
Using template $paramod$98162d862d449f7c67182f5a43cdfe4123defff8\$lut for cells of type $lut.
Using template $paramod$6410b45ea4d1e53d7fd209ee0400ef5c9579c44a\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$7927bcf0ebf9ad32c99c221ff948f324620c5795\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$32abbd1d449a67fb913b4733374e345d4c17175b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$6e424bd4a747f8421ac946af3d9bb3a47fd0b233\$lut for cells of type $lut.
Using template $paramod$27dd7ea71d2126c74d85758e5a06b7f432d9242f\$lut for cells of type $lut.
Using template $paramod$35059585e93e18989247e13034fd6a1ce4de9957\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$234fd643079033ba0cbc98ff572df9b7b7a0dc86\$lut for cells of type $lut.
Using template $paramod$b5babc618720ace64bafddb303d6f59fd10af395\$lut for cells of type $lut.
Using template $paramod$c0b24172d263163a8e6b59024cdb9dfb57b52d61\$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000010 for cells of type $lut.
Using template $paramod$5d7378d9e098b0805dfab5aa76df413d63fef4d2\$lut for cells of type $lut.
Using template $paramod$fdb7d2f78b1b1d86177579c82e917e4e8af6f77d\$lut for cells of type $lut.
Using template $paramod$12e80a38a126de1f973d5eaf5e8b5b2e467c5dba\$lut for cells of type $lut.
Using template $paramod$53e3462453d571d93686de391da8175710cf9197\$lut for cells of type $lut.
Using template $paramod$20461e56155aed78c81dc38aad35eba2bc6ae66b\$lut for cells of type $lut.
Using template $paramod$c5ee38f932cef17d48f6be0e512030eb33a24388\$lut for cells of type $lut.
Using template $paramod$ba7c22fadfbf9ee7abcb895a21403114111dd201\$lut for cells of type $lut.
Using template $paramod$010095f263c83be4a109f5afdb52ff35d27a8a34\$lut for cells of type $lut.
Using template $paramod$fca001e3e0b52158a872e76e56c01ec10dfbb1de\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$d8498bacb4164b5284f9399518c95718bdeccc06\$lut for cells of type $lut.
Using template $paramod$5549f170d23dce688f2440fefcc1d91d7a5ce33f\$lut for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$413d040dcd860cd74ca61a70644516a95d328ae7\$lut for cells of type $lut.
Using template $paramod$aa4f307b8bcbbcc3181af390dc9d8c1582a530b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$a010528dfa56506a075642ed88f758b6719a77f1\$lut for cells of type $lut.
Using template $paramod$0cedeb079f59cd71c1e9d9e3b4afd08f1d6a8c59\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$84c5cfa8d7481774250caab0fcdd6d249a376a31\$lut for cells of type $lut.
Using template $paramod$25b3ab2bd32f59f9e478199e68d7e3e24c3c689e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$b4d0b79dfc4e02d5973971c359d532e59f5d21c5\$lut for cells of type $lut.
Using template $paramod$f4db076e8f4b102a006431af47288cbfbf6df1eb\$lut for cells of type $lut.
Using template $paramod$ddace04fba544e6adc4cdda6a50048ddd7c111af\$lut for cells of type $lut.
Using template $paramod$80acb0d8e79f3a1d969f65cd1beece3d97afb3a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$f3ada871809f362efd8eb0c4fb952bb5c98f0750\$lut for cells of type $lut.
Using template $paramod$6f149f4a0a4acdd39ef1c1fa3a4f5a4dfd75ed22\$lut for cells of type $lut.
Using template $paramod$beffda5916ef03603af7b9daee4a6705f57d3d46\$lut for cells of type $lut.
Using template $paramod$082f9b99089a55c7fbbdc87ab8af7d3b98e6b2c5\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$f32f248ebe0da091be2d3fc64f84aa52f5287d1b\$lut for cells of type $lut.
Using template $paramod$c5517f1c5bbd730718d1bd8ea877748df543a9d0\$lut for cells of type $lut.
Using template $paramod$9f1ca16420f1671255c3ec0b451362ddc6c7a678\$lut for cells of type $lut.
Using template $paramod$e4723c78131b859cdb296cc7099a965ce6bf28d9\$lut for cells of type $lut.
Using template $paramod$b7c6274391f3a6df3de0bae8d372ccf8aa221d5f\$lut for cells of type $lut.
Using template $paramod$5df716dfad94bf638425983227f5b0aabeac96c6\$lut for cells of type $lut.
Using template $paramod$ecc9763bd75c27573d46673c3dcf67b0ff6d373e\$lut for cells of type $lut.
Using template $paramod$7555edeafdc4c279e395fa54abb925ef87bf85e1\$lut for cells of type $lut.
Using template $paramod$fddfaafad20e385d20971828336f8fb14f3d4f32\$lut for cells of type $lut.
Using template $paramod$8b93468aa0c51e9ab26b9fab948ba5cac7f844f8\$lut for cells of type $lut.
Using template $paramod$7e2a5678dfc29e8e3b01393e326c5e0ff5ca316c\$lut for cells of type $lut.
Using template $paramod$1dd940e729ca41510ca9410a53718f62bde79e42\$lut for cells of type $lut.
Using template $paramod$20235ca863361fbc253329cfc7eeea38c77404dc\$lut for cells of type $lut.
Using template $paramod$176a6ceafa512d807921d7dfc76320dfbbfb5fe4\$lut for cells of type $lut.
Using template $paramod$81aef920f2f3824b90f9f66938e4eb9937803b41\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$0923960fd7832301df742040da39a260f4e26f51\$lut for cells of type $lut.
Using template $paramod$11c86b7a6cb6e98dcfb16c5f4d4cc1052b93d8a4\$lut for cells of type $lut.
Using template $paramod$9f2f146893d269900bb68ba0244b254b88c2c459\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$7b421a07fe11986b49c2fa86ef7c4125a288e074\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$edfdd002d369b276282ba114ad80081aeb01c009\$lut for cells of type $lut.
Using template $paramod$2c0001bb8124becc337daa71d1f46f20d5a016ab\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$6e4a86e6f1a5dc8f826898a131e83cdba4a4fc9e\$lut for cells of type $lut.
Using template $paramod$3dd981289cad5e21937a748240b8bc0ef3493a28\$lut for cells of type $lut.
Using template $paramod$b4c635398205378212c0f36237d53a55218551ef\$lut for cells of type $lut.
Using template $paramod$e03cd8e8a49e77c888661124604e34849b676141\$lut for cells of type $lut.
Using template $paramod$75d5c453cca75cc7a7ca320c4fb7be0932b6aaa7\$lut for cells of type $lut.
Using template $paramod$4fd3428c4b8b1accf8f8fb4bb88555a2b5fa688d\$lut for cells of type $lut.
Using template $paramod$0d5e420ccfc2dddc13533c0817d1e17e68a2c136\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$4a5e5ba1cfc9d39c50185275a51a64e81ec095a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$c97e738df958f490eb8461efe944668c310ecac5\$lut for cells of type $lut.
Using template $paramod$e4c3984b0f292ec38c153e6818d5f5a1c58e4f5f\$lut for cells of type $lut.
Using template $paramod$af5f144b95e6df162a44931bff7aa5a923699326\$lut for cells of type $lut.
Using template $paramod$923a34bca12d215b7d61635060bb4ef616b5625f\$lut for cells of type $lut.
Using template $paramod$b89acdeac32101ca993dbb4d756809c92c2510c2\$lut for cells of type $lut.
Using template $paramod$21f13a59136f2e36fea491cfe733b430f1688283\$lut for cells of type $lut.
Using template $paramod$de3406006c16cf7256a0a2fdcbb1597ad8f6cb54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$e01a027fedb28671a20c130493a89c7afd4e87d3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101110 for cells of type $lut.
Using template $paramod$84e92aa2ca08d3c0b0725eeb26711efd9d1f8a20\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod$672e798a02b8bcc43378b3bcf167b71b5747401f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$2653cbb0247e873c6cd170f5d7fb7a22e88aeb4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$6c2c0d2cc78aec5c353f39a4e08992da29053ba0\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$a03ef989f8f4e1878ce2f5c4e0e3d2dfb54307ef\$lut for cells of type $lut.
Using template $paramod$90dc599eed99da511e64ad217d69e7ff2c1e56cc\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$865395c0228487a64a8e4011cecafc2c64b79f2b\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod$16b79a5eba6e0c11d0283a95b16674705257a0eb\$lut for cells of type $lut.
Using template $paramod$0ee0167fb5dd83bdfe7197fff23e2c7146c57037\$lut for cells of type $lut.
Using template $paramod$d9e9a5f45b5e7a0e12caed755a01c3deef1c6e30\$lut for cells of type $lut.
Using template $paramod$458853a4546f082b129b6503acb2a4dfdbd4521c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$d6e6d411b16e057eae3ca70523bb1b2722704525\$lut for cells of type $lut.
Using template $paramod$373d637619c29cb9150902df9528107e5f3b8288\$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod$97108e3cc0d0482a6e72e932e86430aa2177750b\$lut for cells of type $lut.
Using template $paramod$95993c7d70457a51738c6b0f8898a55038ff3107\$lut for cells of type $lut.
Using template $paramod$b254004e52e31d6991f04f6113897c64fa1650ce\$lut for cells of type $lut.
Using template $paramod$6b7c9c56fc2a32a479d463d5f3b0d3f4673b67f1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$3dbe54acb9edf3b80768f8af78bf6fa84db3163f\$lut for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$32dee08328e8b29c9284c987432b771d306144c4\$lut for cells of type $lut.
Using template $paramod$d315acbf930db7c20b3f4ac2dad3b7982b1f437c\$lut for cells of type $lut.
Using template $paramod$6023c671e114c4eb0467aa8a0b08e183f33ec2fd\$lut for cells of type $lut.
Using template $paramod$a4640096cbef09c4ef8613155a589c40164ac034\$lut for cells of type $lut.
Using template $paramod$caf051f9945a10eb100fcccc78ddf423c4e3946e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$6292b1120f333811d71bc4400c6b13dac90d25b7\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$52fa1b2073b9054923f466bbb768e0ea7c69c9e3\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$a5dd9ee10fc2202a29791f7d68d4afcce241aee5\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$2b2c49139bfe6ba2a154c5d0ca068352afbd94d0\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$c1f40c81171c4968be48ba5c470d968232aa7ddd\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod$d79e8c7f0cb3bd049a34d82ec5fe688d444e5a52\$lut for cells of type $lut.
Using template $paramod$eca5f3a47fc81bbf602b746ca0fade55328d8858\$lut for cells of type $lut.
Using template $paramod$be48d952fcad8a16b8d84daa4c48a3065f343e5e\$lut for cells of type $lut.
Using template $paramod$932185175b340479ef49202ee4d66f698fb1cf96\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$6051cc942ebe6def12ad03e74fc57fd19331d317\$lut for cells of type $lut.
Using template $paramod$769bdbbde83614df0f4ab5f54e777ded51bb10ce\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$19f568890ed784cb1efc3ce1b67eed20a6c54d9a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$86a69f95bdbfc36792b7c7498d3544468c88bd9a\$lut for cells of type $lut.
Using template $paramod$114cec172d8a99287ecce5b94f20863d32d39458\$lut for cells of type $lut.
Using template $paramod$b80e608920ce9cfa1f5c7d21df7a72954e9b0a70\$lut for cells of type $lut.
Using template $paramod$31f0a66a4b242b524303bfb4ac95c05ad74158f8\$lut for cells of type $lut.
Using template $paramod$61328645d0e02a401584c74b65426dd78c3daae2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$a707fff23748f6aa14ef55b3ae1f771b0f87b0eb\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$bc051162dfb23caab98d73c4ec086fe9a67895f2\$lut for cells of type $lut.
Using template $paramod$992bdc10cff2c6edd722994f0e1044bc863f79f7\$lut for cells of type $lut.
Using template $paramod$47671b68495b53d6eea5a9dd67c114907e17980b\$lut for cells of type $lut.
Using template $paramod$0d4742cff20cb0e0e40b9af6c0257e3a276c0c2b\$lut for cells of type $lut.
Using template $paramod$cb6d426227fd7310d6b56b0fdf972568d9652da9\$lut for cells of type $lut.
Using template $paramod$37c9af120c85145419565a9ccf4ceb7397fbbe92\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$121f66828c71d3c18a58c99e9f44b94525cfca81\$lut for cells of type $lut.
Using template $paramod$5942e47f7c41dc3fa6fcb3b28833f88ea7fc910e\$lut for cells of type $lut.
Using template $paramod$620586420e818d3afa7e5b51fcf19f5c6ea83ad4\$lut for cells of type $lut.
Using template $paramod$59f2a3e232df3029c8bc36978b9bbe72a71dfb5a\$lut for cells of type $lut.
Using template $paramod$66caeb00a39d236782a97659e3bd99621b74681b\$lut for cells of type $lut.
Using template $paramod$fc72f68bd196d85d1962521b6a47788f5682bad2\$lut for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod$498daa9936ffa1c0b12d774cacc95a35d14b818e\$lut for cells of type $lut.
Using template $paramod$691e5d89fa42ac31086ffa9583f01739cd14cecd\$lut for cells of type $lut.
Using template $paramod$50531d77c3170c8178334e7bede1a8852dc91c6b\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$9fc14cb0ba5120a1da0c687a9fb19472f206fdfe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$3beb6629658116df7b0d8e7893706857e2cdba42\$lut for cells of type $lut.
Using template $paramod$7aee9f69444623e4c83a876d7b49067bd9373c95\$lut for cells of type $lut.
Using template $paramod$0f9fad4d9e066f9e2fd93b03d6482e7e7052beb5\$lut for cells of type $lut.
Using template $paramod$9e1755e3954600257bb9b9ab192e2c0243b0f35a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$fa8b91f0ba01673bc0303fa881834a50c778161d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$1be3a10aca64bc8b3d140a9dcfb9bac7a6744be9\$lut for cells of type $lut.
Using template $paramod$cae45ff85b946d8cfe295bf4feda7db55ee71cea\$lut for cells of type $lut.
Using template $paramod$6c51c1ba6c39f0c09b896d52432b366f116bd3c1\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$f0773b2e1ec54f4b5730a332b99958a07b433091\$lut for cells of type $lut.
Using template $paramod$1955b07b6e1188b6adc1bce2b15fdb470166e3c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod$0c69a0a709a2682d022b5d0953bdc83f58fd5c12\$lut for cells of type $lut.
Using template $paramod$a584b7b837e345f02b84b59cd30fcecc11fb5f26\$lut for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011011 for cells of type $lut.
Using template $paramod$d119410bab96963da0139669592048db2c09198b\$lut for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$d21d214a5aa271f2d9da3f90f22432c0ecee130f\$lut for cells of type $lut.
Using template $paramod$ead66ba22839f96e739c8f1b5a09bc1717b3be02\$lut for cells of type $lut.
Using template $paramod$a3533a63e10070005764d6cd65a719cf1eef9698\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$dbbe0ea5aadf61e5da6ebbf1f47442d5facdca4e\$lut for cells of type $lut.
Using template $paramod$60096d1cdb5f7f55fdf4ed3aab322b5c7375f61e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$dd3fb0b6061f2daaaedd5e300347a303c89566f9\$lut for cells of type $lut.
Using template $paramod$e590b9fb2eeda322debdb6a1dd18102c5ff35ddb\$lut for cells of type $lut.
Using template $paramod$01dca83a46715e34148c4c00ba35d18cd8b7f479\$lut for cells of type $lut.
Using template $paramod$aea42fd6a2219d480b1142f6cd9be4c2aef95257\$lut for cells of type $lut.
Using template $paramod$c63fb63be97a9db4ce7bd031e26652a8b349a094\$lut for cells of type $lut.
Using template $paramod$766f851776a2d25e13728c9147ddfe7ff70917a3\$lut for cells of type $lut.
Using template $paramod$c593ce43158c39bf45b040e3d3a4bf18087d62dd\$lut for cells of type $lut.
Using template $paramod$7f8dcbbcc0931c3398304053d9bb53ce1acb1b1f\$lut for cells of type $lut.
Using template $paramod$2645ed3928f2726e8ccb403cb23252de43b617d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$9a20e5eb914da7530de8ea5af782be66b9acb237\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$82abb8f9ddaac453e6ee24bf456879be259b8e87\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod$2f7deae5fb594b0c70bb82efd4d3682a7baaa352\$lut for cells of type $lut.
Using template $paramod$e3e4230bb990723642112b292aa705ee0cbad0d4\$lut for cells of type $lut.
Using template $paramod$1b9112879b44d8bd06bb18f745e1efd8ce977eed\$lut for cells of type $lut.
Using template $paramod$13caa797f9204188208579865e8a63f743d9eed1\$lut for cells of type $lut.
Using template $paramod$0fcb06ed76df01e8d45bc2b9e6c8a9b43fa42cb4\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$1f4cf069c79ba040f44da4df2443480ce3fd28f6\$lut for cells of type $lut.
Using template $paramod$7d813eb49700f971f2635a434700eafdfa816bc3\$lut for cells of type $lut.
Using template $paramod$c50f50c7e69ae17e3fdb884c6ff6388a15b09396\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$672ad66856d185a8b3a8ad99f92872ab8b3dd9d2\$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011101 for cells of type $lut.
Using template $paramod$abab4f7b12c284cd2b5c9f1fe25ef0fbdac6c245\$lut for cells of type $lut.
Using template $paramod$193d365ba3260f56de4ca734b1cedcf9dc72302b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$cbb797d576e6a53459c7dcf460ec44f4e7e72366\$lut for cells of type $lut.
Using template $paramod$0cfa7c77e7407929207db4aa01b0a94b3d8651db\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011101 for cells of type $lut.
Using template $paramod$1bf3509a544426de1daa8b6919ee1df60c7165ec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$949f7a6bfa246d85995418c92633ace2feca9c8a\$lut for cells of type $lut.
Using template $paramod$4d044680cabd725df9bca7abd5e2203ef8b7c7ad\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$e5f40691c9c25a6852ccbe2622a30428716f01e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$52e8ac6fbc5873870a62e236fe0a79280f986c96\$lut for cells of type $lut.
Using template $paramod$e4ce17fcded6e264148ce0a4c0df3ed1b1b269a4\$lut for cells of type $lut.
Using template $paramod$dbd6bfc0079f30bdbd8251243755394b48ae1fbb\$lut for cells of type $lut.
Using template $paramod$784dd5f01e5de46d9c485bef5a2222c42876a5fc\$lut for cells of type $lut.
Using template $paramod$a81a5c8d2b529801d59ea2ee899f3b67538cd7db\$lut for cells of type $lut.
Using template $paramod$c82d7aa204724568255de10e493596086641f722\$lut for cells of type $lut.
Using template $paramod$c79aec6bf66334ca918f85c196e004c918c371ef\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$3548f6e93628807ae6cc989ec88fe8ae640cb47a\$lut for cells of type $lut.
Using template $paramod$a0f67318f1c24388c545d8c57553aed79a7a9a84\$lut for cells of type $lut.
Using template $paramod$8955a143e19aee35c001ca77b656e4751c246868\$lut for cells of type $lut.
Using template $paramod$9a6dd4ade5155328254b56c204046aa5d03d4faf\$lut for cells of type $lut.
Using template $paramod$b45e5cb971154e30a797eecb0461619c3eeae12d\$lut for cells of type $lut.
Using template $paramod$9c7cabb3705025aac9aac9ccbb453ebcffe5a9b9\$lut for cells of type $lut.
Using template $paramod$360d9209e0a8983c137a26fbeb8253027cbebc4c\$lut for cells of type $lut.
Using template $paramod$526e4703e3f9e5bf75da836fd3d4410dd76747a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$a1cfe99817bd6d57a83efd5e1c3fc26a743b692f\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$e282a5ff059ff46a3a843134015c9d513d0677b1\$lut for cells of type $lut.
Using template $paramod$65638f8febbdd45770f403709fe5a3c8c1481fab\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$56de3ef59933a6f357a2bcb108442a513575632b\$lut for cells of type $lut.
Using template $paramod$17c27ffdda03355f95b2ba5edc73ca082237c935\$lut for cells of type $lut.
Using template $paramod$59e8f1aadaface9003b9791d5938247f73093c67\$lut for cells of type $lut.
Using template $paramod$75020cdf7715bd4a5f7067d80cafc74eabba6a01\$lut for cells of type $lut.
Using template $paramod$7da726591910a36955efb7eae8b8178f988ab407\$lut for cells of type $lut.
Using template $paramod$492753fd2941bf6bb6f0b7f99ad04a32e200d1ba\$lut for cells of type $lut.
Using template $paramod$ffc2ea81a65101fbef8a332deddf112494d27163\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$6842b8b2a2a38d0fdb35de972b4ce1a464745b17\$lut for cells of type $lut.
Using template $paramod$58f99f02725c8dce1b7300215b15fb389f806c1e\$lut for cells of type $lut.
Using template $paramod$b43cdd6ca89f8faa7ea02c4f2b202cefaf655ede\$lut for cells of type $lut.
Using template $paramod$ca57666f1236a8144091e90ff71c30858835882a\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$45f4019c55a2c24bcabc2331325f4e284fd76ea3\$lut for cells of type $lut.
Using template $paramod$c958b3a888f937f082b94811ff62d71e32a2b4eb\$lut for cells of type $lut.
Using template $paramod$b142bd94d4fb924af150e32e84d441fe287a22a3\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$a5810b3064bbc05b2c453025774af99926f05666\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$993b4f1762899d4359410690d334eafca84b9285\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$2294fd4459ef7d3b9af2d4a92528152f68757ad6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110100 for cells of type $lut.
Using template $paramod$eb6be94ddee599751de5131ed709818b0c662228\$lut for cells of type $lut.
Using template $paramod$b600d182ae966d09f33a746441e104587fe7a58f\$lut for cells of type $lut.
Using template $paramod$1049530cf627fa05860fb078755d05f27571133a\$lut for cells of type $lut.
Using template $paramod$c900d4d55bf91b52572a196f6d5213204a6eb199\$lut for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$1b4dd6457d07f8f165ec99061b8d6c5023635c5b\$lut for cells of type $lut.
Using template $paramod$ececc55fe721b2d80098bfc00a6005f1af14b6e5\$lut for cells of type $lut.
Using template $paramod$c804a0ce2948abb3f978419aafd1f429f5c79fd9\$lut for cells of type $lut.
Using template $paramod$02e62c76d058b995e15fc470997475ff888fe120\$lut for cells of type $lut.
Using template $paramod$98c384f1a003dca9338d7eea56386ec64c1cfc2e\$lut for cells of type $lut.
Using template $paramod$59848369e5f408d15e0c8c710ff689c98ce02999\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$0d94766b8f50ae8b32739d9cec096f2c5d44402a\$lut for cells of type $lut.
Using template $paramod$3ed7a1f8582c474f8b9e9f60bcced772e6f8b4f5\$lut for cells of type $lut.
Using template $paramod$a9e163dd8b746677ffe0e005e835eb7e744f7d47\$lut for cells of type $lut.
Using template $paramod$9750e16f3e098edd3aae4fa4112f9c7d170a1631\$lut for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96\$lut for cells of type $lut.
Using template $paramod$bcdd198f728e0fa42d08c4a7a8806c23697552d5\$lut for cells of type $lut.
Using template $paramod$9b5adbcc1983522e183f7d22bb4ef0787febf9d7\$lut for cells of type $lut.
Using template $paramod$c259cd5d52c51fd1f7f3ff62e0653c2abbc5b45b\$lut for cells of type $lut.
Using template $paramod$9c15de73255e34e3ab97582d95dc3902d9967afd\$lut for cells of type $lut.
Using template $paramod$fe1497207981e9e4f2f9556fad9970ec052e0a6d\$lut for cells of type $lut.
Using template $paramod$6d7cc275871d0ceead401cadfae2ff1124665ec4\$lut for cells of type $lut.
Using template $paramod$b89c522b7f70adaee1a35d80e932f38159b6a445\$lut for cells of type $lut.
Using template $paramod$2978a73989be3e1278af72b9db666c30fa0ff85b\$lut for cells of type $lut.
Using template $paramod$18df3812bc12364e5ebcb6c3ed05c0294e4c26fc\$lut for cells of type $lut.
Using template $paramod$78107355136c565d78c8ffe30e4a20f55dedc5b7\$lut for cells of type $lut.
Using template $paramod$06e62c2045624c211a1abe4f2f36c8f22c688165\$lut for cells of type $lut.
Using template $paramod$9891217114ca63a6e9d48073351d843bb1d46faf\$lut for cells of type $lut.
Using template $paramod$509383819812d331dca6b49338d0f34aecd1e133\$lut for cells of type $lut.
Using template $paramod$25003f26a78bb2f583f23824f1e0b8cc16b88761\$lut for cells of type $lut.
Using template $paramod$66cfa457f3bf0a90e11a4f3cf9336b993db8c18a\$lut for cells of type $lut.
Using template $paramod$f2c7724a377078ae43fd5553a51bddaa7059bce8\$lut for cells of type $lut.
Using template $paramod$e43279c7fdfc70b9fcb6f6d0737dc1197f8b10b9\$lut for cells of type $lut.
Using template $paramod$52953750219effadf43093a566baf492fdd6b6c8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$b587e1dcd8f8a9800d395e4aeecac52c55d6f585\$lut for cells of type $lut.
Using template $paramod$8ae5e24171bca0b8d12d43741a6723f274290f92\$lut for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod$532e83e9e63411411fcdfa3a4382e95085c6acb4\$lut for cells of type $lut.
Using template $paramod$84989be55453bee2da22278e7e3db5c4c2337cf4\$lut for cells of type $lut.
Using template $paramod$eec195054a78d1ea75a9d59c16f66aed583c2317\$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod$f7e977e4ab769956ecac4448595a773db86c44e8\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$e4e556558f92a9ccf883cb00bb95e992d9b550d4\$lut for cells of type $lut.
Using template $paramod$7bcf5f70986487920c848507d659d29b9546545c\$lut for cells of type $lut.
Using template $paramod$f72988598a8b9d6009137d46c60ef1516959abf3\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110010 for cells of type $lut.
Using template $paramod$a2fbe7162371720a9cacb366ff4e9708d3a1f291\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$25123a5f7ea669fd5c12c2bfce9cb4e91beeb163\$lut for cells of type $lut.
Using template $paramod$adc0b354bb960519a616db7423a6274fc380540e\$lut for cells of type $lut.
Using template $paramod$1f15bc089e9d379cd9fb1e44eec320b3a155ba13\$lut for cells of type $lut.
Using template $paramod$332530260df33f1e6567b344a898a29636fd4f0f\$lut for cells of type $lut.
Using template $paramod$6d473153bc0717e92e23b21a92c71fa7e337bf4b\$lut for cells of type $lut.
Using template $paramod$c0db8f8b81aa2496df7fc609f2c3005b47ee2ccd\$lut for cells of type $lut.
Using template $paramod$b80b9886d11b28e1ad6b253f8cc7222b59f03349\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$a3968303ced4f2f0c1f61982d56b03958b40932f\$lut for cells of type $lut.
Using template $paramod$ba318f6d3458908ac57d56e5fa81a962ff2ab52b\$lut for cells of type $lut.
Using template $paramod$e3d6fbe375492c3d31b0cc4fed1e21adedc6286e\$lut for cells of type $lut.
Using template $paramod$c3a24d9d00ec425b21dafa005c3e98836c9c5bc1\$lut for cells of type $lut.
Using template $paramod$b09178ebfdd9aec77ff7ffcac1a4f6a0069a762f\$lut for cells of type $lut.
Using template $paramod$c68fb498f82cdbcfd47eb9d9064f101d6a807fa3\$lut for cells of type $lut.
Using template $paramod$7da7d7bde408365fd9edb48231a23e665dbb7ed8\$lut for cells of type $lut.
Using template $paramod$000fa2164e1f538c16460571efee2b6209a086cc\$lut for cells of type $lut.
Using template $paramod$1380a7bce1312c754eede24e3ccb152531be4f52\$lut for cells of type $lut.
Using template $paramod$89ddbc2adee46e16a995ee97de1cb5a2b3106788\$lut for cells of type $lut.
Using template $paramod$34d1852620b6a307d4fe69ec05837032ca143340\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010001 for cells of type $lut.
Using template $paramod$0518e52ab9775371841abc88df2b26d3d61c9a8c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod$264ff8b04c1222897f25e6d34deb99a46ddb62a1\$lut for cells of type $lut.
Using template $paramod$7a09c632ebd39a203628a04507a2df81de3ade57\$lut for cells of type $lut.
Using template $paramod$d86fec1d6fbb4cbc9c28270d4cc304383c8ff17a\$lut for cells of type $lut.
Using template $paramod$9e5f70390a3889c3210d8e4e56450d46ac5f5ac1\$lut for cells of type $lut.
Using template $paramod$3e63470ea7a06b3eefdfb990254dd83d20fa13a7\$lut for cells of type $lut.
Using template $paramod$5b4b4ed558983d9f3ab4c896a7a011d129b0db9a\$lut for cells of type $lut.
Using template $paramod$071ef78ef050a8e3f1c7fc362b575932ee043820\$lut for cells of type $lut.
Using template $paramod$5321e04f7ce32c091123c3570ab562efb1c81402\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$1961dd7d96994fd5c9b68bbea79858ef686523ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$1b6589a5b00bbad8e5635e71249e07e10bfc1308\$lut for cells of type $lut.
Using template $paramod$e9ae0dbccfb677c6123a492e37335d61f42e19d7\$lut for cells of type $lut.
Using template $paramod$6e64c13666511ae2ccc90ab6ddaf8be09bda5af2\$lut for cells of type $lut.
Using template $paramod$2f35f125a78690286f0cd2faecbaee9c64828b65\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$95454eff2b0bb0c7425b41d029b34bbd8fbe521a\$lut for cells of type $lut.
Using template $paramod$889dc7b17c448030eaa05f5eb6c645a7ac00212c\$lut for cells of type $lut.
Using template $paramod$75dfc61750aedbf7f5cf9dc328c81d4cd06ab264\$lut for cells of type $lut.
Using template $paramod$9ea238b3c4036add2bd96e5aaac8768e1ad77c5a\$lut for cells of type $lut.
Using template $paramod$dd5bc4862287e52520240cd470d8393dc638de60\$lut for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f\$lut for cells of type $lut.
Using template $paramod$31cfcec4fc9d8e8c3162c4dfa1830eee42eca613\$lut for cells of type $lut.
Using template $paramod$61db58b89ade6c032c398c7067649614a38c632d\$lut for cells of type $lut.
Using template $paramod$91cf3b8946a6c260321b0156c1a86ce6a2bf132f\$lut for cells of type $lut.
Using template $paramod$de04cb9fed08da92a34d101e5e82912c17d40d8e\$lut for cells of type $lut.
Using template $paramod$d29d413711b100db15d42e63c3468adce42516f6\$lut for cells of type $lut.
Using template $paramod$b95f2293253e15952da552cf01b61246ae15f1df\$lut for cells of type $lut.
Using template $paramod$037be5c00d8a02858cdb1ab049b58a0133287ff1\$lut for cells of type $lut.
Using template $paramod$6b624f16cbc5de3b05b7acf57888d9baa36fc6cf\$lut for cells of type $lut.
Using template $paramod$c0042a8c9792aa7f0956ab136e87e14ab83e17bd\$lut for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod$8b1fe93ea35e15760a8cd65d2ae0c08165ba328c\$lut for cells of type $lut.
Using template $paramod$6c1978fa01da6bc09394f2fbeee8d1f1febb44ca\$lut for cells of type $lut.
Using template $paramod$9238b4f918408168668f80b2f347ff8fe515d0e4\$lut for cells of type $lut.
Using template $paramod$feac1814a13647ff95d85e23385825c648d6c2ee\$lut for cells of type $lut.
Using template $paramod$babcaa27092cf78ca2016504379310fd6371f266\$lut for cells of type $lut.
Using template $paramod$75da7a8e2fec79da197e88ecff5d2e23694ff31f\$lut for cells of type $lut.
Using template $paramod$58bd588a49a6a3b9d057d75f907cb4932e1635f6\$lut for cells of type $lut.
Using template $paramod$9e354de8d358bf081aa0c089488ea3bc5b7c2fd9\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$9be0b5a8a07d24dc45fd672bbbb983c9a51a9830\$lut for cells of type $lut.
Using template $paramod$ef1cc14162296fd4d0d07385991da6aec0946444\$lut for cells of type $lut.
Using template $paramod$d2c95b6d679f093b7251603a32dea8dde6bc4880\$lut for cells of type $lut.
Using template $paramod$4ec38dd026a4f759add5ab556819dbd2cd7257a5\$lut for cells of type $lut.
Using template $paramod$67fa356c0f3d798f38d68b9cc2d586e60eb522c4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$ce57c8604805f80ab07a0434d106bb987e82ae6c\$lut for cells of type $lut.
Using template $paramod$5aa074cdb376836e0fa058b5fe753d5486b637f5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001011 for cells of type $lut.
Using template $paramod$f5cc74dafdf2037c258e886a1853f836fa5f7a50\$lut for cells of type $lut.
Using template $paramod$93236fb499c5205b2954e1df1110252466b2838e\$lut for cells of type $lut.
Using template $paramod$faea093cdfb28c370f12955382485d36a558292c\$lut for cells of type $lut.
Using template $paramod$1f093f42b22f1cbed483e6fb46857abb85b9c690\$lut for cells of type $lut.
Using template $paramod$6f20c26c0721e8b3757ca7b9a77b6e1d35f0f91c\$lut for cells of type $lut.
Using template $paramod$99d7d83a67990f0f2d9dd016dd7f799897a673cb\$lut for cells of type $lut.
Using template $paramod$5552b23a89809fed2b1588e8f91bb3893be2e6ce\$lut for cells of type $lut.
Using template $paramod$d9f23974f72a3ab437d1a63d2f34fd3483a6f58d\$lut for cells of type $lut.
Using template $paramod$3f9a3800e34bd795630a4eaf44b2e1d4a7f48a74\$lut for cells of type $lut.
Using template $paramod$52297466eed68d459ef27068320873c4b39f357e\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$4f27ffe9e327e1b2e64f06cfb8a9ccc8f9dc9ab4\$lut for cells of type $lut.
Using template $paramod$14fe6daf64096fbd368cf4306cb585d5b5ebed3a\$lut for cells of type $lut.
Using template $paramod$7b9dbe6b2818eadac3b97c178a4896297df654f9\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$09deb89cf77b6e37f6ed7fef8d797dc05c0b2eee\$lut for cells of type $lut.
Using template $paramod$e77dca5e1fc847f9005cbcedebcb6de355499010\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$0f1054d7a869eb1bffa14eab6537eeff64eb55da\$lut for cells of type $lut.
Using template $paramod$28e08275c4793a5f7489ab05693de1f9d34a6c04\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$a0aea495a7ec615204e185eb69340453c5633d1c\$lut for cells of type $lut.
Using template $paramod$788488865e8371d9a6bd254c976f73735a26824a\$lut for cells of type $lut.
Using template $paramod$6223094ae0984d9ba33883cc4dea4a42629295af\$lut for cells of type $lut.
Using template $paramod$28a43eafd9c70d95e52b2418cf601e2e6b0411d3\$lut for cells of type $lut.
Using template $paramod$51f09467e40de53c6edaa1074acf47337b836f7c\$lut for cells of type $lut.
Using template $paramod$2b217ab616d819249d0dcb9919752d720778e17b\$lut for cells of type $lut.
Using template $paramod$37203517188e0e81c6d1574dd1c274ed56646adf\$lut for cells of type $lut.
Using template $paramod$e56578471cea6ea89c0105ced25ffd1fbeacb890\$lut for cells of type $lut.
Using template $paramod$4e0dac06d9d9602cfb659e01e0850b77eec5b798\$lut for cells of type $lut.
Using template $paramod$68fe50ee5a60a0bed36b1b1843c805d7bc807f41\$lut for cells of type $lut.
Using template $paramod$253dcd5556e6da4c9a44004666df3a8687f6a3c5\$lut for cells of type $lut.
Using template $paramod$0d581182a693742de3fd5192960dcb05e05e6bc1\$lut for cells of type $lut.
Using template $paramod$ee454ad2383885733a4273245816698f8443c10b\$lut for cells of type $lut.
Using template $paramod$fda6887b37f599177ed9cb69271d882b63df7e66\$lut for cells of type $lut.
Using template $paramod$28217f2cfc8d694374c1af6d33c650ee529a0f08\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$58879e855da76b298f495184ac0d1ab5845d1050\$lut for cells of type $lut.
Using template $paramod$4d3ce2a03f75c776b89b7bd980aafa79b736b3c6\$lut for cells of type $lut.
Using template $paramod$d9549175f686d0c8b88143124927a625d23d3a18\$lut for cells of type $lut.
Using template $paramod$27190b166827ead7a5b229ee873e4b91ee0faf61\$lut for cells of type $lut.
Using template $paramod$503d3ce5d362f17ba05ad3981ddf5ffdf3fc2e88\$lut for cells of type $lut.
Using template $paramod$8d41622da0aa87c171e3ad24745637a8e540bedc\$lut for cells of type $lut.
Using template $paramod$a39a8278ec745dd92733a9a7cc875aeaa81561cf\$lut for cells of type $lut.
Using template $paramod$0c822c65361ce832091b6c90f1a02f1ee0b109d4\$lut for cells of type $lut.
Using template $paramod$1cff74786202e3af277df57f8214b3874d6e3e83\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$cb2c426079712a22d90e9c5459fc1762b030e749\$lut for cells of type $lut.
Using template $paramod$9998c61c50285bf1d3dc1a1ed624f8f310df58c4\$lut for cells of type $lut.
Using template $paramod$ffbdf3001f0d2972a014e8e8948b59dcda97f633\$lut for cells of type $lut.
Using template $paramod$59852051316309b389ae75d0b8a2b6b8b24adbec\$lut for cells of type $lut.
Using template $paramod$611e5863a30eeacc19b5015939188ef7be763eab\$lut for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod$debd9b669717840687fe3e52f7822c4b59921848\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$63cbc0c0e0685cb139e9e64b5cea9f70e67423c7\$lut for cells of type $lut.
Using template $paramod$2a533b2b9ed36df203d5fca44a14d68feeb67362\$lut for cells of type $lut.
Using template $paramod$a7d9b4ab0321c8125e5b895183ee6b84cdb4a31b\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$254c9b2a69e4f404e2267a961ace68236c9b1f26\$lut for cells of type $lut.
Using template $paramod$b56ca10f02a7950021c8429ce64d343e920f699c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$23395325b56d063886fc56b419de630a473fd983\$lut for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$4133fe00eb18442862a284ccc67a95f8194d041c\$lut for cells of type $lut.
Using template $paramod$eaea85d27cc0950ed001348e061727a194f5cf9c\$lut for cells of type $lut.
Using template $paramod$60bbb35f7a61c593d42883c4f6ec4b380a954730\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$44adbaeba8aebac00b5b76c0c821287bd76a54f4\$lut for cells of type $lut.
Using template $paramod$2d49c3761f250c9531834cc8b648c841efa96119\$lut for cells of type $lut.
Using template $paramod$79572d00e9db967f74bbde423b3fe88242256db6\$lut for cells of type $lut.
Using template $paramod$723cfe2d783361549bcde2e5f635a13953c698be\$lut for cells of type $lut.
Using template $paramod$343e0d46484853cc4afed2a27e60d1b6e5328755\$lut for cells of type $lut.
Using template $paramod$ddacfc4a0f91d9f8c915202498af93409c652327\$lut for cells of type $lut.
Using template $paramod$5bc4b34d04423f5c10a1f36d396093524460bd02\$lut for cells of type $lut.
Using template $paramod$59481273bc27b83c1b53369b378f6b7cfc2de678\$lut for cells of type $lut.
Using template $paramod$5c7d886f3b88971ac55fed4bca034a87bf180f7d\$lut for cells of type $lut.
Using template $paramod$6ec252d5c750dc77bff4ff83137ea3cb5f55003d\$lut for cells of type $lut.
Using template $paramod$954dbc3009cd610fe6e1d1f86d772f3b7586a345\$lut for cells of type $lut.
Using template $paramod$9c270c638f97f07213a45f37b2a0127f67688a7a\$lut for cells of type $lut.
Using template $paramod$e2c3888fc6838eb31f8abdde6925231c4029735d\$lut for cells of type $lut.
Using template $paramod$aa9a0d77e33080834b117884290c5ddec27a803f\$lut for cells of type $lut.
Using template $paramod$657efed7b892e5a144e1f25d8cbac4e6212b55bf\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod$a6597eda4608f36e684c1dd07ed552fcbec112b2\$lut for cells of type $lut.
Using template $paramod$71ef18634c9c597b6e97d528134f8c969d5a84d9\$lut for cells of type $lut.
Using template $paramod$44cda08ebf6dc5d99afbf878a02aeafae481b51c\$lut for cells of type $lut.
Using template $paramod$f864bc1f86a07892cc4f63d6acba5b738bcc4a26\$lut for cells of type $lut.
Using template $paramod$ef23bc364ceee2a8dc5800c611734cfdf1fda657\$lut for cells of type $lut.
Using template $paramod$65d5d5c1e01bf41ee659754efba932f3d99198e5\$lut for cells of type $lut.
Using template $paramod$0b7ef04a0646dd0c147994995e4c896887139705\$lut for cells of type $lut.
Using template $paramod$3830fbfbec2ed4d6e3e957e17e4fca97b7adef1f\$lut for cells of type $lut.
Using template $paramod$7d74dcd261f10721f74f47e7aafec059e0e756d0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$8833253c105c1f3ff9a03a20302d6d0a2f4d9c5b\$lut for cells of type $lut.
Using template $paramod$4f79d472867f62e55dd736f8b9b25cd05a56667d\$lut for cells of type $lut.
Using template $paramod$f1029f646005abda698426a043a7c8fe4e2bd078\$lut for cells of type $lut.
Using template $paramod$606b467f6a3a8e4bbdb01776e2fe08aff9c10c1c\$lut for cells of type $lut.
Using template $paramod$ec37958480699d8ec4c44f21f7d809daea40b1a4\$lut for cells of type $lut.
Using template $paramod$0392318cefd9d15f572622bd5a88290120220d9c\$lut for cells of type $lut.
Using template $paramod$ec6c71d259df49ae0842190ffaff1179e43a8db4\$lut for cells of type $lut.
Using template $paramod$694c95659b447cef99dd4cdbd49b87dfd5f6c806\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$2a1f4f87e0a418859e1f63edc0f6d6b8410c568d\$lut for cells of type $lut.
Using template $paramod$9a79c3432028e5f1d7c480c0b9d7b4837eb2bc95\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$b50d29afcbb156fd8d7977a154e0a9df5f8e85e7\$lut for cells of type $lut.
Using template $paramod$9e54c496ddf9fdc83e1d21a76c79ea5f19fc67ef\$lut for cells of type $lut.
Using template $paramod$2988b1414fc8cefa8440fd9957469300be2cce22\$lut for cells of type $lut.
Using template $paramod$d575d3554e876f643193272ee6813447059f103f\$lut for cells of type $lut.
Using template $paramod$f50ef393d296edc1599b6603ba8132592e809e07\$lut for cells of type $lut.
Using template $paramod$f6fd960e4368c1f6d1027db9420ab563e324b665\$lut for cells of type $lut.
Using template $paramod$17fd36fab32bce162e5828682c2ba9fa7f9e273b\$lut for cells of type $lut.
Using template $paramod$375e991efac86e1025d045b2d42749df20a21fa7\$lut for cells of type $lut.
Using template $paramod$e93937cca2f89b96e1139761ac60343b4af57073\$lut for cells of type $lut.
Using template $paramod$535894650e163be6d7ba33c318478229111914d3\$lut for cells of type $lut.
Using template $paramod$4f6ef5838c139220e91b3d9534b74e9d61193cac\$lut for cells of type $lut.
Using template $paramod$2638cb98818f99cec724e7609d77f2cacc184f75\$lut for cells of type $lut.
Using template $paramod$0b7c1238d61da554ef49c1dce92fdaf8e477c734\$lut for cells of type $lut.
Using template $paramod$3cd7ba4e37ac845a21f7d679f20c35087949289b\$lut for cells of type $lut.
Using template $paramod$1850f1a81242d47ba0eb5fb3eac1922b18bd2e8c\$lut for cells of type $lut.
Using template $paramod$c92258204a79ce2e7274faf2c4869de708f6f3a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod$78b4324556f6321a85bd440441a5392f271ea218\$lut for cells of type $lut.
Using template $paramod$bca5b6567f6770a6112e209ac4ad433e3ef55e27\$lut for cells of type $lut.
Using template $paramod$fe70bb3280659663b8fa2b45f42fda9ccf4ccfaa\$lut for cells of type $lut.
Using template $paramod$42a6fd6bbf646f4f5256b2459847f07a539bd8c2\$lut for cells of type $lut.
Using template $paramod$903b13a78e0201d81ee2cb5e579e213337de2eac\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$34130a2583c0530ca8b8853e64a2a0ddd2e81d2e\$lut for cells of type $lut.
Using template $paramod$8f0687b3b1e843d1af48a2820ee1e560d6b66240\$lut for cells of type $lut.
Using template $paramod$8f8f3ed0dfbd822273417c0b66ef033f29ee6b95\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$731fe2c3f6bc5be1d08c428573485af904486ce3\$lut for cells of type $lut.
Using template $paramod$372cf8d2c2f5cc2927af02f984365d18aad73b52\$lut for cells of type $lut.
Using template $paramod$a9f138498ce57cdfa506b5a007b178cd8f7563f0\$lut for cells of type $lut.
Using template $paramod$ea5280fce2698f0f291737e66fca69a1d9d058e1\$lut for cells of type $lut.
Using template $paramod$cbea2d4d520f64cae694e02ff7f67ddafd2047d5\$lut for cells of type $lut.
Using template $paramod$1587aee79d776a1e29e880fbef106f5b2ce9163a\$lut for cells of type $lut.
Using template $paramod$a511f425a16be7369933baa8c17a62ec61a7d7bf\$lut for cells of type $lut.
Using template $paramod$8697d271ce6a4351172a7ea4da18d0abfd9166bb\$lut for cells of type $lut.
Using template $paramod$6e1e2bf7f29cfe416c0ceb4dc5c676edd2a3b996\$lut for cells of type $lut.
Using template $paramod$37a901018e120a842edc34a2867131bcff80564d\$lut for cells of type $lut.
Using template $paramod$0e021b5ab9c9dffe82b887dcb2beb3fac2b87759\$lut for cells of type $lut.
Using template $paramod$a82a699dba54b8465366aeb90aba90d3d29adde0\$lut for cells of type $lut.
Using template $paramod$279a8d961e6b2ded8450bee8ed637cb9efa31f02\$lut for cells of type $lut.
Using template $paramod$5b95557b9ca600c9d685e1af9588c09f5df5e546\$lut for cells of type $lut.
Using template $paramod$22401499cdd44f3533d03c4b246566376c46a67b\$lut for cells of type $lut.
Using template $paramod$c52825d0b1a0cfc6362b36af6d13149a97d3e424\$lut for cells of type $lut.
Using template $paramod$096f8f0a00831e8fcf9de4968c0c1d657d68ca97\$lut for cells of type $lut.
Using template $paramod$9c65fdfac74256c2eb67dd209b598e25d1f0a099\$lut for cells of type $lut.
Using template $paramod$f64e06c4ad54749b2f05ed816bc69de4695bbdd2\$lut for cells of type $lut.
Using template $paramod$f7f680a2cbaa0d3623bcb47c704430cfb2fc68a5\$lut for cells of type $lut.
Using template $paramod$a50983bc2d916c31a7d4beac5feb90028d16502d\$lut for cells of type $lut.
Using template $paramod$eaca788e4a13230f30995a6788ef4e76e15c7581\$lut for cells of type $lut.
Using template $paramod$3f046c76018b18583b7e7d9c1c45bd0bb3510e61\$lut for cells of type $lut.
Using template $paramod$122a4c0b007fa7ed75dbda7c4d71a52e22ce1276\$lut for cells of type $lut.
Using template $paramod$dc8eb389b2fc3ec6a78d93ff9b548b7fd27b6950\$lut for cells of type $lut.
Using template $paramod$30efc42a6fb488775c7b96024ee8df35ce399c42\$lut for cells of type $lut.
Using template $paramod$f52df4b90f46c2ab9e801e1f39516c9cb1bb6ae7\$lut for cells of type $lut.
Using template $paramod$903aede414eb5b825b88478767184bfe339d726c\$lut for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$f65cf6380214e831938c4f25f730307ae86218f7\$lut for cells of type $lut.
Using template $paramod$0b6cfa886f56736955bb42706a9f574742189c51\$lut for cells of type $lut.
Using template $paramod$2fe495f602d2c12e9eb854a991e9deee26af189f\$lut for cells of type $lut.
Using template $paramod$9cc51547ab44a72dd506ee5bb84a864365a103da\$lut for cells of type $lut.
Using template $paramod$befae9f24718e85503c639a51c91f9c16070e995\$lut for cells of type $lut.
Using template $paramod$8f0127ae6e4e4fae3e6aa8d83144b199848e8539\$lut for cells of type $lut.
Using template $paramod$902ed43dcaa6101b2d051ad26600288d910a8996\$lut for cells of type $lut.
Using template $paramod$06e1b49bb860dd46d7e5fdcbc52d5c30182f8b56\$lut for cells of type $lut.
Using template $paramod$9dd298ae76fb41ac94779a83c068607fbc09ce4f\$lut for cells of type $lut.
Using template $paramod$bea08a495d16293f8cc454a45845d26cde0762b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001001 for cells of type $lut.
Using template $paramod$0fb3437f3229691986674bbb93ca3e579291b720\$lut for cells of type $lut.
Using template $paramod$d6cf0a4b6f6ccd87588da28c41b5b6c258da2509\$lut for cells of type $lut.
Using template $paramod$ffc80aea4aa44f0166b2d4713ba5912f56e92991\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$7c0c958e927437390cb58f1395b98e0852db607c\$lut for cells of type $lut.
Using template $paramod$76436fcda17c99558c848ef37f1195d50e7e26e9\$lut for cells of type $lut.
Using template $paramod$72043e0aa7fa64cb454e3c2ca3dbe1636171896a\$lut for cells of type $lut.
Using template $paramod$7ffc04c088a4897014506d1e561a14b627924059\$lut for cells of type $lut.
Using template $paramod$e0b11169db6e13dcc591bbf2042f4bd2113cea4c\$lut for cells of type $lut.
Using template $paramod$c62a0a28fd54ac71011951888932f9246ee364fe\$lut for cells of type $lut.
Using template $paramod$daa12672a72211b12a54e0c6d62f241e672e5e15\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod$a41f1fef22a0928d27fdf5da763576d46c440d8e\$lut for cells of type $lut.
Using template $paramod$5348912da867a611a8088b6b8b27a62d65f1de6e\$lut for cells of type $lut.
Using template $paramod$055b455d86a112f8e156f7933b9de48b1f25f2b4\$lut for cells of type $lut.
Using template $paramod$f76d331af7fab22156ca4358ac2647c43d73f296\$lut for cells of type $lut.
Using template $paramod$e5b29079c1a88f3fc663c746ec8e3359690ef674\$lut for cells of type $lut.
Using template $paramod$032309ff7795b2fd8ebd660d3fafe23fd0cad87e\$lut for cells of type $lut.
Using template $paramod$22a37ad218c48b7745707d5b23635401b510fa0c\$lut for cells of type $lut.
Using template $paramod$461cadc1bd5a9a618782c453f75bb6c15ef2c050\$lut for cells of type $lut.
Using template $paramod$1600fe6aa126eeab9a92e1d790c58fe47abe71ea\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$2d5bc20486d975ad93935a66efca425d6df3f432\$lut for cells of type $lut.
Using template $paramod$ec0df19840033c8b18208b7471309a53c2b25de8\$lut for cells of type $lut.
Using template $paramod$47d363ae7b1a0e81207e02fe31af85b6bf36a2ac\$lut for cells of type $lut.
Using template $paramod$7ebd053006fefd5a4368bea803813a6c7860a94a\$lut for cells of type $lut.
Using template $paramod$eeffea68f70d33c20fef75310342a5ee1159f9c8\$lut for cells of type $lut.
Using template $paramod$36ff7cc832c8fe478bd53ef442406d79d4217c3b\$lut for cells of type $lut.
Using template $paramod$b2e8d279775d333b39e310bd45fd5952acdde290\$lut for cells of type $lut.
Using template $paramod$a238bb199d4b53d4c976c9e68dafcfe86b19f40f\$lut for cells of type $lut.
Using template $paramod$c06f360285f9652d2f15e620212123f9388439da\$lut for cells of type $lut.
Using template $paramod$669b936cdfc299f7676768d588f27de3fe847cfe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101101 for cells of type $lut.
Using template $paramod$f3e2787dc13ce8cba761a8a91118a32a52b8906f\$lut for cells of type $lut.
Using template $paramod$e0286d7bdebdb6346cb367bb1962e01892ba2e32\$lut for cells of type $lut.
Using template $paramod$2c6c386f55f14f070d31a5c3e9546b5e656f313f\$lut for cells of type $lut.
Using template $paramod$fe5b6043e65e98368b275f38e2ca7ec95af2534a\$lut for cells of type $lut.
Using template $paramod$c382a202074b493632d7b9001d4646006113fc7c\$lut for cells of type $lut.
Using template $paramod$525afff34c0e14cf3d4c8cd3502cb3248612ccb1\$lut for cells of type $lut.
Using template $paramod$1c5707d7f77f89b4f5dd94dd1a1ee71e083be829\$lut for cells of type $lut.
Using template $paramod$4a8f522b12921aef964c57b0c1ea5818b021193e\$lut for cells of type $lut.
Using template $paramod$21e1da977d1c7d1e8c7e2346cf7009e4b1a07e6f\$lut for cells of type $lut.
Using template $paramod$9629b4133b72165bdcb14b7641702472d9a911c3\$lut for cells of type $lut.
Using template $paramod$714ea59e31ddba7653cdd8d07c8689346aeab5d6\$lut for cells of type $lut.
Using template $paramod$2e37a29808ea9d028852cbc67bbcbc7bc127b77a\$lut for cells of type $lut.
Using template $paramod$e87f431398fe61dc3cef677df705fdf1c11aa0f7\$lut for cells of type $lut.
Using template $paramod$3af3f30c7e88d6ed2022ff72ae11db56d26003d1\$lut for cells of type $lut.
Using template $paramod$2b81c22187dcd49311a976bb63273aa43c4d3b68\$lut for cells of type $lut.
Using template $paramod$e2d1f9ed259d6d2da0d61c794781fff57437af14\$lut for cells of type $lut.
Using template $paramod$57138d421ca21194a43760c25565be99b035329d\$lut for cells of type $lut.
Using template $paramod$9d12c15405e25608417ce779d7fe1b86619365f9\$lut for cells of type $lut.
Using template $paramod$bc96e472075337b39737c128e8bc54d80ad3582d\$lut for cells of type $lut.
Using template $paramod$0fa351d24d2713ce0a93e46f5deedd65d95d22b8\$lut for cells of type $lut.
Using template $paramod$8fd66b744e06ff6b1a5a329d1f0371c25a5273aa\$lut for cells of type $lut.
Using template $paramod$555b6355e2cc751ac120ccebbd6efcfbc305670e\$lut for cells of type $lut.
Using template $paramod$132e9e648ef5bd14c8d5077f18789d30b426641b\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$82db3f4861a07c2e147bb2b5ccf9ff4711258f6c\$lut for cells of type $lut.
Using template $paramod$6b7150b907d61b6e0bc48f6fd2d66b1eeca32c62\$lut for cells of type $lut.
Using template $paramod$a51d9c7a21dd37e33772282f2708f1e764d55448\$lut for cells of type $lut.
Using template $paramod$2515e47cbf68383d73791430a6e784b4d30384d1\$lut for cells of type $lut.
Using template $paramod$395ecdb4502a3bd832331c73924a47c851e8aefe\$lut for cells of type $lut.
Using template $paramod$2ce98e1642826b5e8da1f25d8cdb9e02cc78b555\$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578\$lut for cells of type $lut.
Using template $paramod$577d79d28babb49f3b0ddb11a2fd7042a891705c\$lut for cells of type $lut.
Using template $paramod$4b28cb23042b2284080adff214a361397775e7b6\$lut for cells of type $lut.
Using template $paramod$9d1705341bfa5fd4f71e6517b526937ec7acc6d1\$lut for cells of type $lut.
Using template $paramod$a5788e8bd3559e65ba7c6a1d93529c6fb76569b9\$lut for cells of type $lut.
Using template $paramod$8f0690a13fb9916023333027c67c8450bdb77c1e\$lut for cells of type $lut.
Using template $paramod$3f83809cb0f84defec716c206740c2596b07425e\$lut for cells of type $lut.
Using template $paramod$e0876fa3e447c46c6c060222b7828dfead990265\$lut for cells of type $lut.
Using template $paramod$b089060a61c5d29ddce66d73edb5ee493ec9de27\$lut for cells of type $lut.
Using template $paramod$d345781bc5d014060901f9e4c645b8d136f2a9c6\$lut for cells of type $lut.
Using template $paramod$02a39d6f75416c06fff45fc81145d64144c93f5a\$lut for cells of type $lut.
Using template $paramod$d3185319b5c99da719afc2e6b2580a0af7d6917b\$lut for cells of type $lut.
Using template $paramod$d4203e540e86546653879b6466f136a66887a065\$lut for cells of type $lut.
Using template $paramod$bbf8c65f00b09f2cf68e6ca5410fa9a0c7a5e2b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001101 for cells of type $lut.
Using template $paramod$2e242b3870fd1c78b14e7f95ffa17bf0b3a3339c\$lut for cells of type $lut.
Using template $paramod$b21ff8f21fe459e0a28aafc4442e0af62d3599b5\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$b16b92617e2af6f793860f08476aff9c5fc51bb0\$lut for cells of type $lut.
Using template $paramod$1114d560ed98e9182fe073c9893577168d869f6b\$lut for cells of type $lut.
Using template $paramod$d5d0f2535f49cbd645607dd9fb30d33e1b5af516\$lut for cells of type $lut.
Using template $paramod$96a1e0a0cf2e3f769b6da6e5cd436570f1c60c30\$lut for cells of type $lut.
Using template $paramod$79fa5dc7b758560fe794c69b8a91c5bbe4b5db3e\$lut for cells of type $lut.
Using template $paramod$0a104baa93c96374248f69f3e0c9a4ac7494dfcb\$lut for cells of type $lut.
Using template $paramod$7f91b6aba53c47e1460722c8a4023f8d724a9eb1\$lut for cells of type $lut.
Using template $paramod$ca209542bd629054585e025c08ec38b9cb8d9afd\$lut for cells of type $lut.
Using template $paramod$1a52c01dedf68f2dfaca8d06d9786ae3fec88f37\$lut for cells of type $lut.
Using template $paramod$f5598bdf7d99fbb010b9ad37cfc115d5aefe2f8c\$lut for cells of type $lut.
Using template $paramod$b2077130d89736f5191d0d24f7f6ffd3bddb0a2d\$lut for cells of type $lut.
Using template $paramod$12cf840dcfda317ed4aaeef1854f713a535efc4e\$lut for cells of type $lut.
Using template $paramod$fd24ba8adbaf0b75005db1aa455afcfc2d436527\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$c932cb819d5ae2efe49a66858ab2e320baefeeb4\$lut for cells of type $lut.
Using template $paramod$44c6e72b8b9fd45a13a1c0d9a081c38b5c08eabf\$lut for cells of type $lut.
Using template $paramod$658dd195611fc333e6c3df3471a2de8225e3e962\$lut for cells of type $lut.
Using template $paramod$7996097aa7e74872f48a5ea7d10d2b685895e6b4\$lut for cells of type $lut.
Using template $paramod$595b4955041ceff09e28d600fe79275c24ba9878\$lut for cells of type $lut.
Using template $paramod$99d2121e179120ff7289cd4528d3fd4ca34ec992\$lut for cells of type $lut.
Using template $paramod$480bfb59166dbe2ae535c28afd00e77b2c71593a\$lut for cells of type $lut.
Using template $paramod$3f0549729b9cf7d6fa6533d688d092bceca9764e\$lut for cells of type $lut.
Using template $paramod$7c57228df39eed5240de04995e61ac6a2ad834e4\$lut for cells of type $lut.
Using template $paramod$c508ffccf3cb0d44491eb1a488b3e92b1375f011\$lut for cells of type $lut.
Using template $paramod$fbd3b3a5b872ff9ffa74cfd9354b81bd330d83f4\$lut for cells of type $lut.
Using template $paramod$c65acfd61ae70b5ce04c0aafaf2a256ff80af4df\$lut for cells of type $lut.
Using template $paramod$682dcf7a44e09cdf417bc55247ac658426f4c8e6\$lut for cells of type $lut.
Using template $paramod$24cb03f785a7266405db948962b05e5cdc54d8ab\$lut for cells of type $lut.
Using template $paramod$bd3bf709159bdc54ad609699f0a1d973b3608b4c\$lut for cells of type $lut.
Using template $paramod$3f0e8292451e9400c60c392c92c8f3239380a41c\$lut for cells of type $lut.
Using template $paramod$ff196880fb4031856e143719b9e80ce7ea691393\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010111 for cells of type $lut.
Using template $paramod$76ebe1cd006d3c10b3bc01174f6f7a392df3a8e0\$lut for cells of type $lut.
Using template $paramod$786e596ba39f14309fc760bc38ff4dda27b029b0\$lut for cells of type $lut.
Using template $paramod$e885aaada7c2ca9c9e17e3b532f54b7d89d75301\$lut for cells of type $lut.
Using template $paramod$75feb2d3e8e0d93db5f42b4c6701dbfaae4aba76\$lut for cells of type $lut.
Using template $paramod$72999a7ffa547571d7240ef55378d6675343dc1c\$lut for cells of type $lut.
Using template $paramod$c072a358cf49c0c8d590a1a7abe248102f2d4bf0\$lut for cells of type $lut.
Using template $paramod$0f60cccb63b904d9c7992ebe1076ff4a0f929265\$lut for cells of type $lut.
Using template $paramod$0ab848aaff61b63051d60c395128e96507b1ab07\$lut for cells of type $lut.
Using template $paramod$41477c2cb91158eb1fc6f90d0f9a9c2bb1aaf049\$lut for cells of type $lut.
Using template $paramod$d89b65a158f18d98334ba4847ce20643d75048de\$lut for cells of type $lut.
Using template $paramod$0112cadd200032224e41d0b00480bef9fc85e74e\$lut for cells of type $lut.
Using template $paramod$cfe66fe86c48c2e6eb43a45c6f6eaefa639542d9\$lut for cells of type $lut.
Using template $paramod$a9719b9eec88f4c364fa9530fab204f94e79380a\$lut for cells of type $lut.
Using template $paramod$0ae04e04ede3de0aab1779e373fb1a6cf992cbe8\$lut for cells of type $lut.
Using template $paramod$ac8f479f5cbbf90668aed2f84556c759df620bef\$lut for cells of type $lut.
Using template $paramod$ca6e226c4cf6b921a9cb91406b33849c04e6f5fe\$lut for cells of type $lut.
Using template $paramod$aa6cd6de9f129e46e813c78ad664ec3bc910af4e\$lut for cells of type $lut.
Using template $paramod$ff11b9e40759635becd4fc799eb81ba57cf2b662\$lut for cells of type $lut.
Using template $paramod$8fe8e293a45885245002197d0e51fcdfbec8236a\$lut for cells of type $lut.
Using template $paramod$da1bcafab03786b48fe3bdbf39b8d6138f19d143\$lut for cells of type $lut.
Using template $paramod$9daeb5bce2e7be6731550be80bddbc645b8e9aa4\$lut for cells of type $lut.
Using template $paramod$56282875f1a665f3ea6fceb5e03340abc622cdd3\$lut for cells of type $lut.
Using template $paramod$caeb13ffa3bd5ad7e6d396355903c1c73c7dcfcd\$lut for cells of type $lut.
Using template $paramod$c087435330542d45e8ba0771f80a7411a48df003\$lut for cells of type $lut.
Using template $paramod$039b831f2b8b835a841936b88a65b49ae86414fe\$lut for cells of type $lut.
Using template $paramod$0e917575253413a72ca9be20bb4120f78c91f3ec\$lut for cells of type $lut.
Using template $paramod$0dd99d3fbb2443466c73bc2864a2e116d7c696fa\$lut for cells of type $lut.
Using template $paramod$15deee21bfb7f6f9f3963bae01e1abc87728ceb1\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$36fd0635f2e632dcb7126e8f902afa89f5af8c0e\$lut for cells of type $lut.
Using template $paramod$b26fbfdb68e98cf016d61a8611b449e9f4a30f3c\$lut for cells of type $lut.
Using template $paramod$055e6d2643d4a9baa812e81f9ec7ed0b67506fc4\$lut for cells of type $lut.
Using template $paramod$25445fb9dd8fc77490980c6bd2e9dbc53c6e84a5\$lut for cells of type $lut.
Using template $paramod$a540b0a5bfdce016ce59e57feb8875b3bd8848ba\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000001 for cells of type $lut.
Using template $paramod$35f32910f438e576278db4cf31fee6afa283521d\$lut for cells of type $lut.
Using template $paramod$aeba1072860a570e17cae4313feeb65984b0edf4\$lut for cells of type $lut.
Using template $paramod$0eed1ca7587055aef420e7f640bfef05998b883e\$lut for cells of type $lut.
Using template $paramod$734cd1512f671d92bc4f41153da0d9781801dd98\$lut for cells of type $lut.
Using template $paramod$ab5c02e04aac2a755a7077d4a47f25280e3bc179\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$849eede967b3c8935808391f1a9ce50503aa897a\$lut for cells of type $lut.
Using template $paramod$455693c1a348710ce44e09f6729d41ecb131ef2e\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$d7882d22ad9de85eddcdda161645934c8d89c85a\$lut for cells of type $lut.
Using template $paramod$76daa024e8fb9ea4d7edcc1e77fe08c4315a0eb5\$lut for cells of type $lut.
Using template $paramod$2f2e6aa51047253a67bea5c80957d3cc8f08a9f7\$lut for cells of type $lut.
Using template $paramod$429d461b23f20edef58433df1e22467b70b6ba58\$lut for cells of type $lut.
Using template $paramod$027b71830bd0fbfb04ad11206c5a0de76ed9d3f5\$lut for cells of type $lut.
Using template $paramod$8ba06914c5304607aab1123e3bf92e16bd360ef8\$lut for cells of type $lut.
Using template $paramod$cfd807e22868a8191a7b70d1505818467d62f24c\$lut for cells of type $lut.
Using template $paramod$fe0977701b8bdf4fefe979a9c12e84d2dcaa2920\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$70dcc34b3190ff5541006bab0f38ffad9d439d5a\$lut for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod$6312bf9d0ee12f510d2140f7420a2fcb82e2b92f\$lut for cells of type $lut.
Using template $paramod$eb4560a867441c0633c0cfb0d455206b99642ef5\$lut for cells of type $lut.
Using template $paramod$b1241bb2f9028a57b5d511f41eb42255eb327e39\$lut for cells of type $lut.
Using template $paramod$a583bad43f4955b95342bf6c7f7d8afb792307ee\$lut for cells of type $lut.
Using template $paramod$02a84e953c934e9642efdb93d82c4cd5e0545198\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111010 for cells of type $lut.
Using template $paramod$9e53f257589071b00de314d7a331cca5a7e05ae3\$lut for cells of type $lut.
Using template $paramod$f19bb98065b4fd82c0d3adf2bdd66b5e0c3971a1\$lut for cells of type $lut.
Using template $paramod$1786673c97431194d94358ed0b0d1c6d1c2fd57a\$lut for cells of type $lut.
Using template $paramod$e486c6e4c3c8be7cb33d71b893dc0fad6226ebe0\$lut for cells of type $lut.
Using template $paramod$47d0ce974d35b0ce05b15f02a11a93df1689785d\$lut for cells of type $lut.
Using template $paramod$50b99034fbf984a51c265442496081454147f31e\$lut for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod$5b70de4dbb323ec22c925aa2fcc3326145cab098\$lut for cells of type $lut.
Using template $paramod$837f174d6be92ad729f2febc9ca74672c0d3676f\$lut for cells of type $lut.
Using template $paramod$9d2d51c431b0b64cba43ecafc110603fdeff7831\$lut for cells of type $lut.
Using template $paramod$69a9b041903cf6361b3361401b55e0bda8a97a88\$lut for cells of type $lut.
Using template $paramod$b3ba56e785e9a41cebcffffab213b52140e73407\$lut for cells of type $lut.
Using template $paramod$f05d4b8888c79762c43743d193b4196209b4613e\$lut for cells of type $lut.
Using template $paramod$10b11cdf60fe0d72fa9f0cbd3baa640dd26d8242\$lut for cells of type $lut.
Using template $paramod$5964dec528c7ded1ee9f528024feacf1107270a1\$lut for cells of type $lut.
Using template $paramod$f09951d19ad4e4512ba7c8104f39d45a389d8c2c\$lut for cells of type $lut.
Using template $paramod$3b95db7009f70e722c83bba444a70603c2852e69\$lut for cells of type $lut.
Using template $paramod$986bdc1b77bef3d2ca7cd5ade465cc0edaa7fc63\$lut for cells of type $lut.
Using template $paramod$43a8f0a0812845cdff67122ff39912d1a0b95dc8\$lut for cells of type $lut.
Using template $paramod$4e44a0e5a898fcb46175f741653859a65c9f58c4\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~17595 debug messages>

67.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in or1420SingleCore.
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182208.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$7963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$7963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$7963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$7963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$7963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$7963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$7982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$7982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$7982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$7982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$7982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$7982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$7982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$28123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$28123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$27965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$27706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$27706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$27706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$27706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$27706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\arbiter.s_queueRequestsNext[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\arbiter.s_queueRequestsNext[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut\flash.quad.s_shift3Next[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut\flash.quad.s_shift2Next[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:471$906_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:472$912_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdreg[0]$d[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:471$906_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:472$912_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:472$912_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:470$900_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\uart1.\TXC.$ternary$../../../modules/uart/verilog/uartTx.v:50$3033_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:470$900_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:471$906_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$8487.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$12884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$12884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$12357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$12318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$12076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$12076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_hit.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182317.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$18873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$18552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$17479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$17479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$17479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$13229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$13229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$9598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$9598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183263.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183232.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183232.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183232.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183232.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183232.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183232.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183232.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.exe.addSub.operantA[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.exe.addSub.operantA[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.exe.addSub.operantA[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.exe.addSub.operantA[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.exe.addSub.operantA[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.exe.addSub.operantA[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183097.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$9570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$9513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$9513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$9513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$9513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$8343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut\arbiter.s_queueRequestsNext[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10010.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10133.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10140.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$10189.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$10211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$10282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10328.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$10361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$10354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10487.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10491.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183101.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10682.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$10756.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10815.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$10924.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$11110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183263.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$11445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$11492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$11611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$11617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$11632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$11645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$11678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$11730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$11762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$11836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$11869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$12023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$12076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$12076.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$12127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12166.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12181.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12195.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$12301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$12372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$12431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$12454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12471.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$12540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$12562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$12567.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$12685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$12782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$12793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$12804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$12884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$12884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$12895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$13229.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$13245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$13321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$13464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$13562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$13626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$13642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$13775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$13804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$14000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$14032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$14072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182940.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$14254.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$14254.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$14701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$14896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$14907.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$14993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$15041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$15180.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$15289.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$15336.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$15347.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$15486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$15540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$15578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$15578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$15596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$15879.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$16230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$16321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$16331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$16338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$16387.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$16394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$16415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$16480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$16617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$16629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$16636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$16655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$16844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$16844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$16953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$auto$fsm_map.cc:170:map_fsm$9166[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182718.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$auto$fsm_map.cc:170:map_fsm$9244[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$17331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$17350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$17359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$17367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$17380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$17479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$17479.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$17485.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$17521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut\uart1.s_readValue[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$17717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182678.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182676.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$17948.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$17996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$18041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$18123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$18414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$18481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18552.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$18753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$18829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18939.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$19103.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$19119.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$19128.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$19182.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182567.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$19370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$19464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$19475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$19526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$19531.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$19536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$19554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$19569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$19576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$19669.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$19709.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$19768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$19778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$19819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20085.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$20132.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20175.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$20190.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$20222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$20260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$20310.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$20383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20437.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20496.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$20517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$20556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$20748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$20780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$20921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$20921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$20966.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21117.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21567.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21652.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21676.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21713.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21754.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$21875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$21893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21951.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182372.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22121.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$22133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22191.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22203.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$22272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22321.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$22338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22389.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$22499.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22582.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$22852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$22896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22982.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23115.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23135.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23196.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23250.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$23257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$23411.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$23534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$23601.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$23731.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\arbiter.s_queueRequestsNext[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$23957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$23972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$23998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$24015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$24067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$24080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$24150.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$24199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$24213.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$24236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$24272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$24288.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$24302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$24309.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$24342.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$24342.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$24354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$24392.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$24399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$24403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$24469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$24503.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$24559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$24575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$24610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$24619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$27496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$27606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$27684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$27706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$27965.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$28123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$28123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$7857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$7869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183097.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$7954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$7963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$7982.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.exe.addSub.operantA[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8165.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8219.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8289.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8343.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$8665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$8680.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$8689.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$8898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$8956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$8993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9126.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$9147.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$9513.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$9598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$9798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9802.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$9824.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$9986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$auto$fsm_map.cc:170:map_fsm$10057[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$auto$opt_dff.cc:194:make_patterns_logic$10215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$auto$opt_dff.cc:219:make_patterns_logic$11015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$auto$rtlil.cc:2515:And$12713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$auto$rtlil.cc:2705:NotGate$63864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$7963.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$auto$wreduce.cc:461:run$11242[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$9598.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_hit.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$14922.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:36$4779_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:472$912_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:470$900_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:470$900_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:470$900_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:470$900_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:470$900_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:471$906_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:471$906_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:471$906_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:471$906_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:471$906_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:472$912_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:472$912_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:472$912_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:472$912_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:472$912_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:470$900_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\arbiter.s_queueRequestsNext[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\sdram.\buffer.$logic_and$../../../modules/sdram/verilog/sdramFifo.v:27$3185_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$flatten\uart1.$and$../../../modules/uart/verilog/uartBus.v:217$2177_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpuFreq.cnt[2].dcount.enable.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$auto$fsm_map.cc:170:map_fsm$8966[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:470$900_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.decode.s_loadModeNext[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut\cpu1.decode.s_loadModeNext[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut\cpu1.exe.addSub.operantA[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[1].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[3].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_hit.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$10035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[12].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[28].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_weSpm[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_weSpm[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_weSpm[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_weSpm[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[10].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpuFreq.cnt[3].dcount.enable.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut\cpuFreq.cnt[4].dcount.enable.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut\cpuFreq.cnt[5].dcount.enable.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$flatten\flash.\quad.$ternary$../../../modules/spi/verilog/spiShiftQuad.v:36$4779_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut\flash.quad.s_shift1Next[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\flash.quad.s_shift2Next[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\flash.quad.s_shift3Next[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\flash.quad.s_shift1Next[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:472$912_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[22].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[26].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:471$906_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.fetch.s_dataAddress[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:470$900_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\hdmi.LineBuffer1.address2[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$ternary$../../../modules/hdmi_720p/verilog/screens.v:471$906_Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$auto$wreduce.cc:461:run$11242[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\uart1.RXC.s_dataBits[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182936.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$$flatten\flash.\single.$auto$proc_rom.cc:155:do_switch$6650$rdreg[0]$d[2].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\hdmi.$0\s_drawCursorReg[2:0].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$182118$lut\cpu1.loadStore.s_dataFromCpu[30].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut\uart1.s_readValue[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\flash.\single.$ternary$../../../modules/spi/verilog/spiShiftSingle.v:169$4644_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$9126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182154.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\exe.$ternary$../../../modules/or1420/verilog/executeStage.v:120$5171_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182204.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182204.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182210.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182126.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182214.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182278.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182229.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182240.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182211.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182186.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182210.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182274.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182283.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182298.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182316.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$22801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182329.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182332.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182363.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182389.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182409.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$21338.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182435.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182464.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182478.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$20095.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$18707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$18207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182655.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182658.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182675.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$aiger182117$17717.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182683.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182696.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182708.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182733.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$182118$lut$aiger182117$15486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182862.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182921.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182921.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182928.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182936.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$182118$lut$aiger182117$14072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$13804.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$182962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$182118$lut$aiger182117$13562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183008.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183024.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$auto$abc9_ops.cc:595:break_scc$68589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$182118$lut$flatten\cpu1.\fetch.$ternary$../../../modules/or1420/verilog/fetchStage.v:147$6300_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183071.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$182118$lut$auto$abc9_ops.cc:595:break_scc$68595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183097.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183176.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183179.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183185.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183188.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183195.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183199.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183230.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183232.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183235.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183256.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183258.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183259.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183263.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$183265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
Removed 0 unused cells and 13422 unused wires.

67.46. Executing AUTONAME pass.
Renamed 611463 objects in module or1420SingleCore (248 iterations).
<suppressed ~20340 debug messages>

67.47. Executing HIERARCHY pass (managing design hierarchy).

67.47.1. Analyzing design hierarchy..
Top module:  \or1420SingleCore

67.47.2. Analyzing design hierarchy..
Top module:  \or1420SingleCore
Removed 0 unused modules.

67.48. Printing statistics.

=== or1420SingleCore ===

   Number of wires:               9715
   Number of wire bits:          32771
   Number of public wires:        9715
   Number of public wire bits:   32771
   Number of ports:                 38
   Number of port bits:            102
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              13309
     $_TBUF_                         5
     $scopeinfo                    164
     CCU2C                         747
     DP16KD                         22
     EHXPLLL                         1
     L6MUX21                       196
     LUT4                         7078
     MULT18X18D                      5
     PFUMX                        1111
     TRELLIS_DPR16X4               160
     TRELLIS_FF                   3804
     TRELLIS_IO                     16

67.49. Executing CHECK pass (checking for obvious problems).
Checking module or1420SingleCore...
Found and reported 0 problems.

67.50. Executing JSON backend.

Warnings: 7 unique messages, 7 total
End of script. Logfile hash: 787bf6cbf1, CPU: user 17.88s system 0.19s, MEM: 427.26 MB peak
Yosys 0.44+16 (git sha1 1eaf4e079, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 24% 1x abc9_exe (5 sec), 13% 37x opt_clean (3 sec), ...
Info: constraining clock net 'clock50MHz' to 50.00 MHz
Info: constraining clock net 'clock12MHz' to 74.25 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:      9532/83640    11%
Info:         logic LUTs:   7078/83640     8%
Info:         carry LUTs:   1494/83640     1%
Info:           RAM LUTs:    640/10455     6%
Info:          RAMW LUTs:    320/20910     1%

Info:      Total DFFs:      3804/83640     4%

Info: Packing IOs..
Info: $spiSoIo1$iobuf_i: spiSoIo1_$_TBUF__Y.Y
Info: pin 'spiSoIo1$tr_io' constrained to Bel 'X126/Y47/PIOD'.
Info: $spiSiIo0$iobuf_i: spiSiIo0_$_TBUF__Y.Y
Info: pin 'spiSiIo0$tr_io' constrained to Bel 'X126/Y44/PIOD'.
Info: $spiIo3$iobuf_i: spiIo3_$_TBUF__Y.Y
Info: pin 'spiIo3$tr_io' constrained to Bel 'X126/Y83/PIOA'.
Info: $spiIo2$iobuf_i: spiIo2_$_TBUF__Y.Y
Info: pin 'spiIo2$tr_io' constrained to Bel 'X126/Y47/PIOC'.
Info: sdramData[15] feeds TRELLIS_IO sdram.genblk1[15].iopad.buffer, removing $nextpnr_iobuf sdramData[15].
Info: pin 'sdram.genblk1[15].iopad.buffer' constrained to Bel 'X126/Y35/PIOD'.
Info: sdramData[14] feeds TRELLIS_IO sdram.genblk1[14].iopad.buffer, removing $nextpnr_iobuf sdramData[14].
Info: pin 'sdram.genblk1[14].iopad.buffer' constrained to Bel 'X126/Y38/PIOA'.
Info: sdramData[13] feeds TRELLIS_IO sdram.genblk1[13].iopad.buffer, removing $nextpnr_iobuf sdramData[13].
Info: pin 'sdram.genblk1[13].iopad.buffer' constrained to Bel 'X126/Y14/PIOC'.
Info: sdramData[12] feeds TRELLIS_IO sdram.genblk1[12].iopad.buffer, removing $nextpnr_iobuf sdramData[12].
Info: pin 'sdram.genblk1[12].iopad.buffer' constrained to Bel 'X126/Y14/PIOB'.
Info: sdramData[11] feeds TRELLIS_IO sdram.genblk1[11].iopad.buffer, removing $nextpnr_iobuf sdramData[11].
Info: pin 'sdram.genblk1[11].iopad.buffer' constrained to Bel 'X126/Y11/PIOC'.
Info: sdramData[10] feeds TRELLIS_IO sdram.genblk1[10].iopad.buffer, removing $nextpnr_iobuf sdramData[10].
Info: pin 'sdram.genblk1[10].iopad.buffer' constrained to Bel 'X126/Y38/PIOC'.
Info: sdramData[9] feeds TRELLIS_IO sdram.genblk1[9].iopad.buffer, removing $nextpnr_iobuf sdramData[9].
Info: pin 'sdram.genblk1[9].iopad.buffer' constrained to Bel 'X126/Y38/PIOB'.
Info: sdramData[8] feeds TRELLIS_IO sdram.genblk1[8].iopad.buffer, removing $nextpnr_iobuf sdramData[8].
Info: pin 'sdram.genblk1[8].iopad.buffer' constrained to Bel 'X126/Y14/PIOD'.
Info: sdramData[7] feeds TRELLIS_IO sdram.genblk1[7].iopad.buffer, removing $nextpnr_iobuf sdramData[7].
Info: pin 'sdram.genblk1[7].iopad.buffer' constrained to Bel 'X126/Y89/PIOD'.
Info: sdramData[6] feeds TRELLIS_IO sdram.genblk1[6].iopad.buffer, removing $nextpnr_iobuf sdramData[6].
Info: pin 'sdram.genblk1[6].iopad.buffer' constrained to Bel 'X126/Y86/PIOC'.
Info: sdramData[5] feeds TRELLIS_IO sdram.genblk1[5].iopad.buffer, removing $nextpnr_iobuf sdramData[5].
Info: pin 'sdram.genblk1[5].iopad.buffer' constrained to Bel 'X126/Y89/PIOA'.
Info: sdramData[4] feeds TRELLIS_IO sdram.genblk1[4].iopad.buffer, removing $nextpnr_iobuf sdramData[4].
Info: pin 'sdram.genblk1[4].iopad.buffer' constrained to Bel 'X126/Y92/PIOC'.
Info: sdramData[3] feeds TRELLIS_IO sdram.genblk1[3].iopad.buffer, removing $nextpnr_iobuf sdramData[3].
Info: pin 'sdram.genblk1[3].iopad.buffer' constrained to Bel 'X126/Y92/PIOB'.
Info: sdramData[2] feeds TRELLIS_IO sdram.genblk1[2].iopad.buffer, removing $nextpnr_iobuf sdramData[2].
Info: pin 'sdram.genblk1[2].iopad.buffer' constrained to Bel 'X126/Y92/PIOA'.
Info: sdramData[1] feeds TRELLIS_IO sdram.genblk1[1].iopad.buffer, removing $nextpnr_iobuf sdramData[1].
Info: pin 'sdram.genblk1[1].iopad.buffer' constrained to Bel 'X126/Y89/PIOC'.
Info: sdramData[0] feeds TRELLIS_IO sdram.genblk1[0].iopad.buffer, removing $nextpnr_iobuf sdramData[0].
Info: pin 'sdram.genblk1[0].iopad.buffer' constrained to Bel 'X126/Y86/PIOD'.
Info: $SDA$iobuf_i: SDA_$_TBUF__Y.Y
Info: pin 'SDA$tr_io' constrained to Bel 'X0/Y53/PIOA'.
Info: pin 'verticalSync$tr_io' constrained to Bel 'X0/Y56/PIOB'.
Info: pin 'spiScl$tr_io' constrained to Bel 'X126/Y47/PIOA'.
Info: pin 'spiNCs$tr_io' constrained to Bel 'X126/Y47/PIOB'.
Info: pin 'sdramWeN$tr_io' constrained to Bel 'X126/Y53/PIOC'.
Info: pin 'sdramRasN$tr_io' constrained to Bel 'X126/Y89/PIOB'.
Info: pin 'sdramDqmN[1]$tr_io' constrained to Bel 'X126/Y38/PIOD'.
Info: pin 'sdramDqmN[0]$tr_io' constrained to Bel 'X126/Y92/PIOD'.
Info: pin 'sdramCsN$tr_io' constrained to Bel 'X126/Y86/PIOB'.
Info: pin 'sdramClk$tr_io' constrained to Bel 'X126/Y41/PIOA'.
Info: pin 'sdramCke$tr_io' constrained to Bel 'X126/Y17/PIOA'.
Info: pin 'sdramCasN$tr_io' constrained to Bel 'X126/Y56/PIOD'.
Info: pin 'sdramBa[1]$tr_io' constrained to Bel 'X126/Y56/PIOC'.
Info: pin 'sdramBa[0]$tr_io' constrained to Bel 'X126/Y83/PIOD'.
Info: pin 'sdramAddr[12]$tr_io' constrained to Bel 'X126/Y11/PIOD'.
Info: pin 'sdramAddr[11]$tr_io' constrained to Bel 'X126/Y17/PIOB'.
Info: pin 'sdramAddr[10]$tr_io' constrained to Bel 'X126/Y83/PIOC'.
Info: pin 'sdramAddr[9]$tr_io' constrained to Bel 'X126/Y17/PIOC'.
Info: pin 'sdramAddr[8]$tr_io' constrained to Bel 'X126/Y44/PIOA'.
Info: pin 'sdramAddr[7]$tr_io' constrained to Bel 'X126/Y41/PIOB'.
Info: pin 'sdramAddr[6]$tr_io' constrained to Bel 'X126/Y20/PIOA'.
Info: pin 'sdramAddr[5]$tr_io' constrained to Bel 'X126/Y44/PIOC'.
Info: pin 'sdramAddr[4]$tr_io' constrained to Bel 'X126/Y20/PIOB'.
Info: pin 'sdramAddr[3]$tr_io' constrained to Bel 'X126/Y56/PIOB'.
Info: pin 'sdramAddr[2]$tr_io' constrained to Bel 'X126/Y83/PIOB'.
Info: pin 'sdramAddr[1]$tr_io' constrained to Bel 'X126/Y86/PIOA'.
Info: pin 'sdramAddr[0]$tr_io' constrained to Bel 'X126/Y53/PIOD'.
Info: pin 'pixelClock$tr_io' constrained to Bel 'X0/Y83/PIOC'.
Info: pin 'nSegments[7]$tr_io' constrained to Bel 'X105/Y0/PIOA'.
Info: pin 'nSegments[6]$tr_io' constrained to Bel 'X78/Y0/PIOA'.
Info: pin 'nSegments[5]$tr_io' constrained to Bel 'X107/Y0/PIOB'.
Info: pin 'nSegments[4]$tr_io' constrained to Bel 'X105/Y0/PIOB'.
Info: pin 'nSegments[3]$tr_io' constrained to Bel 'X107/Y0/PIOA'.
Info: pin 'nSegments[2]$tr_io' constrained to Bel 'X85/Y0/PIOB'.
Info: pin 'nSegments[1]$tr_io' constrained to Bel 'X78/Y0/PIOB'.
Info: pin 'nSegments[0]$tr_io' constrained to Bel 'X85/Y0/PIOA'.
Info: pin 'nReset$tr_io' constrained to Bel 'X0/Y47/PIOD'.
Info: pin 'nDipSwitch[7]$tr_io' constrained to Bel 'X126/Y35/PIOB'.
Info: pin 'nDipSwitch[6]$tr_io' constrained to Bel 'X126/Y11/PIOB'.
Info: pin 'nDipSwitch[5]$tr_io' constrained to Bel 'X126/Y20/PIOD'.
Info: pin 'nDipSwitch[4]$tr_io' constrained to Bel 'X126/Y17/PIOD'.
Info: pin 'nDipSwitch[3]$tr_io' constrained to Bel 'X126/Y35/PIOA'.
Info: pin 'nDipSwitch[2]$tr_io' constrained to Bel 'X126/Y11/PIOA'.
Info: pin 'nDipSwitch[1]$tr_io' constrained to Bel 'X126/Y14/PIOA'.
Info: pin 'nDipSwitch[0]$tr_io' constrained to Bel 'X126/Y35/PIOC'.
Info: pin 'horizontalSync$tr_io' constrained to Bel 'X0/Y56/PIOA'.
Info: pin 'hdmiRed[4]$tr_io' constrained to Bel 'X116/Y0/PIOA'.
Info: pin 'hdmiRed[3]$tr_io' constrained to Bel 'X119/Y0/PIOA'.
Info: pin 'hdmiRed[2]$tr_io' constrained to Bel 'X116/Y0/PIOB'.
Info: pin 'hdmiRed[1]$tr_io' constrained to Bel 'X121/Y0/PIOA'.
Info: pin 'hdmiRed[0]$tr_io' constrained to Bel 'X119/Y0/PIOB'.
Info: pin 'hdmiGreen[4]$tr_io' constrained to Bel 'X121/Y0/PIOB'.
Info: pin 'hdmiGreen[3]$tr_io' constrained to Bel 'X0/Y50/PIOB'.
Info: pin 'hdmiGreen[2]$tr_io' constrained to Bel 'X0/Y56/PIOD'.
Info: pin 'hdmiGreen[1]$tr_io' constrained to Bel 'X0/Y83/PIOB'.
Info: pin 'hdmiGreen[0]$tr_io' constrained to Bel 'X0/Y83/PIOD'.
Info: pin 'hdmiBlue[4]$tr_io' constrained to Bel 'X0/Y92/PIOD'.
Info: pin 'hdmiBlue[3]$tr_io' constrained to Bel 'X0/Y86/PIOA'.
Info: pin 'hdmiBlue[2]$tr_io' constrained to Bel 'X0/Y86/PIOB'.
Info: pin 'hdmiBlue[1]$tr_io' constrained to Bel 'X0/Y83/PIOA'.
Info: pin 'hdmiBlue[0]$tr_io' constrained to Bel 'X0/Y86/PIOC'.
Info: pin 'displaySelect[2]$tr_io' constrained to Bel 'X112/Y0/PIOA'.
Info: pin 'displaySelect[1]$tr_io' constrained to Bel 'X112/Y0/PIOB'.
Info: pin 'displaySelect[0]$tr_io' constrained to Bel 'X114/Y0/PIOB'.
Info: pin 'clock50MHz$tr_io' constrained to Bel 'X0/Y47/PIOB'.
Info: pin 'clock12MHz$tr_io' constrained to Bel 'X0/Y47/PIOA'.
Info: pin 'camVsync$tr_io' constrained to Bel 'X0/Y53/PIOC'.
Info: pin 'camPclk$tr_io' constrained to Bel 'X0/Y47/PIOC'.
Info: pin 'camHsync$tr_io' constrained to Bel 'X0/Y53/PIOB'.
Info: pin 'camData[7]$tr_io' constrained to Bel 'X0/Y86/PIOD'.
Info: pin 'camData[6]$tr_io' constrained to Bel 'X0/Y53/PIOD'.
Info: pin 'camData[5]$tr_io' constrained to Bel 'X0/Y89/PIOB'.
Info: pin 'camData[4]$tr_io' constrained to Bel 'X0/Y89/PIOC'.
Info: pin 'camData[3]$tr_io' constrained to Bel 'X0/Y89/PIOD'.
Info: pin 'camData[2]$tr_io' constrained to Bel 'X0/Y89/PIOA'.
Info: pin 'camData[1]$tr_io' constrained to Bel 'X0/Y92/PIOA'.
Info: pin 'camData[0]$tr_io' constrained to Bel 'X0/Y92/PIOB'.
Info: pin 'biosBypass$tr_io' constrained to Bel 'X126/Y20/PIOC'.
Info: pin 'activePixel$tr_io' constrained to Bel 'X0/Y56/PIOC'.
Info: pin 'TxD$tr_io' constrained to Bel 'X4/Y95/PIOA'.
Info: pin 'SCL$tr_io' constrained to Bel 'X0/Y92/PIOC'.
Info: pin 'RxD$tr_io' constrained to Bel 'X4/Y95/PIOB'.
Info: IOLOGIC component sdram.weNff connected to PIO Bel X126/Y53/PIOC
Info: IOLOGIC component sdram.rasNff connected to PIO Bel X126/Y89/PIOB
Info: IOLOGIC component sdram.genblk3[9].dqmNff connected to PIO Bel X126/Y17/PIOC
Info: IOLOGIC component sdram.genblk3[8].dqmNff connected to PIO Bel X126/Y44/PIOA
Info: IOLOGIC component sdram.genblk3[7].dqmNff connected to PIO Bel X126/Y41/PIOB
Info: IOLOGIC component sdram.genblk3[6].dqmNff connected to PIO Bel X126/Y20/PIOA
Info: IOLOGIC component sdram.genblk3[5].dqmNff connected to PIO Bel X126/Y44/PIOC
Info: IOLOGIC component sdram.genblk3[4].dqmNff connected to PIO Bel X126/Y20/PIOB
Info: IOLOGIC component sdram.genblk3[3].dqmNff connected to PIO Bel X126/Y56/PIOB
Info: IOLOGIC component sdram.genblk3[2].dqmNff connected to PIO Bel X126/Y83/PIOB
Info: IOLOGIC component sdram.genblk3[1].dqmNff connected to PIO Bel X126/Y86/PIOA
Info: IOLOGIC component sdram.genblk3[12].dqmNff connected to PIO Bel X126/Y11/PIOD
Info: IOLOGIC component sdram.genblk3[11].dqmNff connected to PIO Bel X126/Y17/PIOB
Info: IOLOGIC component sdram.genblk3[10].dqmNff connected to PIO Bel X126/Y83/PIOC
Info: IOLOGIC component sdram.genblk3[0].dqmNff connected to PIO Bel X126/Y53/PIOD
Info: IOLOGIC component sdram.genblk2[1].dqmNff connected to PIO Bel X126/Y38/PIOD
Info: IOLOGIC component sdram.genblk2[1].baff connected to PIO Bel X126/Y56/PIOC
Info: IOLOGIC component sdram.genblk2[0].dqmNff connected to PIO Bel X126/Y92/PIOD
Info: IOLOGIC component sdram.genblk2[0].baff connected to PIO Bel X126/Y83/PIOD
Info: IOLOGIC component sdram.genblk1[9].iopad.triFF connected to PIO Bel X126/Y38/PIOB
Info: IOLOGIC component sdram.genblk1[8].iopad.triFF connected to PIO Bel X126/Y14/PIOD
Info: IOLOGIC component sdram.genblk1[7].iopad.triFF connected to PIO Bel X126/Y89/PIOD
Info: IOLOGIC component sdram.genblk1[6].iopad.triFF connected to PIO Bel X126/Y86/PIOC
Info: IOLOGIC component sdram.genblk1[5].iopad.triFF connected to PIO Bel X126/Y89/PIOA
Info: IOLOGIC component sdram.genblk1[4].iopad.triFF connected to PIO Bel X126/Y92/PIOC
Info: IOLOGIC component sdram.genblk1[3].iopad.triFF connected to PIO Bel X126/Y92/PIOB
Info: IOLOGIC component sdram.genblk1[2].iopad.triFF connected to PIO Bel X126/Y92/PIOA
Info: IOLOGIC component sdram.genblk1[1].iopad.triFF connected to PIO Bel X126/Y89/PIOC
Info: IOLOGIC component sdram.genblk1[15].iopad.triFF connected to PIO Bel X126/Y35/PIOD
Info: IOLOGIC component sdram.genblk1[14].iopad.triFF connected to PIO Bel X126/Y38/PIOA
Info: IOLOGIC component sdram.genblk1[13].iopad.triFF connected to PIO Bel X126/Y14/PIOC
Info: IOLOGIC component sdram.genblk1[12].iopad.triFF connected to PIO Bel X126/Y14/PIOB
Info: IOLOGIC component sdram.genblk1[11].iopad.triFF connected to PIO Bel X126/Y11/PIOC
Info: IOLOGIC component sdram.genblk1[10].iopad.triFF connected to PIO Bel X126/Y38/PIOC
Info: IOLOGIC component sdram.genblk1[0].iopad.triFF connected to PIO Bel X126/Y86/PIOD
Info: IOLOGIC component sdram.csNff connected to PIO Bel X126/Y86/PIOB
Info: IOLOGIC component sdram.clockff connected to PIO Bel X126/Y41/PIOA
Info: IOLOGIC component sdram.ckeff connected to PIO Bel X126/Y17/PIOA
Info: IOLOGIC component sdram.casNff connected to PIO Bel X126/Y56/PIOD
Info: IOLOGIC component hdmi.generator.vsyncff connected to PIO Bel X0/Y56/PIOB
Info: IOLOGIC component hdmi.generator.hsyncff connected to PIO Bel X0/Y56/PIOA
Info: IOLOGIC component hdmi.generator.genblk1[4].redff connected to PIO Bel X116/Y0/PIOA
Info: IOLOGIC component hdmi.generator.genblk1[4].greenff connected to PIO Bel X121/Y0/PIOB
Info: IOLOGIC component hdmi.generator.genblk1[4].blueff connected to PIO Bel X0/Y92/PIOD
Info: IOLOGIC component hdmi.generator.genblk1[3].redff connected to PIO Bel X119/Y0/PIOA
Info: IOLOGIC component hdmi.generator.genblk1[3].greenff connected to PIO Bel X0/Y50/PIOB
Info: IOLOGIC component hdmi.generator.genblk1[3].blueff connected to PIO Bel X0/Y86/PIOA
Info: IOLOGIC component hdmi.generator.genblk1[2].redff connected to PIO Bel X116/Y0/PIOB
Info: IOLOGIC component hdmi.generator.genblk1[2].greenff connected to PIO Bel X0/Y56/PIOD
Info: IOLOGIC component hdmi.generator.genblk1[2].blueff connected to PIO Bel X0/Y86/PIOB
Info: IOLOGIC component hdmi.generator.genblk1[1].redff connected to PIO Bel X121/Y0/PIOA
Info: IOLOGIC component hdmi.generator.genblk1[1].greenff connected to PIO Bel X0/Y83/PIOB
Info: IOLOGIC component hdmi.generator.genblk1[1].blueff connected to PIO Bel X0/Y83/PIOA
Info: IOLOGIC component hdmi.generator.genblk1[0].redff connected to PIO Bel X119/Y0/PIOB
Info: IOLOGIC component hdmi.generator.genblk1[0].greenff connected to PIO Bel X0/Y83/PIOD
Info: IOLOGIC component hdmi.generator.genblk1[0].blueff connected to PIO Bel X0/Y86/PIOC
Info: IOLOGIC component hdmi.generator.clockff connected to PIO Bel X0/Y83/PIOC
Info: IOLOGIC component hdmi.generator.activeff connected to PIO Bel X0/Y56/PIOC
Info: Packing constants..
Info: Packing carries...
Info: Packing LUTs...
Info: Packing LUT5-7s...
Info: Packing FFs...
Info:     1646 FFs paired with LUTs.
Info: Generating derived timing constraints...
Info:     Input frequency of PLL 'pll_1' is constrained to 74.3 MHz
Info:     Derived frequency constraint of 148.5 MHz for net s_pixelClkX2
Info:     Derived frequency constraint of 74.3 MHz for net s_pixelClock
Info:     Derived frequency constraint of 74.3 MHz for net s_systemClock
Info:     Derived frequency constraint of 148.5 MHz for net s_systemClockX2
Info: Promoting globals...
Info:     promoting clock net s_systemClock to global network
Info:     promoting clock net s_systemClockX2 to global network
Info:     promoting clock net s_pixelClkX2 to global network
Info:     promoting clock net s_pixelClock to global network
Info:     promoting clock net camPclk$TRELLIS_IO_IN to global network
Info:     promoting clock net clock50MHz$TRELLIS_IO_IN to global network
Info: Checksum: 0x434f1c78

Info: Device utilisation:
Info: 	          TRELLIS_IO:     102/    365    27%
Info: 	                DCCA:       6/     56    10%
Info: 	              DP16KD:      22/    208    10%
Info: 	          MULT18X18D:       5/    156     3%
Info: 	              ALU54B:       0/     78     0%
Info: 	             EHXPLLL:       1/      4    25%
Info: 	             EXTREFB:       0/      2     0%
Info: 	                DCUA:       0/      2     0%
Info: 	           PCSCLKDIV:       0/      2     0%
Info: 	             IOLOGIC:      52/    224    23%
Info: 	            SIOLOGIC:       6/    141     4%
Info: 	                 GSR:       0/      1     0%
Info: 	               JTAGG:       0/      1     0%
Info: 	                OSCG:       0/      1     0%
Info: 	               SEDGA:       0/      1     0%
Info: 	                 DTR:       0/      1     0%
Info: 	             USRMCLK:       0/      1     0%
Info: 	             CLKDIVF:       0/      4     0%
Info: 	           ECLKSYNCB:       0/     10     0%
Info: 	             DLLDELD:       0/      8     0%
Info: 	              DDRDLL:       0/      4     0%
Info: 	             DQSBUFM:       0/     14     0%
Info: 	     TRELLIS_ECLKBUF:       0/      8     0%
Info: 	        ECLKBRIDGECS:       0/      2     0%
Info: 	                DCSC:       0/      2     0%
Info: 	          TRELLIS_FF:    3714/  83640     4%
Info: 	        TRELLIS_COMB:   10037/  83640    12%
Info: 	        TRELLIS_RAMW:     160/  10455     1%

Info: Placed 161 cells based on constraints.
Info: Creating initial analytic placement for 8157 cells, random placement wirelen = 964780.
Info:     at initial placer iter 0, wirelen = 15168
Info:     at initial placer iter 1, wirelen = 11804
Info:     at initial placer iter 2, wirelen = 11080
Info:     at initial placer iter 3, wirelen = 10784
Info: Running main analytical placer, max placement attempts per cell = 24868878.
Info:     at iteration #1, type ALL: wirelen solved = 10989, spread = 146443, legal = 149199; time = 0.30s
Info:     at iteration #2, type ALL: wirelen solved = 21716, spread = 93068, legal = 100801; time = 0.28s
Info:     at iteration #3, type ALL: wirelen solved = 30042, spread = 82137, legal = 87743; time = 0.27s
Info:     at iteration #4, type ALL: wirelen solved = 34800, spread = 82792, legal = 87195; time = 0.26s
Info:     at iteration #5, type ALL: wirelen solved = 38754, spread = 84284, legal = 87263; time = 0.24s
Info:     at iteration #6, type ALL: wirelen solved = 42338, spread = 81025, legal = 83264; time = 0.23s
Info:     at iteration #7, type ALL: wirelen solved = 44384, spread = 77819, legal = 82300; time = 0.35s
Info:     at iteration #8, type ALL: wirelen solved = 45217, spread = 76323, legal = 81075; time = 0.23s
Info:     at iteration #9, type ALL: wirelen solved = 46347, spread = 75858, legal = 79118; time = 0.23s
Info:     at iteration #10, type ALL: wirelen solved = 46991, spread = 74058, legal = 79393; time = 0.23s
Info:     at iteration #11, type ALL: wirelen solved = 47921, spread = 74154, legal = 78713; time = 0.25s
Info:     at iteration #12, type ALL: wirelen solved = 48994, spread = 73471, legal = 78730; time = 0.23s
Info:     at iteration #13, type ALL: wirelen solved = 49361, spread = 72610, legal = 77435; time = 0.22s
Info:     at iteration #14, type ALL: wirelen solved = 50201, spread = 71624, legal = 76694; time = 0.23s
Info:     at iteration #15, type ALL: wirelen solved = 50603, spread = 72399, legal = 76997; time = 0.22s
Info:     at iteration #16, type ALL: wirelen solved = 51003, spread = 72338, legal = 77450; time = 0.23s
Info:     at iteration #17, type ALL: wirelen solved = 51883, spread = 72660, legal = 78147; time = 0.22s
Info:     at iteration #18, type ALL: wirelen solved = 52176, spread = 71655, legal = 77235; time = 0.22s
Info:     at iteration #19, type ALL: wirelen solved = 51964, spread = 72377, legal = 77700; time = 0.22s
Info: HeAP Placer Time: 7.08s
Info:   of which solving equations: 3.90s
Info:   of which spreading cells: 0.80s
Info:   of which strict legalisation: 0.62s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 3216, wirelen = 76694
Info:   at iteration #5: temp = 0.000000, timing cost = 4074, wirelen = 68961
Info:   at iteration #10: temp = 0.000000, timing cost = 3627, wirelen = 66899
Info:   at iteration #15: temp = 0.000000, timing cost = 3478, wirelen = 66012
Info:   at iteration #20: temp = 0.000000, timing cost = 3468, wirelen = 65797
Info:   at iteration #24: temp = 0.000000, timing cost = 3360, wirelen = 65734 
Info: SA placement time 18.30s

Info: Max frequency for clock             '$glbnet$s_pixelClkX2': 110.80 MHz (FAIL at 148.50 MHz)
Info: Max frequency for clock             '$glbnet$s_pixelClock': 80.02 MHz (PASS at 74.25 MHz)
Info: Max frequency for clock          '$glbnet$s_systemClockX2': 120.67 MHz (FAIL at 148.50 MHz)
Info: Max frequency for clock '$glbnet$clock50MHz$TRELLIS_IO_IN': 161.16 MHz (PASS at 50.00 MHz)
Info: Max frequency for clock    '$glbnet$camPclk$TRELLIS_IO_IN': 233.59 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock            '$glbnet$s_systemClock': 42.16 MHz (FAIL at 74.25 MHz)

Info: Max delay <async>                                  -> posedge $glbnet$camPclk$TRELLIS_IO_IN   : 13.76 ns
Info: Max delay <async>                                  -> posedge $glbnet$s_systemClock           : 12.41 ns
Info: Max delay posedge $glbnet$camPclk$TRELLIS_IO_IN    -> posedge $glbnet$s_systemClock           : 10.37 ns
Info: Max delay posedge $glbnet$clock50MHz$TRELLIS_IO_IN -> posedge $glbnet$s_systemClock           : 1.83 ns
Info: Max delay posedge $glbnet$s_pixelClock             -> posedge $glbnet$s_pixelClkX2            : 5.18 ns
Info: Max delay posedge $glbnet$s_pixelClock             -> posedge $glbnet$s_systemClock           : 2.45 ns
Info: Max delay posedge $glbnet$s_systemClock            -> <async>                                 : 15.32 ns
Info: Max delay posedge $glbnet$s_systemClock            -> posedge $glbnet$camPclk$TRELLIS_IO_IN   : 11.66 ns
Info: Max delay posedge $glbnet$s_systemClock            -> posedge $glbnet$clock50MHz$TRELLIS_IO_IN: 12.06 ns
Info: Max delay posedge $glbnet$s_systemClock            -> posedge $glbnet$s_pixelClkX2            : 18.46 ns
Info: Max delay posedge $glbnet$s_systemClock            -> posedge $glbnet$s_pixelClock            : 11.31 ns
Info: Max delay posedge $glbnet$s_systemClock            -> posedge $glbnet$s_systemClockX2         : 12.22 ns
Info: Max delay posedge $glbnet$s_systemClockX2          -> posedge $glbnet$s_systemClock           : 5.17 ns

Info: Slack histogram:
Info:  legend: * represents 76 endpoint(s)
Info:          + represents [1,76) endpoint(s)
Info: [-10253,  -5611) |********+
Info: [ -5611,   -969) |*********************+
Info: [  -969,   3673) |**************************+
Info: [  3673,   8315) |****************************************+
Info: [  8315,  12957) |************************************************************ 
Info: [ 12957,  17599) |+
Info: [ 17599,  22241) |+
Info: [ 22241,  26883) | 
Info: [ 26883,  31525) | 
Info: [ 31525,  36167) | 
Info: [ 36167,  40809) | 
Info: [ 40809,  45451) | 
Info: [ 45451,  50093) | 
Info: [ 50093,  54735) | 
Info: [ 54735,  59377) | 
Info: [ 59377,  64019) | 
Info: [ 64019,  68661) | 
Info: [ 68661,  73303) | 
Info: [ 73303,  77945) | 
Info: [ 77945,  82587) |***+
Info: Checksum: 0xf3d29f5c
Info: Routing globals...
Info:     routing clock net $glbnet$clock50MHz$TRELLIS_IO_IN using global 0
Info:     routing clock net $glbnet$camPclk$TRELLIS_IO_IN using global 1
Info:     routing clock net $glbnet$s_pixelClock using global 2
Info:     routing clock net $glbnet$s_pixelClkX2 using global 3
Info:     routing clock net $glbnet$s_systemClockX2 using global 4
Info:     routing clock net $glbnet$s_systemClock using global 5

Info: Routing..
Info: Setting up routing queue.
Info: Routing 42996 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      433        566 |  433   566 |     42501|       0.71       0.71|
Info:       2000 |      617       1382 |  184   816 |     41912|       0.25       0.96|
Info:       3000 |      982       2017 |  365   635 |     41447|       0.38       1.34|
Info:       4000 |     1253       2746 |  271   729 |     41184|       2.63       3.97|
Info:       5000 |     1527       3472 |  274   726 |     40710|       1.01       4.98|
Info:       6000 |     1793       4206 |  266   734 |     40075|       0.25       5.23|
Info:       7000 |     2107       4892 |  314   686 |     39558|       0.26       5.50|
Info:       8000 |     2342       5657 |  235   765 |     38980|       0.25       5.75|
Info:       9000 |     2581       6418 |  239   761 |     38301|       0.23       5.98|
Info:      10000 |     2790       7209 |  209   791 |     37632|       0.22       6.19|
Info:      11000 |     3002       7997 |  212   788 |     37004|       0.25       6.44|
Info:      12000 |     3249       8750 |  247   753 |     36370|       0.31       6.75|
Info:      13000 |     3457       9542 |  208   792 |     35721|       0.26       7.01|
Info:      14000 |     3680      10319 |  223   777 |     35040|       0.22       7.23|
Info:      15000 |     3927      11072 |  247   753 |     34426|       0.23       7.46|
Info:      16000 |     4149      11850 |  222   778 |     33766|       0.25       7.71|
Info:      17000 |     4406      12593 |  257   743 |     33184|       0.22       7.93|
Info:      18000 |     4628      13371 |  222   778 |     32700|       0.24       8.17|
Info:      19000 |     4902      14097 |  274   726 |     32143|       0.26       8.43|
Info:      20000 |     5181      14818 |  279   721 |     31576|       0.22       8.65|
Info:      21000 |     5445      15554 |  264   736 |     31069|       0.28       8.93|
Info:      22000 |     5736      16263 |  291   709 |     30567|       0.28       9.21|
Info:      23000 |     6019      16980 |  283   717 |     29962|       0.26       9.47|
Info:      24000 |     6326      17673 |  307   693 |     29408|       0.27       9.74|
Info:      25000 |     6628      18371 |  302   698 |     28810|       0.26      10.01|
Info:      26000 |     6969      19030 |  341   659 |     28231|       0.25      10.25|
Info:      27000 |     7329      19670 |  360   640 |     27829|       0.29      10.54|
Info:      28000 |     7686      20313 |  357   643 |     27429|       0.26      10.80|
Info:      29000 |     8057      20942 |  371   629 |     27003|       0.24      11.04|
Info:      30000 |     8417      21582 |  360   640 |     26615|       0.25      11.30|
Info:      31000 |     8769      22230 |  352   648 |     26106|       0.27      11.57|
Info:      32000 |     9090      22909 |  321   679 |     25565|       0.26      11.83|
Info:      33000 |     9382      23617 |  292   708 |     25062|       0.32      12.15|
Info:      34000 |     9698      24267 |  316   650 |     24502|       0.26      12.41|
Info:      35000 |    10023      24911 |  325   644 |     24032|       0.44      12.85|
Info:      36000 |    10344      25547 |  321   636 |     23549|       0.27      13.12|
Info:      37000 |    10712      26128 |  368   581 |     23082|       0.30      13.42|
Info:      38000 |    11088      26691 |  376   563 |     22586|       0.43      13.85|
Info:      39000 |    11491      27210 |  403   519 |     22076|       0.28      14.13|
Info:      40000 |    11821      27813 |  330   603 |     21510|       0.22      14.35|
Info:      41000 |    12220      28379 |  399   566 |     20996|       0.23      14.59|
Info:      42000 |    12570      28972 |  350   593 |     20420|       0.28      14.87|
Info:      43000 |    12885      29586 |  315   614 |     19859|       0.24      15.11|
Info:      44000 |    13216      30214 |  331   628 |     19297|       0.26      15.38|
Info:      45000 |    13510      30876 |  294   662 |     18723|       0.24      15.62|
Info:      46000 |    13810      31533 |  300   657 |     18104|       0.23      15.85|
Info:      47000 |    14120      32161 |  310   628 |     17494|       0.28      16.13|
Info:      48000 |    14360      32867 |  240   706 |     16760|       0.56      16.68|
Info:      49000 |    14606      33570 |  246   703 |     16028|       0.26      16.94|
Info:      50000 |    14838      34289 |  232   719 |     15327|       0.29      17.23|
Info:      51000 |    15109      34974 |  271   685 |     14782|       0.34      17.57|
Info:      52000 |    15320      35714 |  211   740 |     14063|       0.33      17.89|
Info:      53000 |    15562      36417 |  242   703 |     13422|       0.53      18.42|
Info:      54000 |    15767      37158 |  205   741 |     12697|       0.23      18.65|
Info:      55000 |    16004      37862 |  237   704 |     11997|       0.25      18.90|
Info:      56000 |    16189      38615 |  185   753 |     11224|       0.24      19.14|
Info:      57000 |    16382      39347 |  193   732 |     10470|       0.27      19.41|
Info:      58000 |    16552      40118 |  170   771 |      9673|       0.46      19.86|
Info:      59000 |    16724      40886 |  172   768 |      8897|       0.33      20.19|
Info:      60000 |    16879      41675 |  155   789 |      8094|       0.34      20.54|
Info:      61000 |    16979      42553 |  100   878 |      7208|       0.40      20.94|
Info:      62000 |    17075      43339 |   96   786 |      6329|       0.17      21.11|
Info:      63000 |    17157      44207 |   82   868 |      5416|       0.19      21.30|
Info:      64000 |    17246      45091 |   89   884 |      4518|       0.17      21.46|
Info:      65000 |    17364      45955 |  118   864 |      3677|       0.25      21.71|
Info:      66000 |    17411      46816 |   47   861 |      2774|       0.28      21.99|
Info:      67000 |    17429      47673 |   18   857 |      1807|       0.22      22.21|
Info:      68000 |    17437      48543 |    8   870 |       834|       0.23      22.43|
Info:      68861 |    17448      49306 |   11   763 |         0|       0.22      22.65|
Info: Routing complete.
Info: Router1 time 22.65s
Info: Checksum: 0x40227ef0

Info: Critical path report for clock '$glbnet$s_pixelClkX2' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source hdmi.generator.s_blueReg_TRELLIS_FF_Q.Q
Info:  5.6  6.1    Net hdmi.generator.s_blueReg[4] (48,51) -> (0,92)
Info:                Sink hdmiBlue[4]$tr_io$IOL.TXDATA0
Info:                Defined in:
Info:                  ../../../modules/hdmi_720p/verilog/hdmi_720p.v:50.23-50.32
Info:  0.1  6.2  Setup hdmiBlue[4]$tr_io$IOL.TXDATA0
Info: 0.6 ns logic, 5.6 ns routing

Info: Critical path report for clock '$glbnet$s_pixelClock' (posedge -> posedge):
Info: curr total
Info:  5.6  5.6  Source hdmi.asciiRom.data_DP16KD_DOA0.DOA4
Info:  2.1  7.7    Net hdmi.s_asciiBits[4] (78,22) -> (78,44)
Info:                Sink hdmi.s_drawCursorReg_LUT4_A_C_LUT4_Z_1.B
Info:                Defined in:
Info:                  ../../../modules/hdmi_720p/verilog/screens.v:334.14-334.25
Info:  0.2  8.0  Source hdmi.s_drawCursorReg_LUT4_A_C_LUT4_Z_1.F
Info:  0.6  8.6    Net hdmi.s_drawCursorReg_LUT4_A_C[3] (78,44) -> (78,44)
Info:                Sink hdmi.s_drawCursorReg_LUT4_A.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  8.8  Source hdmi.s_drawCursorReg_LUT4_A.F
Info:  0.7  9.6    Net hdmi.s_drawCursorReg_LUT4_A_Z[3] (78,44) -> (77,45)
Info:                Sink hdmi.s_drawCursorReg_LUT4_A_Z_LUT4_B.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  9.8  Source hdmi.s_drawCursorReg_LUT4_A_Z_LUT4_B.F
Info:  1.2 11.0    Net hdmi.s_drawCursorReg_LUT4_A_Z_LUT4_B_Z[4] (77,45) -> (70,47)
Info:                Sink hdmi.s_BluePixel_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z.M
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.3 11.3  Source hdmi.s_BluePixel_TRELLIS_FF_Q_DI_PFUMX_Z_4_BLUT_LUT4_Z.OFX
Info:  0.4 11.7    Net hdmi.s_BluePixel_TRELLIS_FF_Q_DI[0] (70,47) -> (70,47)
Info:                Sink hdmi.s_BluePixel_TRELLIS_FF_Q_4.M
Info:  0.0 11.7  Setup hdmi.s_BluePixel_TRELLIS_FF_Q_4.M
Info: 6.6 ns logic, 5.1 ns routing

Info: Critical path report for clock '$glbnet$s_systemClockX2' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source sdram.s_shortCountReg_TRELLIS_FF_Q_4.Q
Info:  0.8  1.4    Net sdram.s_shortCountReg[4] (122,51) -> (122,51)
Info:                Sink start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_C_PFUMX_Z_C0_LUT4_Z.A
Info:                Defined in:
Info:                  ../../../modules/sdram/verilog/sdram.v:248.13-248.28
Info:  0.2  1.6  Source start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_C_PFUMX_Z_C0_LUT4_Z.F
Info:  0.7  2.3    Net start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_C_PFUMX_Z_C0[4] (122,51) -> (123,50)
Info:                Sink start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_C_PFUMX_Z_BLUT_LUT4_Z.M
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.3  2.6  Source start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_C_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:  1.0  3.6    Net start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_C[1] (123,50) -> (122,54)
Info:                Sink start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_C_LUT4_D.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  3.9  Source start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_C_LUT4_D.F
Info:  0.6  4.5    Net start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0_LUT4_B_C_LUT4_D_Z[3] (122,54) -> (122,54)
Info:                Sink sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_Z_LUT4_C_A_PFUMX_Z_BLUT_LUT4_Z.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.4  4.9  Source sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_Z_LUT4_C_A_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:  0.8  5.7    Net sdram.s_dataInValidReg_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_D_Z[0] (122,54) -> (119,56)
Info:                Sink sdram.s_nCas_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1.C
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  5.9  Source sdram.s_nCas_LUT4_Z_C_LUT4_Z_C_LUT4_Z_1.F
Info:  0.2  6.1    Net sdram.s_nCas_LUT4_Z_C_LUT4_Z_C[2] (119,56) -> (119,56)
Info:                Sink sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_B_Z_LUT4_Z_3.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  6.4  Source sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_B_Z_LUT4_Z_3.F
Info:  0.9  7.3    Net sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_B_Z[2] (119,56) -> (119,54)
Info:                Sink sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z.C
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  7.5  Source sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_ALUT_LUT4_Z.F
Info:  0.0  7.5    Net sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_ALUT (119,54) -> (119,54)
Info:                Sink sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:133.22-133.24
Info:  0.2  7.7  Source sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_Z_LUT4_C_Z_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:  0.6  8.3    Net sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_Z_LUT4_C_Z[2] (119,54) -> (119,55)
Info:                Sink sdram.s_sdramCurrentState_TRELLIS_FF_Q_3.M
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22
Info:  0.0  8.3  Setup sdram.s_sdramCurrentState_TRELLIS_FF_Q_3.M
Info: 2.5 ns logic, 5.8 ns routing

Info: Critical path report for clock '$glbnet$clock50MHz$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source uart1.bdg.s_counterReg_TRELLIS_FF_Q_3.Q
Info:  0.8  1.4    Net uart1.bdg.s_counterReg[12] (114,50) -> (114,50)
Info:                Sink uart1.bdg.s_counterResetReg_LUT4_C_D_LUT4_Z_B_LUT4_Z_2_D_LUT4_Z.A
Info:                Defined in:
Info:                  ../../../modules/uart/verilog/baudGenerator.v:7.15-7.27
Info:  0.2  1.6  Source uart1.bdg.s_counterResetReg_LUT4_C_D_LUT4_Z_B_LUT4_Z_2_D_LUT4_Z.F
Info:  0.5  2.1    Net uart1.bdg.s_counterResetReg_LUT4_C_D_LUT4_Z_B_LUT4_Z_2_D[3] (114,50) -> (114,52)
Info:                Sink uart1.bdg.s_counterResetReg_LUT4_C_D_LUT4_Z_B_LUT4_Z_2.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  2.3  Source uart1.bdg.s_counterResetReg_LUT4_C_D_LUT4_Z_B_LUT4_Z_2.F
Info:  0.4  2.7    Net uart1.bdg.s_counterResetReg_LUT4_C_D_LUT4_Z_B[2] (114,52) -> (114,52)
Info:                Sink uart1.bdg.s_counterResetReg_LUT4_C_D_LUT4_Z.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  3.0  Source uart1.bdg.s_counterResetReg_LUT4_C_D_LUT4_Z.F
Info:  1.4  4.4    Net uart1.bdg.s_counterResetReg_LUT4_C_D[1] (114,52) -> (109,56)
Info:                Sink uart1.bdg.s_counterResetReg_LUT4_C.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  4.6  Source uart1.bdg.s_counterResetReg_LUT4_C.F
Info:  0.4  5.0    Net uart1.bdg.s_counterResetReg_LUT4_C_Z[4] (109,56) -> (108,56)
Info:                Sink uart1.bdg.baud2.s_d_PFUMX_Z_BLUT_LUT4_Z.M
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.3  5.3  Source uart1.bdg.baud2.s_d_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:  0.5  5.7    Net uart1.bdg.baud2.s_d[0] (108,56) -> (108,56)
Info:                Sink uart1.bdg.baud2.s_states_TRELLIS_FF_Q.M
Info:                Defined in:
Info:                  ../../../modules/support/verilog/synchroFlop.v:7.14-7.17
Info:  0.0  5.7  Setup uart1.bdg.baud2.s_states_TRELLIS_FF_Q.M
Info: 1.7 ns logic, 4.0 ns routing

Info: Critical path report for clock '$glbnet$camPclk$TRELLIS_IO_IN' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source camIf.s_hsyncDetectReg_TRELLIS_FF_Q.Q
Info:  0.9  1.4    Net camIf.s_hsyncDetectReg[1] (93,53) -> (93,52)
Info:                Sink camIf.snl.D_LUT4_Z.C
Info:                Defined in:
Info:                  ../../../modules/camera/verilog/camera.v:106.13-106.29
Info:  0.2  1.7  Source camIf.snl.D_LUT4_Z.F
Info:  1.4  3.0    Net camIf.s_hsyncNegEdge (93,52) -> (89,59)
Info:                Sink camIf.snl.s_d_LUT4_Z.C
Info:                Defined in:
Info:                  ../../../modules/support/verilog/synchroFlop.v:4.34-4.35
Info:  0.2  3.3  Source camIf.snl.s_d_LUT4_Z.F
Info:  0.1  3.4    Net camIf.snl.s_d[0] (89,59) -> (89,59)
Info:                Sink camIf.snl.s_states_TRELLIS_FF_Q_1.DI
Info:                Defined in:
Info:                  ../../../modules/support/verilog/synchroFlop.v:7.14-7.17
Info:  0.0  3.4  Setup camIf.snl.s_states_TRELLIS_FF_Q_1.DI
Info: 1.0 ns logic, 2.4 ns routing

Info: Critical path report for clock '$glbnet$s_systemClock' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source cpu1.decode.exeForwardCntrlA_TRELLIS_FF_Q.Q
Info:  1.7  2.3    Net camIf.ciValueA_PFUMX_Z_BLUT_LUT4_Z_D[0] (88,36) -> (79,33)
Info:                Sink camIf.ciValueA_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.B
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  2.5  Source camIf.ciValueA_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.F
Info:  0.0  2.5    Net camIf.ciValueA_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT (79,33) -> (79,33)
Info:                Sink camIf.ciValueA_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.F1
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.46-157.48
Info:  0.2  2.7  Source camIf.ciValueA_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:  0.0  2.7    Net camIf.ciValueA_L6MUX21_Z_1_D1_L6MUX21_Z_D1 (79,33) -> (79,33)
Info:                Sink camIf.ciValueA_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.62-157.64
Info:  0.2  2.9  Source camIf.ciValueA_L6MUX21_Z_1_D1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:  0.0  2.9    Net camIf.ciValueA_L6MUX21_Z_1_D1 (79,33) -> (79,33)
Info:                Sink camIf.ciValueA_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:157.70-157.72
Info:  0.2  3.2  Source camIf.ciValueA_L6MUX21_Z_1_D1_L6MUX21_Z_D0_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:  2.4  5.5    Net s_cpu1CiDataA[2] (79,33) -> (97,43)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B1_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.A
Info:                Defined in:
Info:                  ../../../modules/sobel/verilog/sobel.v:5.25-5.31
Info:  0.4  6.0  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B1_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:  0.0  6.0    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B1_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT_CIN (97,43) -> (97,43)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B1_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  ../../../modules/sobel/verilog/sobel.v:27.29-27.44
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.1  6.0  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B1_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:  0.0  6.0    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B1_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (97,43) -> (97,43)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B1_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:  0.0  6.0  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B1_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:  0.0  6.0    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B1_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT_CIN (97,43) -> (97,43)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B1_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  ../../../modules/sobel/verilog/sobel.v:27.29-27.44
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.4  6.5  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B1_LUT4_Z_C_CCU2C_S1_CIN_CCU2C_COUT$CCU2_COMB0.F
Info:  0.7  7.2    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_A0_LUT4_Z_B_CCU2C_S0_A1[1] (97,43) -> (97,45)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_A0_LUT4_Z_B_CCU2C_S0_A1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.M
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.3  7.4  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_A0_LUT4_Z_B_CCU2C_S0_A1_L6MUX21_Z_D1_PFUMX_Z_BLUT_LUT4_Z.OFX
Info:  0.0  7.4    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_A0_LUT4_Z_B_CCU2C_S0_A1_L6MUX21_Z_D1 (97,45) -> (97,45)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_A0_LUT4_Z_B_CCU2C_S0_A1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.FXB
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:141.38-141.40
Info:  0.2  7.7  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_A0_LUT4_Z_B_CCU2C_S0_A1_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:  0.6  8.2    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_A0_LUT4_Z_B_CCU2C_S0_A1[0] (97,45) -> (97,45)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B0_LUT4_Z.B
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  8.5  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B0_LUT4_Z.F
Info:  1.1  9.6    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_B0 (97,45) -> (96,44)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0$CCU2_COMB0.B
Info:  0.4 10.1  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0$CCU2_COMB0.FCO
Info:  0.0 10.1    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0$CCU2_FCI_INT (96,44) -> (96,44)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0$CCU2_COMB1.FCI
Info:  0.4 10.5  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0$CCU2_COMB1.F
Info:  0.9 11.4    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A1_LUT4_Z_B[0] (96,44) -> (96,42)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_1$CCU2_COMB1.B
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.4 11.8  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_1$CCU2_COMB1.FCO
Info:  0.0 11.8    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_1_COUT (96,42) -> (96,42)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_1$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  ../../../modules/sobel/verilog/sobel.v:30.26-30.32
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.4 12.3  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B_CCU2C_S0_1$CCU2_COMB0.F
Info:  0.8 13.1    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z_B[2] (96,42) -> (96,42)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2 13.3  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0_LUT4_Z.F
Info:  1.2 14.5    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_A0 (96,42) -> (92,43)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_COMB0.A
Info:  0.4 15.0  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_COMB0.FCO
Info:  0.0 15.0    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_FCI_INT (92,43) -> (92,43)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_COMB1.FCI
Info:  0.0 15.0  Source cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_COMB1.FCO
Info:  0.0 15.0    Net cpu1.exe.customInstructionResult_LUT4_Z_5_B_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT (92,43) -> (92,43)
Info:                Sink cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT_CIN_CCU2C_COUT_B0_CCU2C_S0$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  ../../../modules/sobel/verilog/sobel.v:33.23-33.36
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.4 15.4  Source cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT_CIN_CCU2C_COUT_B0_CCU2C_S0$CCU2_COMB0.F
Info:  1.0 16.4    Net cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT_CIN_CCU2C_COUT_B0 (92,43) -> (94,43)
Info:                Sink cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.B
Info:  0.4 16.9  Source cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB0.FCO
Info:  0.0 16.9    Net cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_FCI_INT (94,43) -> (94,43)
Info:                Sink cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCI
Info:  0.0 16.9  Source cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT_CIN_CCU2C_COUT$CCU2_COMB1.FCO
Info:  0.0 16.9    Net cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT_CIN (94,43) -> (94,43)
Info:                Sink cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  ../../../modules/sobel/verilog/sobel.v:35.28-35.41
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.1 16.9  Source cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT$CCU2_COMB0.FCO
Info:  0.0 16.9    Net cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT$CCU2_FCI_INT (94,43) -> (94,43)
Info:                Sink cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT$CCU2_COMB1.FCI
Info:  0.0 16.9  Source cpu1.decode.s_isCustomReg_LUT4_C_Z_CCU2C_COUT$CCU2_COMB1.FCO
Info:  0.0 16.9    Net $nextpnr_CCU2C_186$CIN (94,43) -> (95,43)
Info:                Sink $nextpnr_CCU2C_186$CCU2_COMB0.FCI
Info:  0.4 17.4  Source $nextpnr_CCU2C_186$CCU2_COMB0.F
Info:  0.8 18.2    Net cpu1.decode.s_isCustomReg_LUT4_C_Z[5] (95,43) -> (88,43)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_5.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2 18.4  Source cpu1.exe.customInstructionResult_LUT4_Z_5.F
Info:  1.6 20.0    Net s_cpu1CiResult[5] (88,43) -> (81,36)
Info:                Sink cpu1.exe.s_writeDataNext_L6MUX21_Z_3_D1_PFUMX_Z_ALUT_LUT4_Z.M
Info:                Defined in:
Info:                  ../verilog/or1420SingleCore.v:325.15-325.29
Info:  0.3 20.3  Source cpu1.exe.s_writeDataNext_L6MUX21_Z_3_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:  0.4 20.6    Net cpu1.exe.s_writeDataNext[5] (81,36) -> (81,36)
Info:                Sink cpu1.exe.wbWriteData_TRELLIS_FF_Q_26.M
Info:                Defined in:
Info:                  ../../../modules/or1420/verilog/executeStage.v:64.15-64.30
Info:  0.0 20.6  Setup cpu1.exe.wbWriteData_TRELLIS_FF_Q_26.M
Info: 7.4 ns logic, 13.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$camPclk$TRELLIS_IO_IN':
Info: curr total
Info:  0.0  0.0  Source camData[3]$tr_io.O
Info:  9.1  9.1    Net camData[3]$TRELLIS_IO_IN (0,89) -> (107,46)
Info:                Sink camIf.lineBuffer.memory.0.0.DIB1
Info:                Defined in:
Info:                  ../../../modules/camera/verilog/camera.v:169.15-169.26
Info:  0.1  9.3  Setup camIf.lineBuffer.memory.0.0.DIB1
Info: 0.1 ns logic, 9.1 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$s_systemClock':
Info: curr total
Info:  0.0  0.0  Source RxD$tr_io.O
Info:  7.0  7.0    Net RxD$TRELLIS_IO_IN (4,95) -> (87,59)
Info:                Sink uart1.RXC.uartRxLine_LUT4_Z.B
Info:                Defined in:
Info:                  ../../../modules/uart/verilog/uartBus.v:22.37-22.40
Info:  0.2  7.2  Source uart1.RXC.uartRxLine_LUT4_Z.F
Info:  0.8  8.0    Net uart1.s_uartRx (87,59) -> (88,59)
Info:                Sink uart1.RXC.uartRxLine_LUT4_D.D
Info:                Defined in:
Info:                  ../../../modules/uart/verilog/uartBus.v:157.8-157.16
Info:  0.2  8.3  Source uart1.RXC.uartRxLine_LUT4_D.F
Info:  0.1  8.4    Net uart1.RXC.s_filteredRxReg_TRELLIS_FF_Q_DI (88,59) -> (88,59)
Info:                Sink uart1.RXC.s_filteredRxReg_TRELLIS_FF_Q.DI
Info:  0.0  8.4  Setup uart1.RXC.s_filteredRxReg_TRELLIS_FF_Q.DI
Info: 0.5 ns logic, 7.9 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$camPclk$TRELLIS_IO_IN' -> 'posedge $glbnet$s_systemClock':
Info: curr total
Info:  0.5  0.5  Source camIf.s_fpsCountValueReg_TRELLIS_FF_Q_6.Q
Info:  0.6  1.2    Net camIf.s_fpsCountValueReg[1] (92,50) -> (92,50)
Info:                Sink ramDma.s_busErrorReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_LUT4_Z.A
Info:                Defined in:
Info:                  ../../../modules/camera/verilog/camera.v:110.28-110.46
Info:  0.2  1.4  Source ramDma.s_busErrorReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_1_B_LUT4_Z.F
Info:  0.6  2.0    Net ramDma.s_busErrorReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_1_B[1] (92,50) -> (93,50)
Info:                Sink ramDma.s_busErrorReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_1.B
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  2.3  Source ramDma.s_busErrorReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_1.F
Info:  1.0  3.3    Net ramDma.s_busErrorReg_LUT4_B_Z_PFUMX_ALUT_Z[3] (93,50) -> (93,43)
Info:                Sink ramDma.s_busErrorReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_B.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  3.5  Source ramDma.s_busErrorReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_B.F
Info:  1.0  4.5    Net cpu1.exe.customInstructionResult_LUT4_Z_2_B_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_Z_1_B[3] (93,43) -> (90,42)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_2_B_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_Z_1.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  4.7  Source cpu1.exe.customInstructionResult_LUT4_Z_2_B_CCU2C_S0_CIN_CCU2C_COUT_S1_LUT4_Z_1.F
Info:  0.4  5.2    Net cpu1.exe.customInstructionResult_LUT4_Z_2_B_CCU2C_S0_CIN_CCU2C_COUT_S1[2] (90,42) -> (90,42)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z.C
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  5.4  Source cpu1.exe.customInstructionResult_LUT4_Z_1_C_LUT4_Z_C_LUT4_Z.F
Info:  0.6  6.0    Net cpu1.exe.customInstructionResult_LUT4_Z_1_C_LUT4_Z_C[2] (90,42) -> (87,43)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_1_C_LUT4_Z.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  6.2  Source cpu1.exe.customInstructionResult_LUT4_Z_1_C_LUT4_Z.F
Info:  0.7  6.9    Net cpu1.exe.customInstructionResult_LUT4_Z_1_C[1] (87,43) -> (87,43)
Info:                Sink cpu1.exe.customInstructionResult_LUT4_Z_1.C
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  7.1  Source cpu1.exe.customInstructionResult_LUT4_Z_1.F
Info:  0.8  7.9    Net s_cpu1CiResult[1] (87,43) -> (86,37)
Info:                Sink cpu1.exe.s_writeDataNext_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.M
Info:                Defined in:
Info:                  ../verilog/or1420SingleCore.v:325.15-325.29
Info:  0.3  8.2  Source cpu1.exe.s_writeDataNext_L6MUX21_Z_D1_PFUMX_Z_ALUT_LUT4_Z.OFX
Info:  0.6  8.8    Net cpu1.exe.s_writeDataNext[1] (86,37) -> (87,37)
Info:                Sink cpu1.exe.wbWriteData_TRELLIS_FF_Q_30.M
Info:                Defined in:
Info:                  ../../../modules/or1420/verilog/executeStage.v:64.15-64.30
Info:  0.0  8.8  Setup cpu1.exe.wbWriteData_TRELLIS_FF_Q_30.M
Info: 2.4 ns logic, 6.4 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clock50MHz$TRELLIS_IO_IN' -> 'posedge $glbnet$s_systemClock':
Info: curr total
Info:  0.5  0.5  Source delayMicro.rsync.s_states_TRELLIS_FF_Q.Q
Info:  0.4  1.0    Net delayMicro.rsync.s_d[2] (71,39) -> (71,39)
Info:                Sink delayMicro.rsync.s_reset0_LUT4_Z.C
Info:                Defined in:
Info:                  ../../../modules/support/verilog/synchroFlop.v:6.13-6.21
Info:  0.2  1.2  Source delayMicro.rsync.s_reset0_LUT4_Z.F
Info:  0.2  1.4    Net delayMicro.rsync.s_reset0 (71,39) -> (71,40)
Info:                Sink delayMicro.rsync.s_states_TRELLIS_FF_Q_1.LSR
Info:                Defined in:
Info:                  ../../../modules/support/verilog/synchroFlop.v:8.8-8.16
Info:  0.4  1.8  Setup delayMicro.rsync.s_states_TRELLIS_FF_Q_1.LSR
Info: 1.2 ns logic, 0.6 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$s_pixelClock' -> 'posedge $glbnet$s_pixelClkX2':
Info: curr total
Info:  0.5  0.5  Source hdmi.generator.s_verticalState_TRELLIS_FF_Q.Q
Info:  1.0  1.5    Net hdmi.generator.s_newScreen_LUT4_Z_D[0] (70,51) -> (70,51)
Info:                Sink hdmi.generator.s_activeVideo_LUT4_Z.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  1.8  Source hdmi.generator.s_activeVideo_LUT4_Z.F
Info:  0.5  2.2    Net hdmi.generator.s_activeVideo (70,51) -> (70,51)
Info:                Sink hdmi.generator.s_activeVideo_LUT4_D.D
Info:                Defined in:
Info:                  ../../../modules/hdmi_720p/verilog/hdmi_720p.v:53.8-53.21
Info:  0.2  2.5  Source hdmi.generator.s_activeVideo_LUT4_D.F
Info:  1.5  4.0    Net hdmi.generator.s_activeVideo_LUT4_D_Z (70,51) -> (84,44)
Info:                Sink hdmi.generator.s_redReg_TRELLIS_FF_Q_4.LSR
Info:  0.4  4.4  Setup hdmi.generator.s_redReg_TRELLIS_FF_Q_4.LSR
Info: 1.4 ns logic, 3.0 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$s_pixelClock' -> 'posedge $glbnet$s_systemClock':
Info: curr total
Info:  0.5  0.5  Source hdmi.generator.lineIndex_TRELLIS_FF_Q_3.Q
Info:  1.2  1.7    Net hdmi.s_isInGraphicRegion_TRELLIS_FF_Q_LSR_PFUMX_Z_C0_CCU2C_COUT_B0_CCU2C_S0_CIN_CCU2C_COUT_A0[0] (73,52) -> (76,52)
Info:                Sink hdmi.s_screen1LineIndex_CCU2C_S0_2$CCU2_COMB1.A
Info:                Defined in:
Info:                  ../../../modules/hdmi_720p/verilog/screens.v:82.15-82.26
Info:  0.4  2.2  Source hdmi.s_screen1LineIndex_CCU2C_S0_2$CCU2_COMB1.FCO
Info:  0.0  2.2    Net hdmi.s_screen1LineIndex_CCU2C_S0_2_COUT (76,52) -> (76,52)
Info:                Sink hdmi.s_screen1LineIndex_CCU2C_S0_1$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  ../../../modules/hdmi_720p/verilog/screens.v:160.36-160.68
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.1  2.2  Source hdmi.s_screen1LineIndex_CCU2C_S0_1$CCU2_COMB0.FCO
Info:  0.0  2.2    Net hdmi.s_screen1LineIndex_CCU2C_S0_1$CCU2_FCI_INT (76,52) -> (76,52)
Info:                Sink hdmi.s_screen1LineIndex_CCU2C_S0_1$CCU2_COMB1.FCI
Info:  0.0  2.2  Source hdmi.s_screen1LineIndex_CCU2C_S0_1$CCU2_COMB1.FCO
Info:  0.0  2.2    Net hdmi.s_screen1LineIndex_CCU2C_S0_1_COUT (76,52) -> (77,52)
Info:                Sink hdmi.s_screen1LineIndex_CCU2C_S0$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  ../../../modules/hdmi_720p/verilog/screens.v:160.36-160.68
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.4  2.7  Source hdmi.s_screen1LineIndex_CCU2C_S0$CCU2_COMB0.F
Info:  0.1  2.8    Net hdmi.s_screen1LineIndex[9] (77,52) -> (77,52)
Info:                Sink hdmi.s_screen1LineIndexReg_TRELLIS_FF_Q.DI
Info:                Defined in:
Info:                  ../../../modules/hdmi_720p/verilog/screens.v:160.15-160.33
Info:  0.0  2.8  Setup hdmi.s_screen1LineIndexReg_TRELLIS_FF_Q.DI
Info: 1.5 ns logic, 1.3 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$s_systemClock' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source uart1.s_modemControlReg_TRELLIS_FF_Q.Q
Info:  2.0  2.5    Net uart1.s_modemControlReg[4] (112,53) -> (87,59)
Info:                Sink TxD_LUT4_Z.C
Info:                Defined in:
Info:                  ../../../modules/uart/verilog/uartBus.v:90.68-90.85
Info:  0.2  2.7  Source TxD_LUT4_Z.F
Info:  6.9  9.6    Net TxD$TRELLIS_IO_OUT (87,59) -> (4,95)
Info:                Sink TxD$tr_io.I
Info:                Defined in:
Info:                  ../../../modules/uart/verilog/uartBus.v:23.37-23.40
Info: 0.8 ns logic, 8.9 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$s_systemClock' -> 'posedge $glbnet$camPclk$TRELLIS_IO_IN':
Info: curr total
Info:  0.5  0.5  Source s_resetCountReg_TRELLIS_FF_Q.Q
Info:  2.8  3.4    Net s_resetCountReg[4] (81,27) -> (113,37)
Info:                Sink camIf.sfps.reset_LUT4_Z.C
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  3.6  Source camIf.sfps.reset_LUT4_Z.F
Info:  3.4  7.0    Net s_cpuReset (113,37) -> (85,57)
Info:                Sink camIf.sns.s_reset0_LUT4_Z.D
Info:                Defined in:
Info:                  ../../../modules/gpio/verilog/gpio.v:5.45-5.50
Info:  0.2  7.2  Source camIf.sns.s_reset0_LUT4_Z.F
Info:  0.3  7.5    Net camIf.sns.s_reset0 (85,57) -> (85,57)
Info:                Sink camIf.sns.s_states_TRELLIS_FF_Q_1.LSR
Info:                Defined in:
Info:                  ../../../modules/support/verilog/synchroFlop.v:8.8-8.16
Info:  0.4  8.0  Setup camIf.sns.s_states_TRELLIS_FF_Q_1.LSR
Info: 1.4 ns logic, 6.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$s_systemClock' -> 'posedge $glbnet$clock50MHz$TRELLIS_IO_IN':
Info: curr total
Info:  0.5  0.5  Source s_resetCountReg_TRELLIS_FF_Q.Q
Info:  2.8  3.4    Net s_resetCountReg[4] (81,27) -> (113,37)
Info:                Sink camIf.sfps.reset_LUT4_Z.C
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  3.6  Source camIf.sfps.reset_LUT4_Z.F
Info:  3.3  6.9    Net s_cpuReset (113,37) -> (70,42)
Info:                Sink delayMicro.usync.reset_LUT4_Z.C
Info:                Defined in:
Info:                  ../../../modules/gpio/verilog/gpio.v:5.45-5.50
Info:  0.2  7.1  Source delayMicro.usync.reset_LUT4_Z.F
Info:  0.2  7.3    Net delayMicro.usync.reset (70,42) -> (70,42)
Info:                Sink delayMicro.usync.s_reset0_LUT4_Z.D
Info:                Defined in:
Info:                  ../../../modules/support/verilog/synchroFlop.v:3.34-3.39
Info:  0.2  7.6  Source delayMicro.usync.s_reset0_LUT4_Z.F
Info:  0.6  8.2    Net delayMicro.usync.s_reset0 (70,42) -> (70,41)
Info:                Sink delayMicro.usync.s_states_TRELLIS_FF_Q_1.LSR
Info:                Defined in:
Info:                  ../../../modules/support/verilog/synchroFlop.v:8.8-8.16
Info:  0.4  8.6  Setup delayMicro.usync.s_states_TRELLIS_FF_Q_1.LSR
Info: 1.7 ns logic, 7.0 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$s_systemClock' -> 'posedge $glbnet$s_pixelClkX2':
Info: curr total
Info:  0.5  0.5  Source s_resetCountReg_TRELLIS_FF_Q.Q
Info:  3.2  3.7    Net s_resetCountReg[4] (81,27) -> (102,53)
Info:                Sink hdmi.generator.reset_LUT4_Z.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  3.9  Source hdmi.generator.reset_LUT4_Z.F
Info:  7.8 11.7    Net s_reset (102,53) -> (0,92)
Info:                Sink hdmiBlue[4]$tr_io$IOL.LSR
Info:                Defined in:
Info:                  ../../../modules/uart/verilog/uartBus.v:4.37-4.42
Info:  0.1 11.8  Setup hdmiBlue[4]$tr_io$IOL.LSR
Info: 0.9 ns logic, 10.9 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$s_systemClock' -> 'posedge $glbnet$s_pixelClock':
Info: curr total
Info:  0.5  0.5  Source hdmi.textC1.s_TextCorrectionReg_TRELLIS_FF_Q.Q
Info:  0.6  1.2    Net hdmi.textC1.s_TextCorrectionReg[1] (80,49) -> (80,49)
Info:                Sink hdmi.textC1.s_maxCharsPerLine_LUT4_Z.C
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  1.4  Source hdmi.textC1.s_maxCharsPerLine_LUT4_Z.F
Info:  0.7  2.1    Net cpu1.exe.customInstructionResult_LUT4_Z_1_C_LUT4_Z_C_CCU2C_S0_S1_LUT4_Z_1_A_LUT4_Z_1_B[0] (80,49) -> (80,49)
Info:                Sink hdmi.textC1.s_maxCharsPerLine_LUT4_Z_1.D
Info:                Defined in:
Info:                  ../../../modules/hdmi_720p/verilog/textController.v:122.14-122.31
Info:  0.2  2.3  Source hdmi.textC1.s_maxCharsPerLine_LUT4_Z_1.F
Info:  1.5  3.8    Net hdmi.textC1.s_maxCharsPerLine[3] (80,49) -> (79,58)
Info:                Sink hdmi.textC1.s_lookupOffset1_MULT18X18D_P0.B3
Info:                Defined in:
Info:                  ../../../modules/hdmi_720p/verilog/textController.v:122.14-122.31
Info:  3.9  7.7  Source hdmi.textC1.s_lookupOffset1_MULT18X18D_P0.P0
Info:  1.4  9.1    Net hdmi.s_text1RamLookupAddress_LUT4_Z_D[0] (79,58) -> (79,51)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S1_B1_LUT4_Z.B
Info:                Defined in:
Info:                  ../../../modules/hdmi_720p/verilog/textController.v:257.15-257.30
Info:  0.2  9.4  Source hdmi.s_text1RamLookupAddress_CCU2C_S1_B1_LUT4_Z.F
Info:  1.2 10.5    Net hdmi.s_text1RamLookupAddress_CCU2C_S1_B1 (79,51) -> (78,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S1$CCU2_COMB1.B
Info:  0.4 11.0  Source hdmi.s_text1RamLookupAddress_CCU2C_S1$CCU2_COMB1.FCO
Info:  0.0 11.0    Net hdmi.s_text1RamLookupAddress_CCU2C_S1_COUT (78,50) -> (78,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S0_3$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.1 11.1  Source hdmi.s_text1RamLookupAddress_CCU2C_S0_3$CCU2_COMB0.FCO
Info:  0.0 11.1    Net hdmi.s_text1RamLookupAddress_CCU2C_S0_3$CCU2_FCI_INT (78,50) -> (78,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S0_3$CCU2_COMB1.FCI
Info:  0.0 11.1  Source hdmi.s_text1RamLookupAddress_CCU2C_S0_3$CCU2_COMB1.FCO
Info:  0.0 11.1    Net hdmi.s_text1RamLookupAddress_CCU2C_S0_3_COUT (78,50) -> (78,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S0_2$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.1 11.1  Source hdmi.s_text1RamLookupAddress_CCU2C_S0_2$CCU2_COMB0.FCO
Info:  0.0 11.1    Net hdmi.s_text1RamLookupAddress_CCU2C_S0_2$CCU2_FCI_INT (78,50) -> (78,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S0_2$CCU2_COMB1.FCI
Info:  0.0 11.1  Source hdmi.s_text1RamLookupAddress_CCU2C_S0_2$CCU2_COMB1.FCO
Info:  0.0 11.1    Net hdmi.s_text1RamLookupAddress_CCU2C_S0_2_COUT (78,50) -> (79,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S0_1$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.1 11.2  Source hdmi.s_text1RamLookupAddress_CCU2C_S0_1$CCU2_COMB0.FCO
Info:  0.0 11.2    Net hdmi.s_text1RamLookupAddress_CCU2C_S0_1$CCU2_FCI_INT (79,50) -> (79,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S0_1$CCU2_COMB1.FCI
Info:  0.0 11.2  Source hdmi.s_text1RamLookupAddress_CCU2C_S0_1$CCU2_COMB1.FCO
Info:  0.0 11.2    Net hdmi.s_text1RamLookupAddress_CCU2C_S0_1_COUT (79,50) -> (79,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S0$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.1 11.3  Source hdmi.s_text1RamLookupAddress_CCU2C_S0$CCU2_COMB0.FCO
Info:  0.0 11.3    Net hdmi.s_text1RamLookupAddress_CCU2C_S0$CCU2_FCI_INT (79,50) -> (79,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S0$CCU2_COMB1.FCI
Info:  0.0 11.3  Source hdmi.s_text1RamLookupAddress_CCU2C_S0$CCU2_COMB1.FCO
Info:  0.0 11.3    Net hdmi.s_text1RamLookupAddress_CCU2C_S0_COUT (79,50) -> (79,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S0_5$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.1 11.3  Source hdmi.s_text1RamLookupAddress_CCU2C_S0_5$CCU2_COMB0.FCO
Info:  0.0 11.3    Net hdmi.s_text1RamLookupAddress_CCU2C_S0_5$CCU2_FCI_INT (79,50) -> (79,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S0_5$CCU2_COMB1.FCI
Info:  0.0 11.3  Source hdmi.s_text1RamLookupAddress_CCU2C_S0_5$CCU2_COMB1.FCO
Info:  0.0 11.3    Net hdmi.s_text1RamLookupAddress_CCU2C_S0_5_COUT (79,50) -> (79,50)
Info:                Sink hdmi.s_text1RamLookupAddress_CCU2C_S0_4$CCU2_COMB0.FCI
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.4 11.8  Source hdmi.s_text1RamLookupAddress_CCU2C_S0_4$CCU2_COMB0.F
Info:  0.1 11.9    Net hdmi.s_text1RamLookupAddress[12] (79,50) -> (79,50)
Info:                Sink hdmi.s_asciiSelector_TRELLIS_FF_Q_1.DI
Info:                Defined in:
Info:                  ../../../modules/hdmi_720p/verilog/textController.v:26.44-26.60
Info:  0.0 11.9  Setup hdmi.s_asciiSelector_TRELLIS_FF_Q_1.DI
Info: 6.4 ns logic, 5.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$s_systemClock' -> 'posedge $glbnet$s_systemClockX2':
Info: curr total
Info:  0.5  0.5  Source start.s_addressReg_TRELLIS_FF_Q_23.Q
Info:  1.8  2.3    Net flash.s_busAddressReg[8] (119,38) -> (121,48)
Info:                Sink start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_B0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_A0_LUT4_Z_D_CCU2C_S0$CCU2_COMB0.B
Info:                Defined in:
Info:                  ../../../modules/bios/verilog/bios.v:25.15-25.27
Info:  0.4  2.8  Source start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_B0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_A0_LUT4_Z_D_CCU2C_S0$CCU2_COMB0.FCO
Info:  0.0  2.8    Net start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_B0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_A0_LUT4_Z_D_CCU2C_S0$CCU2_FCI_INT (121,48) -> (121,48)
Info:                Sink start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_B0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_A0_LUT4_Z_D_CCU2C_S0$CCU2_COMB1.FCI
Info:  0.4  3.2  Source start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_B0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_A0_LUT4_Z_D_CCU2C_S0$CCU2_COMB1.F
Info:  1.1  4.3    Net start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_B0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_S1_CCU2C_S0_A1_LUT4_Z_D (121,48) -> (120,49)
Info:                Sink start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_B0_1_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_COMB1.A
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.4  4.7  Source start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_B0_1_COUT_CCU2C_CIN_COUT_CCU2C_CIN$CCU2_COMB1.FCO
Info:  0.0  4.7    Net $nextpnr_CCU2C_182$CIN (120,49) -> (120,49)
Info:                Sink $nextpnr_CCU2C_182$CCU2_COMB0.FCI
Info:  0.4  5.2  Source $nextpnr_CCU2C_182$CCU2_COMB0.F
Info:  0.6  5.8    Net start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_CCU2C_CIN_S0[2] (120,49) -> (121,50)
Info:                Sink start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_B0_1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_D.D
Info:                Defined in:
Info:                  ../../../modules/sdram/verilog/sdram.v:135.33-135.66
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:74.7-80.4
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:82.9-82.13
Info:  0.2  6.1  Source start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_B0_1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_D.F
Info:  0.6  6.6    Net start.s_burstCountNext_LUT4_Z_6_B_CCU2C_S0_1_CIN_CCU2C_COUT_S1_CCU2C_S1_COUT_CCU2C_CIN_S0_CCU2C_B0_1_COUT_CCU2C_CIN_COUT_CCU2C_CIN_COUT_LUT4_D_Z[1] (121,50) -> (121,53)
Info:                Sink sdram.s_readPendingReg_LUT4_C.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  6.9  Source sdram.s_readPendingReg_LUT4_C.F
Info:  0.8  7.7    Net sdram.s_endTransactionPendingReg_TRELLIS_FF_Q_CE[4] (121,53) -> (122,53)
Info:                Sink sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_D_LUT4_Z_D_LUT4_Z.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  7.9  Source sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_D_LUT4_Z_D_LUT4_Z.F
Info:  0.7  8.6    Net sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_D_LUT4_Z_D[2] (122,53) -> (119,53)
Info:                Sink sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_D_LUT4_Z.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  8.9  Source sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_D_LUT4_Z.F
Info:  0.9  9.8    Net sdram.s_dataInValidReg_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_D_Z[3] (119,53) -> (121,54)
Info:                Sink sdram.s_dataInValidReg_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_B_Z_LUT4_Z_1.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2 10.0  Source sdram.s_dataInValidReg_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_B_Z_LUT4_Z_1.F
Info:  0.0 10.1    Net sdram.s_dataInValidReg_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_B_Z[3] (121,54) -> (121,54)
Info:                Sink sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2 10.3  Source sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_Z_LUT4_C_Z_LUT4_Z_2.F
Info:  0.1 10.4    Net sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_C_Z_LUT4_C_Z[4] (121,54) -> (121,54)
Info:                Sink sdram.s_sdramCurrentState_TRELLIS_FF_Q_1.DI
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/techmap.v:575.21-575.22
Info:  0.0 10.4  Setup sdram.s_sdramCurrentState_TRELLIS_FF_Q_1.DI
Info: 3.7 ns logic, 6.8 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$s_systemClockX2' -> 'posedge $glbnet$s_systemClock':
Info: curr total
Info:  0.5  0.5  Source sdram.s_sdramCurrentState_TRELLIS_FF_Q_5.Q
Info:  0.9  1.5    Net sdram.s_address_LUT4_Z_4_C_LUT4_Z_B[1] (120,55) -> (121,56)
Info:                Sink sdram.s_nCs_LUT4_Z_C_LUT4_Z_B_LUT4_Z.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  1.7  Source sdram.s_nCs_LUT4_Z_C_LUT4_Z_B_LUT4_Z.F
Info:  0.8  2.5    Net sdram.s_nCs_LUT4_Z_C_LUT4_Z_B[0] (121,56) -> (121,56)
Info:                Sink sdram.s_sdramDataValidReg_LUT4_A_D_LUT4_C_1_Z_LUT4_Z.B
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  2.8  Source sdram.s_sdramDataValidReg_LUT4_A_D_LUT4_C_1_Z_LUT4_Z.F
Info:  0.2  3.0    Net sdram.s_dataInValidReg_LUT4_A_Z_PFUMX_ALUT_Z_LUT4_B_Z_LUT4_Z_A[1] (121,56) -> (121,56)
Info:                Sink sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_B_LUT4_C.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  3.2  Source sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_B_LUT4_C.F
Info:  0.6  3.8    Net sdram.s_dataInValidReg_LUT4_B_Z_PFUMX_ALUT_Z_LUT4_Z_B_LUT4_C_Z[1] (121,56) -> (121,56)
Info:                Sink sdram.s_nCas_LUT4_Z_C_LUT4_Z.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  4.0  Source sdram.s_nCas_LUT4_Z_C_LUT4_Z.F
Info:  0.6  4.7    Net sdram.s_nCas_LUT4_Z_C[1] (121,56) -> (123,56)
Info:                Sink sdram.s_nCas_LUT4_Z_C_LUT4_D.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  4.9  Source sdram.s_nCas_LUT4_Z_C_LUT4_D.F
Info:  0.6  5.5    Net sdram.s_nCas_LUT4_Z_C_LUT4_D_Z[1] (123,56) -> (123,56)
Info:                Sink sdram.s_counterValue_TRELLIS_FF_Q_CE_LUT4_Z.D
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  5.7  Source sdram.s_counterValue_TRELLIS_FF_Q_CE_LUT4_Z.F
Info:  0.4  6.1    Net sdram.s_counterValue_TRELLIS_FF_Q_CE (123,56) -> (122,56)
Info:                Sink sdram.s_counterValue_TRELLIS_FF_Q_4.CE
Info:  0.0  6.1  Setup sdram.s_counterValue_TRELLIS_FF_Q_4.CE
Info: 1.9 ns logic, 4.2 ns routing

Info: Max frequency for clock             '$glbnet$s_pixelClkX2': 161.16 MHz (PASS at 148.50 MHz)
Info: Max frequency for clock             '$glbnet$s_pixelClock': 85.76 MHz (PASS at 74.25 MHz)
Warning: Max frequency for clock          '$glbnet$s_systemClockX2': 120.54 MHz (FAIL at 148.50 MHz)
Info: Max frequency for clock '$glbnet$clock50MHz$TRELLIS_IO_IN': 174.73 MHz (PASS at 50.00 MHz)
Info: Max frequency for clock    '$glbnet$camPclk$TRELLIS_IO_IN': 293.08 MHz (PASS at 12.00 MHz)
Warning: Max frequency for clock            '$glbnet$s_systemClock': 48.43 MHz (FAIL at 74.25 MHz)

Info: Max delay <async>                                  -> posedge $glbnet$camPclk$TRELLIS_IO_IN   : 9.26 ns
Info: Max delay <async>                                  -> posedge $glbnet$s_systemClock           : 8.40 ns
Info: Max delay posedge $glbnet$camPclk$TRELLIS_IO_IN    -> posedge $glbnet$s_systemClock           : 8.81 ns
Info: Max delay posedge $glbnet$clock50MHz$TRELLIS_IO_IN -> posedge $glbnet$s_systemClock           : 1.79 ns
Info: Max delay posedge $glbnet$s_pixelClock             -> posedge $glbnet$s_pixelClkX2            : 4.42 ns
Info: Max delay posedge $glbnet$s_pixelClock             -> posedge $glbnet$s_systemClock           : 2.81 ns
Info: Max delay posedge $glbnet$s_systemClock            -> <async>                                 : 9.65 ns
Info: Max delay posedge $glbnet$s_systemClock            -> posedge $glbnet$camPclk$TRELLIS_IO_IN   : 7.96 ns
Info: Max delay posedge $glbnet$s_systemClock            -> posedge $glbnet$clock50MHz$TRELLIS_IO_IN: 8.62 ns
Info: Max delay posedge $glbnet$s_systemClock            -> posedge $glbnet$s_pixelClkX2            : 11.81 ns
Info: Max delay posedge $glbnet$s_systemClock            -> posedge $glbnet$s_pixelClock            : 11.92 ns
Info: Max delay posedge $glbnet$s_systemClock            -> posedge $glbnet$s_systemClockX2         : 10.44 ns
Info: Max delay posedge $glbnet$s_systemClockX2          -> posedge $glbnet$s_systemClock           : 6.14 ns

Info: Slack histogram:
Info:  legend: * represents 92 endpoint(s)
Info:          + represents [1,92) endpoint(s)
Info: [ -7179,  -2700) |********+
Info: [ -2700,   1779) |******************+
Info: [  1779,   6258) |*********************+
Info: [  6258,  10737) |************************************************************ 
Info: [ 10737,  15216) |**********************+
Info: [ 15216,  19695) |+
Info: [ 19695,  24174) | 
Info: [ 24174,  28653) | 
Info: [ 28653,  33132) | 
Info: [ 33132,  37611) | 
Info: [ 37611,  42090) | 
Info: [ 42090,  46569) | 
Info: [ 46569,  51048) | 
Info: [ 51048,  55527) | 
Info: [ 55527,  60006) | 
Info: [ 60006,  64485) | 
Info: [ 64485,  68964) | 
Info: [ 68964,  73443) | 
Info: [ 73443,  77922) | 
Info: [ 77922,  82401) |**+
2 warnings, 0 errors

Info: Program finished normally.
empty
write to flash
No cable or board specified: using direct ft2232 interface
Can't read iSerialNumber field from FTDI: considered as empty string
Jtag frequency : requested 6.00MHz    -> real 6.00MHz   
Open file DONE
Parse file b3bdffff
DONE
Enable configuration: DONE
SRAM erase: DONE
JEDEC ID: 0xef4018
Detected: Winbond W25Q128 256 sectors size: 128Mb
00000000 00000000 00000000 00
start addr: 00000000, end_addr: 00080000
Erasing: [===========================                       ] 52.89%Erasing: [================================================  ] 95.04%Erasing: [==================================================] 99.17%Erasing: [==================================================] 100.00%
Done
Writing: [                                                  ] 0.00%Writing: [====================                              ] 39.11%Writing: [========================================          ] 78.01%Writing: [==================================================] 100.00%
Done
Refresh: DONE
