{
  "questions": [
    {
      "question": "What is the primary function of a transistor in a digital integrated circuit?",
      "options": [
        "To amplify analog signals.",
        "To store charge for memory cells.",
        "To generate clock signals.",
        "To act as an electronic switch.",
        "To regulate voltage levels."
      ],
      "correct": 3
    },
    {
      "question": "What is formal verification primarily used for in digital IC design?",
      "options": [
        "To generate physical layout and mask data.",
        "To perform power consumption analysis.",
        "To mathematically prove the functional correctness of a design.",
        "To estimate manufacturing costs.",
        "To optimize circuit timing paths after placement."
      ],
      "correct": 2
    },
    {
      "question": "Which of the following is a primary characteristic of a Reduced Instruction Set Computer (RISC) architecture compared to a Complex Instruction Set Computer (CISC) architecture?",
      "options": [
        "Variable-length instructions.",
        "A large number of complex addressing modes.",
        "Extensive use of microcode for instruction execution.",
        "A focus on providing many specialized, powerful instructions.",
        "Simpler, fixed-length instructions."
      ],
      "correct": 4
    },
    {
      "question": "What is the primary motivation behind the adoption of 'chiplet' architectures in modern semiconductor design?",
      "options": [
        "To reduce the need for advanced cooling solutions.",
        "To increase the maximum clock frequency of individual processing units.",
        "To simplify the development of custom instruction set architectures.",
        "To overcome reticle limits and improve yield for large, complex chips.",
        "To exclusively promote monolithic integration for all designs."
      ],
      "correct": 3
    },
    {
      "question": "What is the primary purpose of 'clock gating' in digital IC design?",
      "options": [
        "To synchronize data transfer between asynchronous clock domains.",
        "To eliminate setup time violations in sequential circuits.",
        "To create multiple clock frequencies from a single master clock.",
        "To reduce dynamic power consumption by selectively disabling clocks to idle blocks.",
        "To ensure even distribution of the clock signal across the chip."
      ],
      "correct": 3
    }
  ]
}