#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Oct 31 00:08:32 2015
# Process ID: 11335
# Log file: /home/yanni/DSPDude/modules/akm4396/serial_comms/serial_comms.runs/synth_1/serialcontroller.vds
# Journal file: /home/yanni/DSPDude/modules/akm4396/serial_comms/serial_comms.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source serialcontroller.tcl -notrace
Command: synth_design -top serialcontroller -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [/home/yanni/DSPDude/modules/akm4396/serial_comms/serial_comms.srcs/sources_1/new/serialcontroller.v:48]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 947.723 ; gain = 148.551 ; free physical = 28741 ; free virtual = 29932
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'serialcontroller' [/home/yanni/DSPDude/modules/akm4396/serial_comms/serial_comms.srcs/sources_1/new/serialcontroller.v:23]
	Parameter DATACOUNT bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'serialcontroller' (1#1) [/home/yanni/DSPDude/modules/akm4396/serial_comms/serial_comms.srcs/sources_1/new/serialcontroller.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 968.980 ; gain = 169.809 ; free physical = 28719 ; free virtual = 29911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 968.980 ; gain = 169.809 ; free physical = 28719 ; free virtual = 29911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 976.980 ; gain = 177.809 ; free physical = 28719 ; free virtual = 29911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 984.984 ; gain = 185.812 ; free physical = 28711 ; free virtual = 29903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module serialcontroller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1088.414 ; gain = 289.242 ; free physical = 28590 ; free virtual = 29799
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.422 ; gain = 297.250 ; free physical = 28581 ; free virtual = 29790
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1096.422 ; gain = 297.250 ; free physical = 28581 ; free virtual = 29790

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[14] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[13] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[12] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[11] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[10] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[9] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[8] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[7] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[6] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[5] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[4] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[3] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[2] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[1] ) is unused and will be removed from module serialcontroller.
WARNING: [Synth 8-3332] Sequential element (\shiftreg_reg[0] ) is unused and will be removed from module serialcontroller.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.430 ; gain = 305.258 ; free physical = 28575 ; free virtual = 29785
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.430 ; gain = 305.258 ; free physical = 28575 ; free virtual = 29785

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.430 ; gain = 305.258 ; free physical = 28575 ; free virtual = 29785
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.430 ; gain = 305.258 ; free physical = 28575 ; free virtual = 29785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.438 ; gain = 313.266 ; free physical = 28567 ; free virtual = 29777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.438 ; gain = 313.266 ; free physical = 28567 ; free virtual = 29777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.438 ; gain = 313.266 ; free physical = 28567 ; free virtual = 29777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.438 ; gain = 313.266 ; free physical = 28567 ; free virtual = 29777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.438 ; gain = 313.266 ; free physical = 28567 ; free virtual = 29777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.438 ; gain = 313.266 ; free physical = 28567 ; free virtual = 29777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     2|
|5     |LUT4 |     2|
|6     |LUT5 |     3|
|7     |LUT6 |     1|
|8     |FDRE |     7|
|9     |IBUF |     3|
|10    |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    23|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.438 ; gain = 313.266 ; free physical = 28567 ; free virtual = 29777
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1112.438 ; gain = 196.746 ; free physical = 28567 ; free virtual = 29777
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.438 ; gain = 313.266 ; free physical = 28567 ; free virtual = 29777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 7 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1213.457 ; gain = 305.766 ; free physical = 28484 ; free virtual = 29713
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1245.477 ; gain = 0.000 ; free physical = 28481 ; free virtual = 29710
INFO: [Common 17-206] Exiting Vivado at Sat Oct 31 00:08:42 2015...
