Fitter report for t_vga_v1
Mon Nov 23 09:26:22 2015
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Output Pin Default Load For Reported TCO
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Mon Nov 23 09:26:21 2015           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; t_vga_v1                                        ;
; Top-level Entity Name              ; top_module                                      ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C20F484C7                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 4,445 / 18,752 ( 24 % )                         ;
;     Total combinational functions  ; 4,071 / 18,752 ( 22 % )                         ;
;     Dedicated logic registers      ; 2,630 / 18,752 ( 14 % )                         ;
; Total registers                    ; 2698                                            ;
; Total pins                         ; 133 / 315 ( 42 % )                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 177,408 / 239,616 ( 74 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                              ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                         ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[0]                                                                                             ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[1]                                                                                             ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[2]                                                                                             ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[3]                                                                                             ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[4]                                                                                             ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[5]                                                                                             ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[6]                                                                                             ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[7]                                                                                             ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[8]                                                                                             ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[9]                                                                                             ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[10]                                                                                            ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_ADDR[11]                                                                                            ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_bank[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_BA_0                                                                                                ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_bank[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_BA_1                                                                                                ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_WE_N                                                                                                ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[0]~_Duplicate_1   ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                          ;                  ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_CAS_N                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[1]~_Duplicate_1   ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                          ;                  ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_RAS_N                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[2]~_Duplicate_1   ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                          ;                  ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_CS_N                                                                                                ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ;           ;                ;                                                                                                          ;                  ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[0]                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[0]~_Duplicate_1  ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[1]                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[1]~_Duplicate_1  ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[2]                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[2]~_Duplicate_1  ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[3]                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[3]~_Duplicate_1  ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[4]                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[4]~_Duplicate_1  ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[5]                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[5]~_Duplicate_1  ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[6]                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[6]~_Duplicate_1  ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[7]                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[7]~_Duplicate_1  ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[8]                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[8]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[8]~_Duplicate_1  ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[9]                                                                                               ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[9]~_Duplicate_1  ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[10]                                                                                              ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[10]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[10]~_Duplicate_1 ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[11]                                                                                              ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[11]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[11]~_Duplicate_1 ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[12]                                                                                              ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[12]~_Duplicate_1 ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[13]                                                                                              ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[13]~_Duplicate_1 ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[14]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[14]                                                                                              ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[14]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[14]~_Duplicate_1 ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[15]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_DQ[15]                                                                                              ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[15]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[15]~_Duplicate_1 ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_dqm[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_LDQM                                                                                                ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_dqm[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; REGOUT    ;                ; DRAM_UDQM                                                                                                ; DATAIN           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[0]                                                                                               ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_1         ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[1]                                                                                               ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_2         ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[2]                                                                                               ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_3         ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[3]                                                                                               ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_4         ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[4]                                                                                               ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_5         ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[5]                                                                                               ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_6         ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[6]                                                                                               ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_7         ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[7]                                                                                               ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_8         ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[8]                                                                                               ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_9         ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[9]                                                                                               ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_10        ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[10]                                                                                              ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_11        ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_11 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[11]                                                                                              ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_11 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_12        ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_12 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[12]                                                                                              ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_12 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_13        ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_13 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[13]                                                                                              ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_13 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_14        ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_14 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[14]                                                                                              ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_14 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_15        ; REGOUT           ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|oe~_Duplicate_15 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; REGOUT    ;                ; DRAM_DQ[15]                                                                                              ; OE               ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[0]                                                                                               ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[1]                                                                                               ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[2]                                                                                               ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[3]                                                                                               ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[4]                                                                                               ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[5]                                                                                               ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[6]                                                                                               ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[7]                                                                                               ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[8]                                                                                               ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[9]                                                                                               ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[10]                                                                                              ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[11]                                                                                              ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[12]                                                                                              ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[13]                                                                                              ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[14]                                                                                              ; COMBOUT          ;                       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; REGOUT    ;                ; DRAM_DQ[15]                                                                                              ; COMBOUT          ;                       ;
+---------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                    ;
+-----------------------------+---------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity            ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                           ;              ; AUD_ADCDAT       ; PIN_B6        ; QSF Assignment             ;
; Location                    ;                           ;              ; AUD_ADCLRCK      ; PIN_A6        ; QSF Assignment             ;
; Location                    ;                           ;              ; AUD_BCLK         ; PIN_A4        ; QSF Assignment             ;
; Location                    ;                           ;              ; AUD_DACDAT       ; PIN_B5        ; QSF Assignment             ;
; Location                    ;                           ;              ; AUD_DACLRCK      ; PIN_A5        ; QSF Assignment             ;
; Location                    ;                           ;              ; AUD_XCK          ; PIN_B4        ; QSF Assignment             ;
; Location                    ;                           ;              ; CLOCK_24[0]      ; PIN_B12       ; QSF Assignment             ;
; Location                    ;                           ;              ; CLOCK_24[1]      ; PIN_A12       ; QSF Assignment             ;
; Location                    ;                           ;              ; CLOCK_27[0]      ; PIN_D12       ; QSF Assignment             ;
; Location                    ;                           ;              ; CLOCK_27[1]      ; PIN_E12       ; QSF Assignment             ;
; Location                    ;                           ;              ; EXT_CLOCK        ; PIN_M21       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[0]        ; PIN_A13       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[10]       ; PIN_A18       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[11]       ; PIN_B18       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[12]       ; PIN_A19       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[13]       ; PIN_B19       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[14]       ; PIN_A20       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[15]       ; PIN_B20       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[16]       ; PIN_C21       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[17]       ; PIN_C22       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[18]       ; PIN_D21       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[19]       ; PIN_D22       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[1]        ; PIN_B13       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[20]       ; PIN_E21       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[21]       ; PIN_E22       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[22]       ; PIN_F21       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[23]       ; PIN_F22       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[24]       ; PIN_G21       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[25]       ; PIN_G22       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[26]       ; PIN_J21       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[27]       ; PIN_J22       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[28]       ; PIN_K21       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[29]       ; PIN_K22       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[2]        ; PIN_A14       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[30]       ; PIN_J19       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[31]       ; PIN_J20       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[32]       ; PIN_J18       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[33]       ; PIN_K20       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[34]       ; PIN_L19       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[35]       ; PIN_L18       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[3]        ; PIN_B14       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[4]        ; PIN_A15       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[5]        ; PIN_B15       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[6]        ; PIN_A16       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[7]        ; PIN_B16       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[8]        ; PIN_A17       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_0[9]        ; PIN_B17       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[0]        ; PIN_H12       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[10]       ; PIN_C14       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[11]       ; PIN_D14       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[12]       ; PIN_D15       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[13]       ; PIN_D16       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[14]       ; PIN_C17       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[15]       ; PIN_C18       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[16]       ; PIN_C19       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[17]       ; PIN_C20       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[18]       ; PIN_D19       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[19]       ; PIN_D20       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[1]        ; PIN_H13       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[20]       ; PIN_E20       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[21]       ; PIN_F20       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[22]       ; PIN_E19       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[23]       ; PIN_E18       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[24]       ; PIN_G20       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[25]       ; PIN_G18       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[26]       ; PIN_G17       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[27]       ; PIN_H17       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[28]       ; PIN_J15       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[29]       ; PIN_H18       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[2]        ; PIN_H14       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[30]       ; PIN_N22       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[31]       ; PIN_N21       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[32]       ; PIN_P15       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[33]       ; PIN_N15       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[34]       ; PIN_P17       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[35]       ; PIN_P18       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[3]        ; PIN_G15       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[4]        ; PIN_E14       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[5]        ; PIN_E15       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[6]        ; PIN_F15       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[7]        ; PIN_G16       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[8]        ; PIN_F12       ; QSF Assignment             ;
; Location                    ;                           ;              ; GPIO_1[9]        ; PIN_F13       ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX0[0]          ; PIN_J2        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX0[1]          ; PIN_J1        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX0[2]          ; PIN_H2        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX0[3]          ; PIN_H1        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX0[4]          ; PIN_F2        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX0[5]          ; PIN_F1        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX0[6]          ; PIN_E2        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX1[0]          ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX1[1]          ; PIN_H6        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX1[2]          ; PIN_H5        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX1[3]          ; PIN_H4        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX1[4]          ; PIN_G3        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX1[5]          ; PIN_D2        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX1[6]          ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX2[0]          ; PIN_G5        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX2[1]          ; PIN_G6        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX2[2]          ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX2[3]          ; PIN_C1        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX2[4]          ; PIN_E3        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX2[5]          ; PIN_E4        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX2[6]          ; PIN_D3        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX3[0]          ; PIN_F4        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX3[1]          ; PIN_D5        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX3[2]          ; PIN_D6        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX3[3]          ; PIN_J4        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX3[4]          ; PIN_L8        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX3[5]          ; PIN_F3        ; QSF Assignment             ;
; Location                    ;                           ;              ; HEX3[6]          ; PIN_D4        ; QSF Assignment             ;
; Location                    ;                           ;              ; I2C_SCLK         ; PIN_A3        ; QSF Assignment             ;
; Location                    ;                           ;              ; I2C_SDAT         ; PIN_B3        ; QSF Assignment             ;
; Location                    ;                           ;              ; KEY[1]           ; PIN_R21       ; QSF Assignment             ;
; Location                    ;                           ;              ; KEY[2]           ; PIN_T22       ; QSF Assignment             ;
; Location                    ;                           ;              ; KEY[3]           ; PIN_T21       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDG[0]          ; PIN_U22       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDG[1]          ; PIN_U21       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDG[2]          ; PIN_V22       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDG[3]          ; PIN_V21       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDG[4]          ; PIN_W22       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDG[5]          ; PIN_W21       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDG[6]          ; PIN_Y22       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDG[7]          ; PIN_Y21       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDR[4]          ; PIN_T18       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDR[5]          ; PIN_V19       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDR[6]          ; PIN_Y18       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDR[7]          ; PIN_U18       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDR[8]          ; PIN_R18       ; QSF Assignment             ;
; Location                    ;                           ;              ; LEDR[9]          ; PIN_R17       ; QSF Assignment             ;
; Location                    ;                           ;              ; PS2_CLK          ; PIN_H15       ; QSF Assignment             ;
; Location                    ;                           ;              ; PS2_DAT          ; PIN_J14       ; QSF Assignment             ;
; Location                    ;                           ;              ; SD_CLK           ; PIN_V20       ; QSF Assignment             ;
; Location                    ;                           ;              ; SD_CMD           ; PIN_Y20       ; QSF Assignment             ;
; Location                    ;                           ;              ; SD_DAT           ; PIN_W20       ; QSF Assignment             ;
; Location                    ;                           ;              ; SD_DAT3          ; PIN_U20       ; QSF Assignment             ;
; Location                    ;                           ;              ; SW[3]            ; PIN_V12       ; QSF Assignment             ;
; Location                    ;                           ;              ; SW[4]            ; PIN_W12       ; QSF Assignment             ;
; Location                    ;                           ;              ; SW[5]            ; PIN_U12       ; QSF Assignment             ;
; Location                    ;                           ;              ; SW[6]            ; PIN_U11       ; QSF Assignment             ;
; Location                    ;                           ;              ; SW[7]            ; PIN_M2        ; QSF Assignment             ;
; Location                    ;                           ;              ; SW[8]            ; PIN_M1        ; QSF Assignment             ;
; Location                    ;                           ;              ; SW[9]            ; PIN_L2        ; QSF Assignment             ;
; Location                    ;                           ;              ; TCK              ; PIN_C7        ; QSF Assignment             ;
; Location                    ;                           ;              ; TCS              ; PIN_D8        ; QSF Assignment             ;
; Location                    ;                           ;              ; TDI              ; PIN_E8        ; QSF Assignment             ;
; Location                    ;                           ;              ; TDO              ; PIN_D7        ; QSF Assignment             ;
; Location                    ;                           ;              ; UART_RXD         ; PIN_F14       ; QSF Assignment             ;
; Location                    ;                           ;              ; UART_TXD         ; PIN_G12       ; QSF Assignment             ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; t_vga_v1_sdram_controller ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[10]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[11]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[14]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[15]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[8]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; t_vga_v1_sdram_controller ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------+--------------+------------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 7041 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 7041 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 6775    ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 259     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 7       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Prj/ICSo/Tuyen/tuyen_vga_v1/output_files/t_vga_v1.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,445 / 18,752 ( 24 % )    ;
;     -- Combinational with no register       ; 1815                       ;
;     -- Register only                        ; 374                        ;
;     -- Combinational with a register        ; 2256                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2139                       ;
;     -- 3 input functions                    ; 1194                       ;
;     -- <=2 input functions                  ; 738                        ;
;     -- Register only                        ; 374                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3800                       ;
;     -- arithmetic mode                      ; 271                        ;
;                                             ;                            ;
; Total registers*                            ; 2,698 / 19,649 ( 14 % )    ;
;     -- Dedicated logic registers            ; 2,630 / 18,752 ( 14 % )    ;
;     -- I/O registers                        ; 68 / 897 ( 8 % )           ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 351 / 1,172 ( 30 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 133 / 315 ( 42 % )         ;
;     -- Clock pins                           ; 3 / 8 ( 38 % )             ;
;                                             ;                            ;
; Global signals                              ; 14                         ;
; M4Ks                                        ; 48 / 52 ( 92 % )           ;
; Total block memory bits                     ; 177,408 / 239,616 ( 74 % ) ;
; Total block memory implementation bits      ; 221,184 / 239,616 ( 92 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )             ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 14 / 16 ( 88 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 12% / 12% / 11%            ;
; Peak interconnect usage (total/H/V)         ; 24% / 23% / 25%            ;
; Maximum fan-out                             ; 2407                       ;
; Highest non-global fan-out                  ; 151                        ;
; Total fan-out                               ; 23942                      ;
; Average fan-out                             ; 3.35                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 4271 / 18752 ( 23 % ) ; 174 / 18752 ( < 1 % ) ; 0 / 18752 ( 0 % )              ;
;     -- Combinational with no register       ; 1738                  ; 77                    ; 0                              ;
;     -- Register only                        ; 360                   ; 14                    ; 0                              ;
;     -- Combinational with a register        ; 2173                  ; 83                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 2071                  ; 68                    ; 0                              ;
;     -- 3 input functions                    ; 1141                  ; 53                    ; 0                              ;
;     -- <=2 input functions                  ; 699                   ; 39                    ; 0                              ;
;     -- Register only                        ; 360                   ; 14                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 3648                  ; 152                   ; 0                              ;
;     -- arithmetic mode                      ; 263                   ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 2601                  ; 97                    ; 0                              ;
;     -- Dedicated logic registers            ; 2533 / 18752 ( 14 % ) ; 97 / 18752 ( < 1 % )  ; 0 / 18752 ( 0 % )              ;
;     -- I/O registers                        ; 68                    ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 336 / 1172 ( 29 % )   ; 16 / 1172 ( 1 % )     ; 0 / 1172 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 133                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )        ; 0 / 52 ( 0 % )        ; 0 / 52 ( 0 % )                 ;
; Total memory bits                           ; 177408                ; 0                     ; 0                              ;
; Total RAM block bits                        ; 221184                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M4K                                         ; 48 / 52 ( 92 % )      ; 0 / 52 ( 0 % )        ; 0 / 52 ( 0 % )                 ;
; Clock control block                         ; 10 / 20 ( 50 % )      ; 2 / 20 ( 10 % )       ; 3 / 20 ( 15 % )                ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 2776                  ; 142                   ; 1                              ;
;     -- Registered Input Connections         ; 2567                  ; 107                   ; 0                              ;
;     -- Output Connections                   ; 238                   ; 173                   ; 2508                           ;
;     -- Registered Output Connections        ; 4                     ; 133                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 23275                 ; 1026                  ; 2512                           ;
;     -- Registered Connections               ; 11395                 ; 638                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 192                   ; 313                   ; 2509                           ;
;     -- sld_hub:auto_hub                     ; 313                   ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 2509                  ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 45                    ; 23                    ; 1                              ;
;     -- Output Ports                         ; 95                    ; 40                    ; 3                              ;
;     -- Bidir Ports                          ; 40                    ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 9                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 26                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_50 ; L1    ; 2        ; 0            ; 13           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]   ; R22   ; 6        ; 50           ; 10           ; 1           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[0]    ; L22   ; 5        ; 50           ; 14           ; 0           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[1]    ; L21   ; 5        ; 50           ; 14           ; 1           ; 9                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[2]    ; M22   ; 6        ; 50           ; 14           ; 2           ; 8                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                 ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; DRAM_ADDR[0]  ; W4    ; 1        ; 0            ; 3            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[10] ; W3    ; 1        ; 0            ; 3            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[11] ; N6    ; 1        ; 0            ; 11           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[1]  ; W5    ; 1        ; 0            ; 2            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[2]  ; Y3    ; 1        ; 0            ; 3            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[3]  ; Y4    ; 1        ; 0            ; 3            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[4]  ; R6    ; 1        ; 0            ; 7            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[5]  ; R5    ; 1        ; 0            ; 7            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[6]  ; P6    ; 1        ; 0            ; 9            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[7]  ; P5    ; 1        ; 0            ; 9            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[8]  ; P3    ; 1        ; 0            ; 10           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[9]  ; N4    ; 1        ; 0            ; 10           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_BA_0     ; U3    ; 1        ; 0            ; 5            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_BA_1     ; V4    ; 1        ; 0            ; 2            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_CAS_N    ; T3    ; 1        ; 0            ; 5            ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_CKE      ; N3    ; 1        ; 0            ; 10           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_CLK      ; U4    ; 1        ; 0            ; 2            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_CS_N     ; T6    ; 1        ; 0            ; 5            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_LDQM     ; R7    ; 1        ; 0            ; 9            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_RAS_N    ; T5    ; 1        ; 0            ; 6            ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_UDQM     ; M5    ; 1        ; 0            ; 12           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_WE_N     ; R8    ; 1        ; 0            ; 9            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[0]    ; AB20  ; 7        ; 48           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[10]   ; R12   ; 7        ; 33           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[11]   ; T12   ; 7        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[12]   ; AB14  ; 7        ; 33           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[13]   ; AA13  ; 7        ; 29           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[14]   ; AB13  ; 7        ; 29           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[15]   ; AA12  ; 7        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[16]   ; AB12  ; 7        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[17]   ; AA20  ; 7        ; 48           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[18]   ; U14   ; 7        ; 39           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[19]   ; V14   ; 7        ; 37           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[1]    ; AA14  ; 7        ; 33           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[20]   ; U13   ; 7        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[21]   ; R13   ; 7        ; 37           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[2]    ; Y16   ; 7        ; 44           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[3]    ; R15   ; 7        ; 42           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[4]    ; T15   ; 7        ; 39           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[5]    ; U15   ; 7        ; 46           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[6]    ; V15   ; 7        ; 46           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[7]    ; W15   ; 7        ; 39           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[8]    ; R14   ; 7        ; 42           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[9]    ; Y13   ; 7        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_OE_N       ; AA15  ; 7        ; 35           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_RST_N      ; W14   ; 7        ; 35           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_WE_N       ; Y14   ; 7        ; 39           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[0]       ; R20   ; 6        ; 50           ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[1]       ; R19   ; 6        ; 50           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[2]       ; U19   ; 6        ; 50           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[3]       ; Y19   ; 6        ; 50           ; 2            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[0]  ; AA3   ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[10] ; R11   ; 8        ; 20           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[11] ; T11   ; 8        ; 18           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[12] ; Y10   ; 8        ; 15           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[13] ; U10   ; 8        ; 13           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[14] ; R10   ; 8        ; 13           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[15] ; T7    ; 8        ; 5            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[16] ; Y6    ; 8        ; 3            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[17] ; Y5    ; 8        ; 3            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[1]  ; AB3   ; 8        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[2]  ; AA4   ; 8        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[3]  ; AB4   ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[4]  ; AA5   ; 8        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[5]  ; AB10  ; 8        ; 22           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[6]  ; AA11  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[7]  ; AB11  ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[8]  ; V11   ; 8        ; 20           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[9]  ; W11   ; 8        ; 20           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_CE_N     ; AB5   ; 8        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_LB_N     ; Y7    ; 8        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_OE_N     ; T8    ; 8        ; 5            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_UB_N     ; W7    ; 8        ; 9            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_WE_N     ; AA10  ; 8        ; 22           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[0]      ; A9    ; 3        ; 15           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[1]      ; D11   ; 3        ; 22           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[2]      ; A10   ; 3        ; 20           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[3]      ; B10   ; 3        ; 20           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[0]      ; B8    ; 3        ; 13           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[1]      ; C10   ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[2]      ; B9    ; 3        ; 15           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[3]      ; A8    ; 3        ; 13           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_HS        ; A11   ; 3        ; 22           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[0]      ; D9    ; 3        ; 13           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[1]      ; C9    ; 3        ; 9            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[2]      ; A7    ; 3        ; 11           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[3]      ; B7    ; 3        ; 11           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_VS        ; B11   ; 3        ; 22           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source                                                                                                                                                                                                        ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; DRAM_DQ[0]  ; U1    ; 1        ; 0            ; 7            ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[10] ; P1    ; 1        ; 0            ; 11           ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[11] ; P2    ; 1        ; 0            ; 11           ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[12] ; R1    ; 1        ; 0            ; 8            ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[13] ; R2    ; 1        ; 0            ; 8            ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[14] ; T1    ; 1        ; 0            ; 8            ; 2           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[15] ; T2    ; 1        ; 0            ; 8            ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[1]  ; U2    ; 1        ; 0            ; 7            ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[2]  ; V1    ; 1        ; 0            ; 6            ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[3]  ; V2    ; 1        ; 0            ; 6            ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[4]  ; W1    ; 1        ; 0            ; 4            ; 0           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[5]  ; W2    ; 1        ; 0            ; 4            ; 1           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[6]  ; Y1    ; 1        ; 0            ; 4            ; 2           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[7]  ; Y2    ; 1        ; 0            ; 4            ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[8]  ; N1    ; 1        ; 0            ; 12           ; 2           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; DRAM_DQ[9]  ; N2    ; 1        ; 0            ; 12           ; 3           ; 0                     ; 8                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                  ; -                   ;
; FL_DQ[0]    ; AB16  ; 7        ; 35           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE ; -                   ;
; FL_DQ[1]    ; AA16  ; 7        ; 35           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE ; -                   ;
; FL_DQ[2]    ; AB17  ; 7        ; 37           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE ; -                   ;
; FL_DQ[3]    ; AA17  ; 7        ; 37           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE ; -                   ;
; FL_DQ[4]    ; AB18  ; 7        ; 42           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE ; -                   ;
; FL_DQ[5]    ; AA18  ; 7        ; 44           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE ; -                   ;
; FL_DQ[6]    ; AB19  ; 7        ; 48           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE ; -                   ;
; FL_DQ[7]    ; AA19  ; 7        ; 48           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE ; -                   ;
; SRAM_DQ[0]  ; AA6   ; 8        ; 7            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[10] ; V9    ; 8        ; 9            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[11] ; U9    ; 8        ; 13           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[12] ; R9    ; 8        ; 13           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[13] ; W8    ; 8        ; 9            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[14] ; V8    ; 8        ; 9            ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[15] ; U8    ; 8        ; 5            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[1]  ; AB6   ; 8        ; 7            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[2]  ; AA7   ; 8        ; 11           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[3]  ; AB7   ; 8        ; 11           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[4]  ; AA8   ; 8        ; 15           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[5]  ; AB8   ; 8        ; 15           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[6]  ; AA9   ; 8        ; 18           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[7]  ; AB9   ; 8        ; 18           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[8]  ; Y9    ; 8        ; 11           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
; SRAM_DQ[9]  ; W9    ; 8        ; 11           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                   ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 38 / 41 ( 93 % ) ; 3.3V          ; --           ;
; 2        ; 3 / 33 ( 9 % )   ; 3.3V          ; --           ;
; 3        ; 14 / 43 ( 33 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 2 / 39 ( 5 % )   ; 3.3V          ; --           ;
; 6        ; 7 / 36 ( 19 % )  ; 3.3V          ; --           ;
; 7        ; 33 / 40 ( 83 % ) ; 3.3V          ; --           ;
; 8        ; 39 / 43 ( 91 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 322        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; VGA_R[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 304        ; 3        ; VGA_G[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 298        ; 3        ; VGA_B[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 293        ; 3        ; VGA_B[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 287        ; 3        ; VGA_HS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 283        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 281        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 279        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 273        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 271        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 265        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 251        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 249        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 247        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; SRAM_ADDR[0]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA4      ; 85         ; 8        ; SRAM_ADDR[2]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA5      ; 89         ; 8        ; SRAM_ADDR[4]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ; 97         ; 8        ; SRAM_DQ[0]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA7      ; 103        ; 8        ; SRAM_DQ[2]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 111        ; 8        ; SRAM_DQ[4]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 114        ; 8        ; SRAM_DQ[6]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 120        ; 8        ; SRAM_WE_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 122        ; 8        ; SRAM_ADDR[6]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 128        ; 7        ; FL_ADDR[15]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA13     ; 130        ; 7        ; FL_ADDR[13]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 136        ; 7        ; FL_ADDR[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 138        ; 7        ; FL_OE_N                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 140        ; 7        ; FL_DQ[1]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 144        ; 7        ; FL_DQ[3]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 153        ; 7        ; FL_DQ[5]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ; 162        ; 7        ; FL_DQ[7]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA20     ; 164        ; 7        ; FL_ADDR[17]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; SRAM_ADDR[1]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 84         ; 8        ; SRAM_ADDR[3]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 88         ; 8        ; SRAM_CE_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB6      ; 96         ; 8        ; SRAM_DQ[1]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB7      ; 102        ; 8        ; SRAM_DQ[3]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 110        ; 8        ; SRAM_DQ[5]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 113        ; 8        ; SRAM_DQ[7]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 119        ; 8        ; SRAM_ADDR[5]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 121        ; 8        ; SRAM_ADDR[7]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 127        ; 7        ; FL_ADDR[16]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ; 129        ; 7        ; FL_ADDR[14]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB14     ; 135        ; 7        ; FL_ADDR[12]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB15     ; 137        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 139        ; 7        ; FL_DQ[0]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB17     ; 143        ; 7        ; FL_DQ[2]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 152        ; 7        ; FL_DQ[4]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 161        ; 7        ; FL_DQ[6]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 163        ; 7        ; FL_ADDR[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; VGA_R[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 303        ; 3        ; VGA_G[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 297        ; 3        ; VGA_G[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 292        ; 3        ; VGA_B[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 286        ; 3        ; VGA_VS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 282        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 280        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 278        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 272        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 270        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 264        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 250        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 248        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 246        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; VGA_R[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 296        ; 3        ; VGA_G[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C14      ; 260        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C17      ; 245        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 238        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 239        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 237        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D7       ; 311        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 309        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 302        ; 3        ; VGA_R[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; VGA_B[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 284        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 259        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 255        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 229        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 230        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 21         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 285        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 256        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 242        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 234        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 227        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 228        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 23         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 307        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 295        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 294        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 276        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 269        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 268        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 262        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 223        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 224        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 317        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 313        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 277        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 252        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 231        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 232        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G21      ; 221        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 222        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 24         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 25         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H4       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 19         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 318        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ; 314        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ; 300        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 299        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 290        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 274        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 263        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 257        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 253        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 219        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 226        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 225        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 214        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 30         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 220        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 217        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 216        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 213        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 211        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 212        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; K6       ; 33         ; 2        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K21      ; 209        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 210        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 38         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 39         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 207        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; SW[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 206        ; 5        ; SW[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 41         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 42         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; DRAM_UDQM                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M6       ; 44         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 201        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; SW[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 45         ; 1        ; DRAM_DQ[8]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 46         ; 1        ; DRAM_DQ[9]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 51         ; 1        ; DRAM_CKE                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N4       ; 52         ; 1        ; DRAM_ADDR[9]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; DRAM_ADDR[11]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 200        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 47         ; 1        ; DRAM_DQ[10]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 48         ; 1        ; DRAM_DQ[11]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 50         ; 1        ; DRAM_ADDR[8]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; DRAM_ADDR[7]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P6       ; 56         ; 1        ; DRAM_ADDR[6]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 187        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; DRAM_DQ[12]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ; 58         ; 1        ; DRAM_DQ[13]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; DRAM_ADDR[5]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 64         ; 1        ; DRAM_ADDR[4]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 54         ; 1        ; DRAM_LDQM                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 53         ; 1        ; DRAM_WE_N                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R9       ; 109        ; 8        ; SRAM_DQ[12]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 108        ; 8        ; SRAM_ADDR[14]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 116        ; 8        ; SRAM_ADDR[10]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 134        ; 7        ; FL_ADDR[10]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 145        ; 7        ; FL_ADDR[21]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 150        ; 7        ; FL_ADDR[8]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ; 151        ; 7        ; FL_ADDR[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R16      ; 155        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 177        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 184        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 185        ; 6        ; LEDR[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R20      ; 192        ; 6        ; LEDR[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ; 190        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R22      ; 191        ; 6        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 59         ; 1        ; DRAM_DQ[14]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T2       ; 60         ; 1        ; DRAM_DQ[15]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 69         ; 1        ; DRAM_CAS_N                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; DRAM_RAS_N                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T6       ; 68         ; 1        ; DRAM_CS_N                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T7       ; 91         ; 8        ; SRAM_ADDR[15]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 90         ; 8        ; SRAM_OE_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; SRAM_ADDR[11]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 131        ; 7        ; FL_ADDR[11]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; FL_ADDR[4]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ; 156        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 189        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U1       ; 61         ; 1        ; DRAM_DQ[0]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 62         ; 1        ; DRAM_DQ[1]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 70         ; 1        ; DRAM_BA_0                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 80         ; 1        ; DRAM_CLK                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; SRAM_DQ[15]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 106        ; 8        ; SRAM_DQ[11]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 107        ; 8        ; SRAM_ADDR[13]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 123        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 124        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U13      ; 132        ; 7        ; FL_ADDR[20]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U14      ; 146        ; 7        ; FL_ADDR[18]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U15      ; 157        ; 7        ; FL_ADDR[5]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 172        ; 6        ; LEDR[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U20      ; 176        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; U21      ; 182        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 183        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 65         ; 1        ; DRAM_DQ[2]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 66         ; 1        ; DRAM_DQ[3]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; DRAM_BA_1                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; SRAM_DQ[14]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 101        ; 8        ; SRAM_DQ[10]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; SRAM_ADDR[8]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 126        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; FL_ADDR[19]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ; 158        ; 7        ; FL_ADDR[6]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ; 173        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 181        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 71         ; 1        ; DRAM_DQ[4]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 72         ; 1        ; DRAM_DQ[5]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 75         ; 1        ; DRAM_ADDR[10]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W4       ; 76         ; 1        ; DRAM_ADDR[0]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W5       ; 79         ; 1        ; DRAM_ADDR[1]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; SRAM_UB_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 100        ; 8        ; SRAM_DQ[13]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ; 105        ; 8        ; SRAM_DQ[9]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; SRAM_ADDR[9]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W12      ; 125        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; FL_RST_N                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W15      ; 149        ; 7        ; FL_ADDR[7]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ; 160        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 175        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 73         ; 1        ; DRAM_DQ[6]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y2       ; 74         ; 1        ; DRAM_DQ[7]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 77         ; 1        ; DRAM_ADDR[2]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 78         ; 1        ; DRAM_ADDR[3]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ; 86         ; 8        ; SRAM_ADDR[17]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y6       ; 87         ; 8        ; SRAM_ADDR[16]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 93         ; 8        ; SRAM_LB_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; SRAM_DQ[8]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y10      ; 112        ; 8        ; SRAM_ADDR[12]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; FL_ADDR[9]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ; 148        ; 7        ; FL_WE_N                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; FL_ADDR[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y17      ; 159        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y19      ; 168        ; 6        ; LEDR[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y20      ; 169        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 179        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                ;
+----------------------------------+---------------------------------------------------------------------------------------------------------+
; Name                             ; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|pll ;
+----------------------------------+---------------------------------------------------------------------------------------------------------+
; SDC pin name                     ; VGACtrl|VGAController|up_clocks|DE_Clock_Generator_System|pll                                           ;
; PLL mode                         ; Normal                                                                                                  ;
; Compensate clock                 ; clock0                                                                                                  ;
; Compensated input/output pins    ; --                                                                                                      ;
; Self reset on gated loss of lock ; Off                                                                                                     ;
; Gate lock counter                ; --                                                                                                      ;
; Input frequency 0                ; 50.0 MHz                                                                                                ;
; Input frequency 1                ; --                                                                                                      ;
; Nominal PFD frequency            ; 50.0 MHz                                                                                                ;
; Nominal VCO frequency            ; 500.0 MHz                                                                                               ;
; VCO post scale K counter         ; --                                                                                                      ;
; VCO multiply                     ; --                                                                                                      ;
; VCO divide                       ; --                                                                                                      ;
; Freq min lock                    ; 50.0 MHz                                                                                                ;
; Freq max lock                    ; 100.0 MHz                                                                                               ;
; M VCO Tap                        ; 4                                                                                                       ;
; M Initial                        ; 2                                                                                                       ;
; M value                          ; 10                                                                                                      ;
; N value                          ; 1                                                                                                       ;
; Preserve PLL counter order       ; Off                                                                                                     ;
; PLL location                     ; PLL_1                                                                                                   ;
; Inclk0 signal                    ; CLOCK_50                                                                                                ;
; Inclk1 signal                    ; --                                                                                                      ;
; Inclk0 signal type               ; Dedicated Pin                                                                                           ;
; Inclk1 signal type               ; --                                                                                                      ;
+----------------------------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+----------------------------------------------------------------------+
; Name                                                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                                                         ;
+-----------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+----------------------------------------------------------------------+
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk0 ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 50/50      ; C0      ; 10            ; 5/5 Even   ; 2       ; 4       ; VGACtrl|VGAController|up_clocks|DE_Clock_Generator_System|pll|clk[0] ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk1 ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -54 (-3000 ps) ; 50/50      ; C2      ; 10            ; 5/5 Even   ; 1       ; 0       ; VGACtrl|VGAController|up_clocks|DE_Clock_Generator_System|pll|clk[1] ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk2 ; clock2       ; 1    ; 2   ; 25.0 MHz         ; 180 (20000 ps) ; 50/50      ; C1      ; 20            ; 10/10 Even ; 12      ; 4       ; VGACtrl|VGAController|up_clocks|DE_Clock_Generator_System|pll|clk[2] ;
+-----------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                            ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_module                                                                                                           ; 4445 (23)   ; 2630 (0)                  ; 68 (68)       ; 177408      ; 48   ; 0            ; 0       ; 0         ; 133  ; 0            ; 1815 (23)    ; 374 (0)           ; 2256 (6)         ; |top_module                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |delta_frame:DeltaFrame|                                                                                           ; 24 (24)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 24 (24)          ; |top_module|delta_frame:DeltaFrame                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |edge_detec:EdgeDetection|                                                                                         ; 13 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 3 (3)             ; 8 (8)            ; |top_module|edge_detec:EdgeDetection                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |filter_medium:FilterMedian|                                                                                       ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 6 (6)             ; 10 (10)          ; |top_module|filter_medium:FilterMedian                                                                                                                                                                                                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                 ; 174 (1)     ; 97 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 77 (1)       ; 14 (0)            ; 83 (0)           ; |top_module|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                  ; 173 (129)   ; 97 (69)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 76 (60)      ; 14 (14)           ; 83 (58)          ; |top_module|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                    ; 24 (24)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 9 (9)            ; |top_module|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                  ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |top_module|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                 ; work         ;
;    |threshold:ThresHold|                                                                                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; |top_module|threshold:ThresHold                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |vga_v1:VGACtrl|                                                                                                   ; 4202 (0)    ; 2490 (0)                  ; 0 (0)         ; 177408      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1712 (0)     ; 346 (0)           ; 2144 (0)         ; |top_module|vga_v1:VGACtrl                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |t_vga_v1:VGAController|                                                                                        ; 4202 (0)    ; 2490 (0)                  ; 0 (0)         ; 177408      ; 48   ; 0            ; 0       ; 0         ; 0    ; 0            ; 1712 (0)     ; 346 (0)           ; 2144 (0)         ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController                                                                                                                                                                                                                                                                                                                   ; t_vga_v1     ;
;          |Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|                                               ; 372 (152)   ; 287 (131)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (21)      ; 61 (32)           ; 227 (121)        ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory                                                                                                                                                                                                                                                      ; t_vga_v1     ;
;             |Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|                                           ; 220 (33)    ; 156 (33)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (0)       ; 29 (9)            ; 128 (22)         ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface                                                                                                                                                                                        ; t_vga_v1     ;
;                |Altera_UP_Flash_Memory_Controller:fm|                                                                 ; 66 (66)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 6 (6)             ; 46 (46)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm                                                                                                                                                   ; t_vga_v1     ;
;                |Altera_UP_Flash_Memory_User_Interface:ui|                                                             ; 155 (155)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 14 (14)           ; 92 (92)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui                                                                                                                                               ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:clk2nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                       ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:clk2nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                              ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:clock_f_nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:clock_f_nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                          ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                 ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:data2nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:data2nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                             ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:flash_memory_flash_data_translator_avalon_universal_slave_0_agent_rsp_fifo|           ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:flash_memory_flash_data_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                  ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:flash_memory_flash_erase_control_translator_avalon_universal_slave_0_agent_rsp_fifo|  ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:flash_memory_flash_erase_control_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                         ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:image1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                         ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:image1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:image2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                         ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:image2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|     ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                            ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                           ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                  ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo| ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                        ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:ram_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|              ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:ram_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:reset_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                          ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:reset_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                 ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|             ; 186 (186)   ; 170 (170)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 64 (64)           ; 107 (107)        ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                    ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 68 (68)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 6 (6)             ; 50 (50)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                      ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|      ; 64 (64)     ; 51 (51)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 16 (16)           ; 43 (43)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                             ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|        ; 35 (35)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 9 (9)             ; 21 (21)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                               ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                             ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                    ; t_vga_v1     ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|               ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                      ; t_vga_v1     ;
;          |altera_merlin_master_agent:cpu_v1_data_master_translator_avalon_universal_master_0_agent|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_agent:cpu_v1_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                          ; t_vga_v1     ;
;          |altera_merlin_master_agent:cpu_v1_instruction_master_translator_avalon_universal_master_0_agent|            ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_agent:cpu_v1_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                   ; t_vga_v1     ;
;          |altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent| ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                        ; t_vga_v1     ;
;          |altera_merlin_master_translator:cpu_v1_data_master_translator|                                              ; 12 (12)     ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_translator:cpu_v1_data_master_translator                                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_master_translator:cpu_v1_instruction_master_translator|                                       ; 33 (33)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_translator:cpu_v1_instruction_master_translator                                                                                                                                                                                                                                              ; t_vga_v1     ;
;          |altera_merlin_slave_agent:clk2nios_s1_translator_avalon_universal_slave_0_agent|                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:clk2nios_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                   ; t_vga_v1     ;
;          |altera_merlin_slave_agent:clock_f_nios_s1_translator_avalon_universal_slave_0_agent|                        ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:clock_f_nios_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |altera_merlin_slave_agent:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent|               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                      ; t_vga_v1     ;
;          |altera_merlin_slave_agent:data2nios_s1_translator_avalon_universal_slave_0_agent|                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:data2nios_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                  ; t_vga_v1     ;
;          |altera_merlin_slave_agent:flash_memory_flash_erase_control_translator_avalon_universal_slave_0_agent|       ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:flash_memory_flash_erase_control_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                              ; t_vga_v1     ;
;          |altera_merlin_slave_agent:image1_s1_translator_avalon_universal_slave_0_agent|                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:image1_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_slave_agent:image2_s1_translator_avalon_universal_slave_0_agent|                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:image2_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent|                                ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:leds_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                       ; t_vga_v1     ;
;          |altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent|      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                             ; t_vga_v1     ;
;          |altera_merlin_slave_agent:ram_onchip_memory_s1_translator_avalon_universal_slave_0_agent|                   ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:ram_onchip_memory_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                          ; t_vga_v1     ;
;          |altera_merlin_slave_agent:reset_s1_translator_avalon_universal_slave_0_agent|                               ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:reset_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                      ; t_vga_v1     ;
;          |altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|                    ; 16 (8)      ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 0 (0)             ; 4 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                           ; t_vga_v1     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                           ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; t_vga_v1     ;
;          |altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent|             ; 18 (10)     ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 0 (0)             ; 6 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                    ; t_vga_v1     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                           ; 8 (8)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                      ; t_vga_v1     ;
;          |altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent|                                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sw_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                         ; t_vga_v1     ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                           ; t_vga_v1     ;
;          |altera_merlin_slave_translator:clk2nios_s1_translator|                                                      ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:clk2nios_s1_translator                                                                                                                                                                                                                                                             ; t_vga_v1     ;
;          |altera_merlin_slave_translator:clock_f_nios_s1_translator|                                                  ; 8 (8)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:clock_f_nios_s1_translator                                                                                                                                                                                                                                                         ; t_vga_v1     ;
;          |altera_merlin_slave_translator:cpu_v1_jtag_debug_module_translator|                                         ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:cpu_v1_jtag_debug_module_translator                                                                                                                                                                                                                                                ; t_vga_v1     ;
;          |altera_merlin_slave_translator:data2nios_s1_translator|                                                     ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 12 (12)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:data2nios_s1_translator                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;          |altera_merlin_slave_translator:flash_memory_flash_data_translator|                                          ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:flash_memory_flash_data_translator                                                                                                                                                                                                                                                 ; t_vga_v1     ;
;          |altera_merlin_slave_translator:flash_memory_flash_erase_control_translator|                                 ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:flash_memory_flash_erase_control_translator                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |altera_merlin_slave_translator:image1_s1_translator|                                                        ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:image1_s1_translator                                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |altera_merlin_slave_translator:image2_s1_translator|                                                        ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:image2_s1_translator                                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                    ; 24 (24)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                           ; t_vga_v1     ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                          ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                                                 ; t_vga_v1     ;
;          |altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator|                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator                                                                                                                                                                                                                                       ; t_vga_v1     ;
;          |altera_merlin_slave_translator:ram_onchip_memory_s1_translator|                                             ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:ram_onchip_memory_s1_translator                                                                                                                                                                                                                                                    ; t_vga_v1     ;
;          |altera_merlin_slave_translator:reset_s1_translator|                                                         ; 7 (7)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:reset_s1_translator                                                                                                                                                                                                                                                                ; t_vga_v1     ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                            ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                   ; t_vga_v1     ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                              ; 10 (10)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                              ; 27 (27)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 26 (26)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_width_adapter:width_adapter_002|                                                              ; 56 (56)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 55 (55)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_002                                                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_width_adapter:width_adapter_003|                                                              ; 44 (44)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 43 (43)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_003                                                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_width_adapter:width_adapter_005|                                                              ; 25 (25)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 24 (24)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005                                                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_width_adapter:width_adapter_006|                                                              ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_006                                                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_width_adapter:width_adapter_007|                                                              ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_007                                                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_width_adapter:width_adapter_008|                                                              ; 17 (17)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_008                                                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_width_adapter:width_adapter_009|                                                              ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 16 (16)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_009                                                                                                                                                                                                                                                                     ; t_vga_v1     ;
;          |altera_merlin_width_adapter:width_adapter|                                                                  ; 23 (23)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 22 (22)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                                                         ; t_vga_v1     ;
;          |altera_reset_controller:rst_controller_002|                                                                 ; 5 (1)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 3 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                              ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                             ; t_vga_v1     ;
;          |altera_reset_controller:rst_controller_003|                                                                 ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                             ; t_vga_v1     ;
;          |altera_reset_controller:rst_controller|                                                                     ; 9 (6)       ; 9 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (4)             ; 3 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                 ; t_vga_v1     ;
;          |t_vga_v1_FIFO_dual_clock:fifo_dual_clock|                                                                   ; 115 (3)     ; 96 (0)                    ; 0 (0)         ; 1664        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (3)       ; 46 (0)            ; 50 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock                                                                                                                                                                                                                                                                          ; t_vga_v1     ;
;             |dcfifo:Data_FIFO|                                                                                        ; 112 (0)     ; 96 (0)                    ; 0 (0)         ; 1664        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 46 (0)            ; 50 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO                                                                                                                                                                                                                                                         ; work         ;
;                |dcfifo_5oj1:auto_generated|                                                                           ; 112 (36)    ; 96 (27)                   ; 0 (0)         ; 1664        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (8)       ; 46 (18)           ; 50 (2)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated                                                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_bcb:wrptr_g_gray2bin|                                                                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_gray2bin_bcb:wrptr_g_gray2bin                                                                                                                                                                                              ; work         ;
;                   |a_gray2bin_bcb:ws_dgrp_gray2bin|                                                                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_gray2bin_bcb:ws_dgrp_gray2bin                                                                                                                                                                                              ; work         ;
;                   |a_graycounter_31c:wrptr_gp|                                                                        ; 16 (16)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 12 (12)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp                                                                                                                                                                                                   ; work         ;
;                   |a_graycounter_f86:rdptr_g1p|                                                                       ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 11 (11)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p                                                                                                                                                                                                  ; work         ;
;                   |alt_synch_pipe_7u7:rs_dgwp|                                                                        ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 4 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp                                                                                                                                                                                                   ; work         ;
;                      |dffpipe_1v8:dffpipe16|                                                                          ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 4 (4)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_7u7:rs_dgwp|dffpipe_1v8:dffpipe16                                                                                                                                                                             ; work         ;
;                   |alt_synch_pipe_8u7:ws_dgrp|                                                                        ; 16 (0)      ; 16 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp                                                                                                                                                                                                   ; work         ;
;                      |dffpipe_2v8:dffpipe20|                                                                          ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|alt_synch_pipe_8u7:ws_dgrp|dffpipe_2v8:dffpipe20                                                                                                                                                                             ; work         ;
;                   |altsyncram_7ku:fifo_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1664        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram                                                                                                                                                                                                      ; work         ;
;                   |cmpr_o16:rdempty_eq_comp_lsb|                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|cmpr_o16:rdempty_eq_comp_lsb                                                                                                                                                                                                 ; work         ;
;                   |cmpr_o16:rdempty_eq_comp_msb|                                                                      ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|cmpr_o16:rdempty_eq_comp_msb                                                                                                                                                                                                 ; work         ;
;                   |dffpipe_0v8:ws_brp|                                                                                ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_brp                                                                                                                                                                                                           ; work         ;
;                   |dffpipe_0v8:ws_bwp|                                                                                ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_0v8:ws_bwp                                                                                                                                                                                                           ; work         ;
;                   |dffpipe_c2e:rdaclr|                                                                                ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr                                                                                                                                                                                                           ; work         ;
;                   |mux_1u7:rdemp_eq_comp_lsb_mux|                                                                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                ; work         ;
;                   |mux_1u7:rdemp_eq_comp_msb_mux|                                                                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                ; work         ;
;          |t_vga_v1_LEDS:leds|                                                                                         ; 11 (11)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 4 (4)             ; 4 (4)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_LEDS:leds                                                                                                                                                                                                                                                                                                ; t_vga_v1     ;
;          |t_vga_v1_SW:sw|                                                                                             ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_SW:sw                                                                                                                                                                                                                                                                                                    ; t_vga_v1     ;
;          |t_vga_v1_addr_router:addr_router_001|                                                                       ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router_001                                                                                                                                                                                                                                                                              ; t_vga_v1     ;
;          |t_vga_v1_addr_router:addr_router|                                                                           ; 29 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router                                                                                                                                                                                                                                                                                  ; t_vga_v1     ;
;          |t_vga_v1_clk2nios:clk2nios|                                                                                 ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_clk2nios:clk2nios                                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|                                                                 ; 61 (61)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_demux:cmd_xbar_demux|                                                                     ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001|                                                                     ; 20 (17)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (12)      ; 1 (0)             ; 6 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002|                                                                     ; 12 (9)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 1 (0)             ; 4 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|                                                                     ; 58 (55)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (36)      ; 1 (0)             ; 20 (17)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_006|                                                                     ; 30 (27)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 25 (22)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_006                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_007|                                                                     ; 12 (9)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 0 (0)             ; 5 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_007                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_008|                                                                     ; 12 (9)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 1 (0)             ; 4 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_008                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_009|                                                                     ; 13 (10)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 1 (0)             ; 4 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_009                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_010|                                                                     ; 14 (11)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 1 (0)             ; 4 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_010                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_011|                                                                     ; 13 (10)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 0 (0)             ; 5 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_011                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_012|                                                                     ; 12 (9)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (6)        ; 1 (0)             ; 4 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_012                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_013|                                                                     ; 13 (10)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 0 (0)             ; 5 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_013                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_014|                                                                     ; 14 (11)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 1 (0)             ; 4 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_014                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_014|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_015|                                                                     ; 10 (7)      ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 0 (0)             ; 5 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_015                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_016|                                                                     ; 15 (12)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 0 (0)             ; 6 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_016                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_016|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux:cmd_xbar_mux|                                                                         ; 56 (53)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (4)        ; 1 (0)             ; 50 (47)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 5 (5)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                   ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|                                                                 ; 81 (73)     ; 8 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (16)      ; 0 (0)             ; 60 (55)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 10 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 5 (4)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                           ; t_vga_v1     ;
;                |altera_merlin_arb_adder:adder|                                                                        ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                             ; t_vga_v1     ;
;          |t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004|                                                                 ; 94 (91)     ; 5 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 0 (0)             ; 85 (82)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                           ; t_vga_v1     ;
;          |t_vga_v1_cpu_v1:cpu_v1|                                                                                     ; 1108 (727)  ; 582 (312)                 ; 0 (0)         ; 10240       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 473 (362)    ; 46 (1)            ; 589 (365)        ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1                                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|                                                 ; 380 (81)    ; 269 (80)                  ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (1)      ; 45 (1)            ; 224 (79)         ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci                                                                                                                                                                                                                                    ; t_vga_v1     ;
;                |t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|              ; 138 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (0)       ; 42 (0)            ; 54 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper                                                                                                                                            ; t_vga_v1     ;
;                   |sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy|                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 2 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy                                                                               ; work         ;
;                   |t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|             ; 49 (45)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 38 (36)           ; 11 (9)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk                                                      ; t_vga_v1     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|                   ; 87 (83)     ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 4 (2)             ; 43 (43)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck                                                            ; t_vga_v1     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |t_vga_v1_cpu_v1_nios2_avalon_reg:the_t_vga_v1_cpu_v1_nios2_avalon_reg|                                ; 9 (9)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 3 (3)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_avalon_reg:the_t_vga_v1_cpu_v1_nios2_avalon_reg                                                                                                                                                              ; t_vga_v1     ;
;                |t_vga_v1_cpu_v1_nios2_oci_break:the_t_vga_v1_cpu_v1_nios2_oci_break|                                  ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_oci_break:the_t_vga_v1_cpu_v1_nios2_oci_break                                                                                                                                                                ; t_vga_v1     ;
;                |t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug|                                  ; 11 (9)      ; 9 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 10 (9)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug                                                                                                                                                                ; t_vga_v1     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                               ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; work         ;
;                |t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|                                        ; 112 (112)   ; 49 (49)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 1 (1)             ; 49 (49)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem                                                                                                                                                                      ; t_vga_v1     ;
;                   |t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram                                                                                                   ; t_vga_v1     ;
;                      |altsyncram:the_altsyncram|                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                         |altsyncram_gn71:auto_generated|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gn71:auto_generated                                          ; work         ;
;             |t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a                                                                                                                                                                                                                     ; t_vga_v1     ;
;                |altsyncram:the_altsyncram|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; work         ;
;                   |altsyncram_cag1:auto_generated|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a|altsyncram:the_altsyncram|altsyncram_cag1:auto_generated                                                                                                                                                            ; work         ;
;             |t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b                                                                                                                                                                                                                     ; t_vga_v1     ;
;                |altsyncram:the_altsyncram|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; work         ;
;                   |altsyncram_dag1:auto_generated|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|altsyncram:the_altsyncram|altsyncram_dag1:auto_generated                                                                                                                                                            ; work         ;
;             |t_vga_v1_cpu_v1_test_bench:the_t_vga_v1_cpu_v1_test_bench|                                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_test_bench:the_t_vga_v1_cpu_v1_test_bench                                                                                                                                                                                                                                  ; t_vga_v1     ;
;          |t_vga_v1_data2nios:data2nios|                                                                               ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_data2nios:data2nios                                                                                                                                                                                                                                                                                      ; t_vga_v1     ;
;          |t_vga_v1_image1:image1|                                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1                                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;          |t_vga_v1_image1:image2|                                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 16 (16)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2                                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;          |t_vga_v1_jtag_uart_0:jtag_uart_0|                                                                           ; 162 (39)    ; 112 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (16)      ; 20 (1)            ; 102 (22)         ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                  ; t_vga_v1     ;
;             |alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|                                                ; 72 (72)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 19 (19)           ; 40 (40)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                         ; work         ;
;             |t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|                                         ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r                                                                                                                                                                                                                  ; t_vga_v1     ;
;                |scfifo:rfifo|                                                                                         ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                     ; work         ;
;                   |scfifo_1n21:auto_generated|                                                                        ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                          ; work         ;
;                      |a_dpfifo_8t21:dpfifo|                                                                           ; 26 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 20 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                     ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                     ; 14 (8)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 8 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ; work         ;
;                            |cntr_rj7:count_usedw|                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                        ; work         ;
;                         |cntr_fjb:rd_ptr_count|                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                               ; work         ;
;                         |cntr_fjb:wr_ptr|                                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                     ; work         ;
;                         |dpram_5h21:FIFOram|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                  ; work         ;
;                            |altsyncram_9tl1:altsyncram2|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                      ; work         ;
;             |t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w                                                                                                                                                                                                                  ; t_vga_v1     ;
;                |scfifo:wfifo|                                                                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                     ; work         ;
;                   |scfifo_1n21:auto_generated|                                                                        ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                          ; work         ;
;                      |a_dpfifo_8t21:dpfifo|                                                                           ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                     ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                     ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                             ; work         ;
;                            |cntr_rj7:count_usedw|                                                                     ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                        ; work         ;
;                         |cntr_fjb:rd_ptr_count|                                                                       ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                               ; work         ;
;                         |cntr_fjb:wr_ptr|                                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                     ; work         ;
;                         |dpram_5h21:FIFOram|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                  ; work         ;
;                            |altsyncram_9tl1:altsyncram2|                                                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                      ; work         ;
;          |t_vga_v1_pixel_buffer:pixel_buffer|                                                                         ; 244 (187)   ; 160 (125)                 ; 0 (0)         ; 640         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (62)      ; 0 (0)             ; 160 (125)        ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer                                                                                                                                                                                                                                                                                ; t_vga_v1     ;
;             |scfifo:Image_Buffer|                                                                                     ; 57 (0)      ; 35 (0)                    ; 0 (0)         ; 640         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (0)       ; 0 (0)             ; 35 (0)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer                                                                                                                                                                                                                                                            ; work         ;
;                |scfifo_vv91:auto_generated|                                                                           ; 57 (6)      ; 35 (2)                    ; 0 (0)         ; 640         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (4)       ; 0 (0)             ; 35 (2)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated                                                                                                                                                                                                                                 ; work         ;
;                   |a_dpfifo_kn31:dpfifo|                                                                              ; 51 (28)     ; 33 (13)                   ; 0 (0)         ; 640         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (15)      ; 0 (0)             ; 33 (13)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo                                                                                                                                                                                                            ; work         ;
;                      |altsyncram_jc81:FIFOram|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 640         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram                                                                                                                                                                                    ; work         ;
;                      |cntr_d5b:rd_ptr_msb|                                                                            ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_d5b:rd_ptr_msb                                                                                                                                                                                        ; work         ;
;                      |cntr_e5b:wr_ptr|                                                                                ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr                                                                                                                                                                                            ; work         ;
;                      |cntr_q57:usedw_counter|                                                                         ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter                                                                                                                                                                                     ; work         ;
;          |t_vga_v1_ram_onchip_memory:ram_onchip_memory|                                                               ; 9 (0)       ; 1 (0)                     ; 0 (0)         ; 163840      ; 40   ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 2 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory                                                                                                                                                                                                                                                                      ; t_vga_v1     ;
;             |altsyncram:the_altsyncram|                                                                               ; 9 (0)       ; 1 (0)                     ; 0 (0)         ; 163840      ; 40   ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 2 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                            ; work         ;
;                |altsyncram_86d1:auto_generated|                                                                       ; 9 (1)       ; 1 (1)                     ; 0 (0)         ; 163840      ; 40   ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 2 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated                                                                                                                                                                                                             ; work         ;
;                   |decode_1oa:decode3|                                                                                ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|decode_1oa:decode3                                                                                                                                                                                          ; work         ;
;                   |decode_1oa:deep_decode|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|decode_1oa:deep_decode                                                                                                                                                                                      ; work         ;
;                   |mux_ujb:mux2|                                                                                      ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|mux_ujb:mux2                                                                                                                                                                                                ; work         ;
;          |t_vga_v1_reset:clock_f_nios|                                                                                ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios                                                                                                                                                                                                                                                                                       ; t_vga_v1     ;
;          |t_vga_v1_reset:reset|                                                                                       ; 5 (5)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 2 (2)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:reset                                                                                                                                                                                                                                                                                              ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_001|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_002|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_005|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_005                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_006|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_006                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_007|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_007                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_010|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_010                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_011|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_011                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_015|                                                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_015                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_demux:rsp_xbar_demux|                                                                     ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_demux_003:rsp_xbar_demux_003|                                                             ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux_003:rsp_xbar_demux_003                                                                                                                                                                                                                                                                    ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_demux_004:rsp_xbar_demux_004|                                                             ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux_004:rsp_xbar_demux_004                                                                                                                                                                                                                                                                    ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_mux:rsp_xbar_mux_001|                                                                     ; 248 (248)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 218 (218)    ; 0 (0)             ; 30 (30)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;          |t_vga_v1_rsp_xbar_mux:rsp_xbar_mux|                                                                         ; 126 (126)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 0 (0)             ; 61 (61)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                ; t_vga_v1     ;
;          |t_vga_v1_sdram_controller:sdram_controller|                                                                 ; 352 (238)   ; 205 (119)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 147 (137)    ; 43 (2)            ; 162 (78)         ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;             |t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|           ; 137 (137)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 41 (41)           ; 86 (86)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module                                                                                                                                                                          ; t_vga_v1     ;
;          |t_vga_v1_sram_512:sram_512|                                                                                 ; 58 (58)     ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 58 (58)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512                                                                                                                                                                                                                                                                                        ; t_vga_v1     ;
;          |t_vga_v1_up_clocks:up_clocks|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks                                                                                                                                                                                                                                                                                      ; t_vga_v1     ;
;             |altpll:DE_Clock_Generator_System|                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System                                                                                                                                                                                                                                                     ; work         ;
;          |t_vga_v1_vga_controller:vga_controller|                                                                     ; 75 (16)     ; 57 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (1)       ; 14 (14)           ; 44 (1)           ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller                                                                                                                                                                                                                                                                            ; t_vga_v1     ;
;             |altera_up_avalon_video_vga_timing:VGA_Timing|                                                            ; 59 (59)     ; 42 (42)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 43 (43)          ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                                                                                                                                                               ; t_vga_v1     ;
;          |t_vga_v1_video_rgb_resampler:video_rgb_resampler|                                                           ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top_module|vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_video_rgb_resampler:video_rgb_resampler                                                                                                                                                                                                                                                                  ; t_vga_v1     ;
+-----------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+---------------+----------+---------------+---------------+-----------------------+-----------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO       ;
+---------------+----------+---------------+---------------+-----------------------+-----------+
; SRAM_DQ[0]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[1]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[2]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[3]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[4]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[5]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[6]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[7]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[8]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[9]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[10]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[11]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[12]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[13]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[14]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; SRAM_DQ[15]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; DRAM_DQ[0]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[1]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[2]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[3]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[4]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[5]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[6]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[7]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[8]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[9]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[10]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[11]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[12]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[13]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[14]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; DRAM_DQ[15]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; (0) 38 ps ;
; FL_DQ[0]      ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; FL_DQ[1]      ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; FL_DQ[2]      ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; FL_DQ[3]      ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; FL_DQ[4]      ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; FL_DQ[5]      ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; FL_DQ[6]      ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; FL_DQ[7]      ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --        ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --        ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --        ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[13] ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[14] ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[15] ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[16] ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_ADDR[17] ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_LB_N     ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_UB_N     ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_CE_N     ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_OE_N     ; Output   ; --            ; --            ; --                    ; --        ;
; SRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --        ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_BA_0     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_BA_1     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --        ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_LDQM     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_UDQM     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; (0) 38 ps ;
; FL_ADDR[0]    ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[1]    ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[2]    ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[3]    ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[4]    ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[5]    ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[6]    ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[7]    ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[8]    ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[9]    ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[10]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[11]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[12]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[13]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[14]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[15]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[16]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[17]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[18]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[19]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[20]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_ADDR[21]   ; Output   ; --            ; --            ; --                    ; --        ;
; FL_OE_N       ; Output   ; --            ; --            ; --                    ; --        ;
; FL_WE_N       ; Output   ; --            ; --            ; --                    ; --        ;
; FL_RST_N      ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[0]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[1]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[2]       ; Output   ; --            ; --            ; --                    ; --        ;
; LEDR[3]       ; Output   ; --            ; --            ; --                    ; --        ;
; CLOCK_50      ; Input    ; --            ; --            ; --                    ; --        ;
; KEY[0]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --        ;
; SW[0]         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --        ;
; SW[2]         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --        ;
; SW[1]         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --        ;
+---------------+----------+---------------+---------------+-----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; SRAM_DQ[0]                                                                                                                                                                                                                             ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[0]                                                                                                                                                    ; 0                 ; 6       ;
; SRAM_DQ[1]                                                                                                                                                                                                                             ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[1]                                                                                                                                                    ; 0                 ; 6       ;
; SRAM_DQ[2]                                                                                                                                                                                                                             ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[2]                                                                                                                                                    ; 1                 ; 6       ;
; SRAM_DQ[3]                                                                                                                                                                                                                             ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[3]                                                                                                                                                    ; 1                 ; 6       ;
; SRAM_DQ[4]                                                                                                                                                                                                                             ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[4]                                                                                                                                                    ; 1                 ; 6       ;
; SRAM_DQ[5]                                                                                                                                                                                                                             ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[5]                                                                                                                                                    ; 1                 ; 6       ;
; SRAM_DQ[6]                                                                                                                                                                                                                             ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[6]                                                                                                                                                    ; 0                 ; 6       ;
; SRAM_DQ[7]                                                                                                                                                                                                                             ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[7]                                                                                                                                                    ; 0                 ; 6       ;
; SRAM_DQ[8]                                                                                                                                                                                                                             ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[8]                                                                                                                                                    ; 0                 ; 6       ;
; SRAM_DQ[9]                                                                                                                                                                                                                             ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[9]                                                                                                                                                    ; 0                 ; 6       ;
; SRAM_DQ[10]                                                                                                                                                                                                                            ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[10]                                                                                                                                                   ; 1                 ; 6       ;
; SRAM_DQ[11]                                                                                                                                                                                                                            ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[11]                                                                                                                                                   ; 0                 ; 6       ;
; SRAM_DQ[12]                                                                                                                                                                                                                            ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[12]                                                                                                                                                   ; 0                 ; 6       ;
; SRAM_DQ[13]                                                                                                                                                                                                                            ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[13]                                                                                                                                                   ; 0                 ; 6       ;
; SRAM_DQ[14]                                                                                                                                                                                                                            ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[14]                                                                                                                                                   ; 0                 ; 6       ;
; SRAM_DQ[15]                                                                                                                                                                                                                            ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdata[15]                                                                                                                                                   ; 0                 ; 6       ;
; DRAM_DQ[0]                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                                                            ;                   ;         ;
; FL_DQ[0]                                                                                                                                                                                                                               ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[0]~feeder ; 1                 ; 6       ;
; FL_DQ[1]                                                                                                                                                                                                                               ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[1]~feeder ; 1                 ; 6       ;
; FL_DQ[2]                                                                                                                                                                                                                               ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[2]~feeder ; 0                 ; 6       ;
; FL_DQ[3]                                                                                                                                                                                                                               ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[3]        ; 0                 ; 6       ;
; FL_DQ[4]                                                                                                                                                                                                                               ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[4]~feeder ; 0                 ; 6       ;
; FL_DQ[5]                                                                                                                                                                                                                               ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[5]        ; 1                 ; 6       ;
; FL_DQ[6]                                                                                                                                                                                                                               ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[6]~feeder ; 1                 ; 6       ;
; FL_DQ[7]                                                                                                                                                                                                                               ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[7]        ; 0                 ; 6       ;
; CLOCK_50                                                                                                                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                 ;                   ;         ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                             ; 1                 ; 6       ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                              ; 1                 ; 6       ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                 ; 1                 ; 6       ;
;      - vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                              ; 1                 ; 6       ;
; SW[0]                                                                                                                                                                                                                                  ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                  ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                  ;                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                    ; PIN_L1             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                      ; PIN_R22            ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y14_N0     ; 183     ; Clock                                 ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y14_N0     ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; clk_f_nios_edge                                                                                                                                                                                                                                                                                                             ; LCCOMB_X14_Y12_N18 ; 11      ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; clk_f_nios_median                                                                                                                                                                                                                                                                                                           ; LCCOMB_X14_Y12_N8  ; 16      ; Clock                                 ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; clk_f_nios_thr                                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y12_N22 ; 8       ; Clock                                 ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; delta_frame:DeltaFrame|LessThan0~14                                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y12_N14 ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; edge_detec:EdgeDetection|c_reg.c2                                                                                                                                                                                                                                                                                           ; LCFF_X35_Y15_N5    ; 3       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; edge_detec:EdgeDetection|c_reg.c4                                                                                                                                                                                                                                                                                           ; LCFF_X35_Y15_N25   ; 3       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; filter_medium:FilterMedian|c_reg.c8                                                                                                                                                                                                                                                                                         ; LCFF_X38_Y14_N21   ; 2       ; Latch enable                          ; no     ; --                   ; --               ; --                        ;
; filter_medium:FilterMedian|c_reg.c_wait                                                                                                                                                                                                                                                                                     ; LCFF_X38_Y14_N31   ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                       ; LCFF_X37_Y17_N13   ; 70      ; Async. clear                          ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                            ; LCCOMB_X35_Y18_N18 ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                              ; LCCOMB_X35_Y18_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                            ; LCCOMB_X37_Y17_N24 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4                                                                                                                                                                                                                               ; LCCOMB_X36_Y18_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                              ; LCCOMB_X36_Y18_N22 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                                                                                                               ; LCCOMB_X37_Y16_N2  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                                                                              ; LCCOMB_X37_Y16_N30 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                                                 ; LCCOMB_X35_Y17_N14 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16                                                                                                                                                                                                                                          ; LCCOMB_X35_Y18_N30 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                                                                                                                                                                          ; LCCOMB_X34_Y18_N6  ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                                    ; LCCOMB_X37_Y15_N26 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                        ; LCCOMB_X37_Y16_N6  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                        ; LCCOMB_X36_Y16_N14 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~18                                                                                                                                                                                                                         ; LCCOMB_X32_Y14_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                                    ; LCCOMB_X31_Y14_N4  ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                                    ; LCCOMB_X31_Y14_N22 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                            ; LCFF_X37_Y15_N7    ; 12      ; Async. clear                          ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                           ; LCFF_X37_Y15_N3    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                            ; LCFF_X37_Y15_N19   ; 43      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                            ; LCFF_X37_Y17_N17   ; 45      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                            ; LCFF_X37_Y17_N27   ; 14      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                     ; LCCOMB_X37_Y15_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                           ; LCFF_X38_Y16_N9    ; 33      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|WideNor0~2                                                                                                            ; LCCOMB_X35_Y1_N14  ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[7]~0                                                                                                  ; LCCOMB_X26_Y4_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WAIT_COMMAND                                                                                          ; LCFF_X35_Y1_N25    ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                                                                                                 ; LCFF_X35_Y1_N19    ; 12      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|Selector5~0                                                                                                       ; LCCOMB_X31_Y4_N26  ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]~1                                                                                                ; LCCOMB_X33_Y4_N18  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND                                                                                      ; LCFF_X30_Y7_N9     ; 37      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|erase_register[0]~0                                                                                                                                                                                                      ; LCCOMB_X27_Y9_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|erase_register[16]~2                                                                                                                                                                                                     ; LCCOMB_X27_Y9_N4   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|erase_register[28]~3                                                                                                                                                                                                     ; LCCOMB_X27_Y9_N10  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|erase_register[8]~1                                                                                                                                                                                                      ; LCCOMB_X27_Y9_N2   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|present_state.s_WAIT                                                                                                                                                                                                     ; LCFF_X29_Y11_N11   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|read_data[17]~0                                                                                                                                                                                                          ; LCCOMB_X30_Y10_N2  ; 70      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:clk2nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                    ; LCCOMB_X30_Y20_N16 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:clock_f_nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                ; LCCOMB_X26_Y19_N30 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                       ; LCCOMB_X29_Y16_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:data2nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                   ; LCCOMB_X25_Y18_N12 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:flash_memory_flash_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                        ; LCCOMB_X27_Y12_N20 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:flash_memory_flash_erase_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                               ; LCCOMB_X26_Y10_N2  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:image1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                      ; LCCOMB_X23_Y16_N0  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:image2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                      ; LCCOMB_X23_Y15_N30 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                  ; LCCOMB_X33_Y17_N30 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                        ; LCCOMB_X26_Y16_N18 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                              ; LCCOMB_X36_Y13_N16 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:ram_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                           ; LCCOMB_X25_Y13_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:reset_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                       ; LCCOMB_X25_Y18_N18 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                   ; LCCOMB_X10_Y12_N10 ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208                                                                                                                                                                                ; LCCOMB_X9_Y12_N0   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209                                                                                                                                                                                ; LCCOMB_X9_Y12_N18  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210                                                                                                                                                                                ; LCCOMB_X9_Y12_N28  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211                                                                                                                                                                                ; LCCOMB_X9_Y12_N6   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212                                                                                                                                                                                ; LCCOMB_X9_Y12_N16  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213                                                                                                                                                                                ; LCCOMB_X9_Y12_N26  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214                                                                                                                                                                                ; LCCOMB_X9_Y12_N4   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215                                                                                                                                                                                ; LCCOMB_X9_Y12_N22  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                                                                                  ; LCCOMB_X9_Y12_N8   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                ; LCCOMB_X33_Y20_N28 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                ; LCCOMB_X33_Y20_N16 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                ; LCCOMB_X34_Y20_N28 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                ; LCCOMB_X34_Y20_N16 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                ; LCCOMB_X35_Y20_N18 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                ; LCCOMB_X35_Y20_N4  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                ; LCCOMB_X35_Y20_N14 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~5                                                                                                                                                                            ; LCCOMB_X35_Y20_N26 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                       ; LCCOMB_X13_Y9_N10  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always1~0                                                                                                                                                                       ; LCCOMB_X12_Y9_N14  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]~1                                                                                                                                                                   ; LCCOMB_X13_Y9_N0   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                         ; LCCOMB_X13_Y9_N2   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                         ; LCCOMB_X15_Y20_N20 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                     ; LCCOMB_X14_Y21_N2  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                          ; LCCOMB_X26_Y17_N10 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                            ; LCCOMB_X31_Y19_N30 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                        ; LCCOMB_X35_Y20_N10 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                 ; LCCOMB_X13_Y9_N16  ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_001|address_reg[4]~0                                                                                                                                                                                                                        ; LCCOMB_X30_Y11_N22 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                                                 ; LCFF_X30_Y17_N29   ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_002|address_reg[8]~1                                                                                                                                                                                                                        ; LCCOMB_X25_Y17_N6  ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                                 ; LCFF_X25_Y17_N3    ; 62      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_003|data_reg[14]~0                                                                                                                                                                                                                          ; LCCOMB_X34_Y11_N18 ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_003|use_reg                                                                                                                                                                                                                                 ; LCFF_X30_Y20_N13   ; 66      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter|address_reg[9]~1                                                                                                                                                                                                                            ; LCCOMB_X30_Y14_N6  ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                     ; LCFF_X30_Y14_N3    ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                         ; LCFF_X22_Y26_N25   ; 26      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_002|merged_reset~0                                                                                                                                                                                                                             ; LCCOMB_X26_Y4_N20  ; 6       ; Async. clear                          ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                         ; LCFF_X26_Y4_N9     ; 530     ; Async. clear                          ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                     ; LCFF_X27_Y13_N9    ; 152     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                     ; LCFF_X27_Y13_N9    ; 986     ; Async. clear                          ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                 ; LCFF_X27_Y13_N15   ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|comb~0                                                                                                                                                                                                                                       ; LCCOMB_X16_Y8_N6   ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|comb~2                                                                                                                                                                                                                                       ; LCCOMB_X18_Y9_N0   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]                                                                                                                                                                    ; LCFF_X24_Y26_N1    ; 12      ; Async. clear                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                   ; LCCOMB_X18_Y9_N20  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_LEDS:leds|always0~1                                                                                                                                                                                                                                                          ; LCCOMB_X27_Y16_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X32_Y17_N10 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X32_Y17_N6  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X32_Y15_N20 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X32_Y15_N10 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X29_Y13_N30 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X29_Y13_N26 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X27_Y12_N28 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_006|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X27_Y12_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X29_Y15_N28 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_007|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X29_Y15_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X27_Y17_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_008|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X27_Y17_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X25_Y19_N6  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_009|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X26_Y16_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X33_Y16_N18 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_010|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X33_Y16_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]~2                                                                                                                                                                                             ; LCCOMB_X31_Y18_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_011|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X30_Y18_N22 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_012|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X27_Y18_N22 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_012|update_grant~2                                                                                                                                                                                                                                 ; LCCOMB_X26_Y18_N16 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X30_Y19_N14 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_013|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X30_Y19_N6  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X33_Y18_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_014|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X31_Y20_N20 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X32_Y21_N18 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_015|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X32_Y18_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                             ; LCCOMB_X33_Y19_N24 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_016|update_grant~1                                                                                                                                                                                                                                 ; LCCOMB_X31_Y19_N8  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                 ; LCCOMB_X30_Y15_N4  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                     ; LCCOMB_X30_Y15_N26 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                         ; LCCOMB_X26_Y20_N14 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|saved_grant[1]                                                                                                                                                                                                                             ; LCFF_X26_Y20_N11   ; 45      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|update_grant~1                                                                                                                                                                                                                             ; LCCOMB_X25_Y20_N16 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                         ; LCCOMB_X34_Y17_N16 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004|update_grant~0                                                                                                                                                                                                                             ; LCCOMB_X34_Y15_N0  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[4]                                                                                                                                                                                                                                                        ; LCFF_X20_Y14_N21   ; 40      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_alu_result~14                                                                                                                                                                                                                                                ; LCCOMB_X18_Y15_N16 ; 55      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_new_inst                                                                                                                                                                                                                                                     ; LCFF_X15_Y19_N13   ; 44      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_valid                                                                                                                                                                                                                                                        ; LCFF_X15_Y19_N7    ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                              ; LCCOMB_X22_Y18_N0  ; 22      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_valid~0                                                                                                                                                                                                                                                      ; LCCOMB_X22_Y14_N24 ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_hi_imm16                                                                                                                                                                                                                                                ; LCFF_X13_Y17_N29   ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_shift_rot                                                                                                                                                                                                                                               ; LCFF_X15_Y18_N23   ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_src1~19                                                                                                                                                                                                                                                      ; LCCOMB_X15_Y19_N0  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_src2_hi~0                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y16_N12 ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_rf_wren                                                                                                                                                                                                                                                      ; LCCOMB_X18_Y19_N20 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                                    ; LCCOMB_X15_Y18_N20 ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_valid                                                                                                                                                                                                                                                        ; LCFF_X15_Y19_N11   ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                          ; LCCOMB_X15_Y15_N8  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_ld_byte1_data_en~0                                                                                                                                                                                                                                          ; LCCOMB_X15_Y15_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_ld_rshift8~1                                                                                                                                                                                                                                                ; LCCOMB_X15_Y15_N30 ; 32      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|address[8]                                                                                                                                                                                             ; LCFF_X30_Y15_N23   ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy|virtual_state_sdr~0                               ; LCCOMB_X31_Y14_N26 ; 39      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy|virtual_state_uir~0                               ; LCCOMB_X31_Y14_N6  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jxuir                    ; LCFF_X31_Y14_N25   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|take_action_ocimem_a     ; LCCOMB_X23_Y7_N10  ; 15      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; LCCOMB_X26_Y8_N10  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|take_action_ocimem_b     ; LCCOMB_X23_Y7_N8   ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|take_no_action_break_a~0 ; LCCOMB_X26_Y8_N0   ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|update_jdo_strobe        ; LCFF_X23_Y7_N17    ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|sr[2]~13                       ; LCCOMB_X31_Y14_N20 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|sr[34]~29                      ; LCCOMB_X25_Y9_N28  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|sr[36]~21                      ; LCCOMB_X25_Y9_N14  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_avalon_reg:the_t_vga_v1_cpu_v1_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                  ; LCCOMB_X20_Y10_N0  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|MonDReg[0]~9                                                                                                                             ; LCCOMB_X23_Y7_N28  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|ociram_wr_en                                                                                                                             ; LCCOMB_X22_Y9_N22  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|always0~1                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y16_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|always0~1                                                                                                                                                                                                                                                      ; LCCOMB_X30_Y18_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                     ; LCCOMB_X24_Y21_N10 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                               ; LCCOMB_X26_Y21_N2  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0                                                                                                                                                                                  ; LCCOMB_X27_Y21_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                             ; LCCOMB_X27_Y21_N14 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                            ; LCCOMB_X24_Y14_N24 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                              ; LCFF_X24_Y14_N23   ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|ien_AF~0                                                                                                                                                                                                                                             ; LCCOMB_X24_Y14_N6  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                              ; LCCOMB_X24_Y21_N22 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                               ; LCFF_X23_Y17_N25   ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                             ; LCCOMB_X23_Y21_N14 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                             ; LCCOMB_X24_Y17_N6  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                             ; LCCOMB_X23_Y21_N6  ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|always2~2                                                                                                                                                                                                                                          ; LCCOMB_X34_Y13_N4  ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|back_buf_start_address[0]~3                                                                                                                                                                                                                        ; LCCOMB_X34_Y12_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|back_buf_start_address[14]~12                                                                                                                                                                                                                      ; LCCOMB_X34_Y12_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|back_buf_start_address[17]~21                                                                                                                                                                                                                      ; LCCOMB_X34_Y12_N24 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|back_buf_start_address[27]~29                                                                                                                                                                                                                      ; LCCOMB_X34_Y12_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|buffer_start_address[12]~2                                                                                                                                                                                                                         ; LCCOMB_X35_Y14_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|fifo_write                                                                                                                                                                                                                                         ; LCCOMB_X16_Y6_N2   ; 6       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pending_reads[3]~11                                                                                                                                                                                                                                ; LCCOMB_X35_Y13_N4  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[4]~23                                                                                                                                                                                                                                ; LCCOMB_X37_Y13_N26 ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[4]~24                                                                                                                                                                                                                                ; LCCOMB_X37_Y14_N6  ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_d5b:rd_ptr_msb|_~0                                                                                                                                                        ; LCCOMB_X16_Y6_N14  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|_~0                                                                                                                                                            ; LCCOMB_X16_Y6_N28  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|_~0                                                                                                                                                     ; LCCOMB_X15_Y6_N14  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|rd_ptr_lsb~1                                                                                                                                                                   ; LCCOMB_X16_Y8_N30  ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|slave_readdata[14]~11                                                                                                                                                                                                                              ; LCCOMB_X36_Y13_N6  ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|decode_1oa:decode3|eq_node[0]                                                                                                                                                   ; LCCOMB_X27_Y13_N22 ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|decode_1oa:decode3|eq_node[1]~0                                                                                                                                                 ; LCCOMB_X27_Y13_N12 ; 8       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|decode_1oa:deep_decode|eq_node[0]                                                                                                                                               ; LCCOMB_X27_Y13_N16 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|decode_1oa:deep_decode|eq_node[1]                                                                                                                                               ; LCCOMB_X27_Y13_N14 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|data_out                                                                                                                                                                                                                                                  ; LCFF_X29_Y19_N11   ; 8       ; Clock                                 ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:reset|data_out                                                                                                                                                                                                                                                         ; LCFF_X27_Y14_N31   ; 43      ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux_003:rsp_xbar_demux_003|src0_valid~0                                                                                                                                                                                                                           ; LCCOMB_X14_Y13_N26 ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux_003:rsp_xbar_demux_003|src1_valid~0                                                                                                                                                                                                                           ; LCCOMB_X14_Y13_N0  ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux_004:rsp_xbar_demux_004|src0_valid~0                                                                                                                                                                                                                           ; LCCOMB_X10_Y12_N2  ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux_004:rsp_xbar_demux_004|src1_valid~0                                                                                                                                                                                                                           ; LCCOMB_X10_Y12_N0  ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|Selector27~6                                                                                                                                                                                                                               ; LCCOMB_X14_Y8_N6   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|Selector34~2                                                                                                                                                                                                                               ; LCCOMB_X12_Y8_N6   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|WideOr16~0                                                                                                                                                                                                                                 ; LCCOMB_X10_Y8_N20  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|active_rnw~3                                                                                                                                                                                                                               ; LCCOMB_X13_Y8_N24  ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                                                                                                                  ; LCCOMB_X34_Y15_N28 ; 18      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[0]~2                                                                                                                                                                                                                                ; LCCOMB_X12_Y8_N0   ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_state.000000010                                                                                                                                                                                                                          ; LCFF_X13_Y8_N1     ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|entry_0[40]~0                                                                                                                                ; LCCOMB_X35_Y11_N4  ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|entry_1[40]~0                                                                                                                                ; LCCOMB_X35_Y11_N18 ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                                                                                                                   ; LCFF_X25_Y20_N9    ; 16      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk0                                                                                                                                                                                                                   ; PLL_1              ; 2389    ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk2                                                                                                                                                                                                                   ; PLL_1              ; 100     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]~12                                                                                                                                                                                ; LCCOMB_X18_Y26_N26 ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]~22                                                                                                                                                                               ; LCCOMB_X22_Y26_N24 ; 20      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_video_rgb_resampler:video_rgb_resampler|stream_out_data[6]~1                                                                                                                                                                                                                 ; LCCOMB_X16_Y8_N28  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                        ; JTAG_X1_Y14_N0     ; 183     ; Global Clock         ; GCLK0            ; --                        ;
; clk_f_nios_edge                                                                                                                                                     ; LCCOMB_X14_Y12_N18 ; 11      ; Global Clock         ; GCLK1            ; --                        ;
; clk_f_nios_median                                                                                                                                                   ; LCCOMB_X14_Y12_N8  ; 16      ; Global Clock         ; GCLK11           ; --                        ;
; clk_f_nios_thr                                                                                                                                                      ; LCCOMB_X14_Y12_N22 ; 8       ; Global Clock         ; GCLK12           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                               ; LCFF_X37_Y17_N13   ; 70      ; Global Clock         ; GCLK6            ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                    ; LCFF_X37_Y15_N7    ; 12      ; Global Clock         ; GCLK4            ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_002|merged_reset~0                                                                     ; LCCOMB_X26_Y4_N20  ; 6       ; Global Clock         ; GCLK15           ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; LCFF_X26_Y4_N9     ; 530     ; Global Clock         ; GCLK13           ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller|r_sync_rst                                                                             ; LCFF_X27_Y13_N9    ; 986     ; Global Clock         ; GCLK14           ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0]            ; LCFF_X24_Y26_N1    ; 12      ; Global Clock         ; GCLK8            ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|data_out                                                                                          ; LCFF_X29_Y19_N11   ; 8       ; Global Clock         ; GCLK10           ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:reset|data_out                                                                                                 ; LCFF_X27_Y14_N31   ; 43      ; Global Clock         ; GCLK9            ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk0                                                           ; PLL_1              ; 2389    ; Global Clock         ; GCLK3            ; --                        ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk2                                                           ; PLL_1              ; 100     ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                        ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                     ; 151     ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                         ; 94      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                                ; 75      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|read_data[17]~0                                                                                                                                                                                                          ; 70      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_003|use_reg                                                                                                                                                                                                                                 ; 66      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|take_no_action_break_a~0 ; 64      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                                 ; 62      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_006|saved_grant[1]                                                                                                                                                                                                                                 ; 61      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004|saved_grant[1]                                                                                                                                                                                                                             ; 60      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_alu_result~14                                                                                                                                                                                                                                                ; 55      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|saved_grant[1]                                                                                                                                                                                                                                 ; 54      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                     ; 51      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[0]~1                                                                                                                                                                        ; 49      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[1]~0                                                                                                                                                                        ; 49      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|present_state.s_WRITE_NEXT_BYTE                                                                                                                                                                                          ; 48      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|present_state.s_READ_NEXT_BYTE                                                                                                                                                                                           ; 48      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|jtag_ram_access                                                                                                                          ; 46      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                            ; 45      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|saved_grant[1]                                                                                                                                                                                                                             ; 45      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004|saved_grant[0]                                                                                                                                                                                                                             ; 44      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_new_inst                                                                                                                                                                                                                                                     ; 44      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_state.000010000                                                                                                                                                                                                                          ; 44      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                            ; 43      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                 ; 42      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|rd_address                                                                                                                                   ; 42      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|entry_0[40]~0                                                                                                                                ; 41      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|entry_1[40]~0                                                                                                                                ; 41      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|active_rnw~3                                                                                                                                                                                                                               ; 41      ;
; ~GND                                                                                                                                                                                                                                                                                                                        ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[47]                                                                                                                                                                                                                                   ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[46]                                                                                                                                                                                                                                   ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[45]                                                                                                                                                                                                                                   ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[44]                                                                                                                                                                                                                                   ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[43]                                                                                                                                                                                                                                   ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[42]                                                                                                                                                                                                                                   ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[41]                                                                                                                                                                                                                                   ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[40]                                                                                                                                                                                                                                   ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[39]                                                                                                                                                                                                                                   ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[38]                                                                                                                                                                                                                                   ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[4]                                                                                                                                                                                                                                                        ; 40      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|update_jdo_strobe        ; 39      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_003|data_reg[14]~0                                                                                                                                                                                                                          ; 39      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy|virtual_state_sdr~0                               ; 39      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:data2nios_s1_translator|waitrequest_reset_override                                                                                                                                                                                                     ; 38      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|address_reg_a[0]                                                                                                                                                                ; 37      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WAIT_COMMAND                                                                                      ; 37      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|address[8]                                                                                                                                                                                             ; 36      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                               ; 35      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                                        ; 35      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_ld                                                                                                                                                                                                                                                      ; 35      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_002|address_reg[8]~1                                                                                                                                                                                                                        ; 35      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|always3~0                                                                                                                                                                                                                                          ; 35      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_valid~0                                                                                                                                                                                                                                                      ; 34      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux|src1_valid                                                                                                                                                                                                                                     ; 34      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux_003:rsp_xbar_demux_003|src1_valid~0                                                                                                                                                                                                                           ; 34      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_agent:cpu_v1_data_master_translator_avalon_universal_master_0_agent|cp_valid                                                                                                                                                                                     ; 34      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                           ; 33      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|take_action_ocimem_b     ; 33      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_logic_op[0]                                                                                                                                                                                                                                                  ; 33      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_ld_rshift8~1                                                                                                                                                                                                                                                ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[49]                                                                                                                                                                                                                                   ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[48]                                                                                                                                                                                                                                   ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|decode_1oa:deep_decode|eq_node[0]                                                                                                                                               ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|decode_1oa:decode3|eq_node[0]                                                                                                                                                   ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|MonDReg[0]~9                                                                                                                             ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|jtag_ram_rd_d1                                                                                                                           ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[36]                  ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[37]                  ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_shift_rot_right                                                                                                                                                                                                                                         ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_src1~19                                                                                                                                                                                                                                                      ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_src2_use_imm                                                                                                                                                                                                                                                 ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_002|src0_valid                                                                                                                                                                                                                                 ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_007|src1_valid                                                                                                                                                                                                                                 ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_logic_op[1]                                                                                                                                                                                                                                                  ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|buffer_start_address[12]~2                                                                                                                                                                                                                         ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_state.000000010                                                                                                                                                                                                                          ; 32      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|readdata~0                                                                                                                                                                                             ; 31      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|slave_readdata[14]~11                                                                                                                                                                                                                              ; 31      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_007|src0_valid                                                                                                                                                                                                                                 ; 31      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_006|src0_valid                                                                                                                                                                                                                                 ; 31      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_006|src1_valid                                                                                                                                                                                                                                 ; 31      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux|src0_valid                                                                                                                                                                                                                                     ; 30      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                                                 ; 30      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[0]                                                                                                  ; 30      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|saved_grant[2]                                                                                                                                                                                                                             ; 30      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[2]                                                                                                  ; 30      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[20]~0                                                                                                                                                                                                                                                     ; 29      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_006|saved_grant[0]                                                                                                                                                                                                                                 ; 29      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:ram_onchip_memory_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                              ; 29      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_ld_aligning_data                                                                                                                                                                                                                                            ; 28      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux_003:rsp_xbar_demux_003|src0_valid~0                                                                                                                                                                                                                           ; 28      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_shift_rot                                                                                                                                                                                                                                               ; 28      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_translator:cpu_v1_instruction_master_translator|uav_read                                                                                                                                                                                                         ; 28      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_logic                                                                                                                                                                                                                                                   ; 27      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_alu_sub                                                                                                                                                                                                                                                      ; 27      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[5]                                                                                                                                                                                                                                                ; 27      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[4]                                                                                                                                                                                                                                                ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                 ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|process_2~0                                                                                                                                                                                                              ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|present_state.s_WAIT                                                                                                                                                                                                     ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_002|src1_valid                                                                                                                                                                                                                                 ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:ram_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                              ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_valid                                                                                                                                                                                                                                                        ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                         ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[3]                                                                                                                                                                                                                                                        ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                                                                                                     ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|saved_grant[0]                                                                                                                                                                                                                             ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[4]                                                                                                                                                                                                                                                        ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[2]                                                                                                                                                                                                                                                        ; 26      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|Selector5~0                                                                                                       ; 25      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002|src_data[38]                                                                                                                                                                                                                                   ; 25      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|refresh_request                                                                                                                                                                                                                            ; 25      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[6]                                                                                                                                                                                                                                                ; 25      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|process_0~1                                                                                                                                                                                                              ; 24      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CHIP                                                                                        ; 24      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_005|src0_valid                                                                                                                                                                                                                                 ; 24      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_001|src0_valid                                                                                                                                                                                                                                 ; 24      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_001|src1_valid                                                                                                                                                                                                                                 ; 24      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|readdatavalid                                                                                                                                                                                                                                              ; 24      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|command_cycle[1]                                                                                                  ; 24      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                               ; 23      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[14]                                                                                                                                                                                                                                                       ; 23      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[15]                                                                                                                                                                                                                                                       ; 23      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[2]                                                                                                                                                                                                                                                        ; 23      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_src1~18                                                                                                                                                                                                                                                      ; 23      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                     ; 23      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ERASE_CYCLE                                                                                       ; 23      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                ; 22      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|saved_grant[0]                                                                                                                                                                                                                                 ; 22      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux_004:rsp_xbar_demux_004|src1_valid~0                                                                                                                                                                                                                           ; 22      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                              ; 22      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                                    ; 22      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                                                           ; 22      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|o_address_to_flash~4                                                                                              ; 22      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_state.000000001                                                                                                                                                                                                                          ; 22      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|i_read                                                                                                                                                                                                                                                         ; 22      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_fill_bit~1                                                                                                                                                                                                                                                  ; 21      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_001|address_reg[4]~0                                                                                                                                                                                                                        ; 21      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                               ; 21      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux_004:rsp_xbar_demux_004|src0_valid~0                                                                                                                                                                                                                           ; 21      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                              ; 21      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                       ; 21      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_translator:cpu_v1_instruction_master_translator|read_accepted                                                                                                                                                                                                    ; 21      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_test_bench:the_t_vga_v1_cpu_v1_test_bench|d_write                                                                                                                                                                                              ; 21      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]~22                                                                                                                                                                               ; 20      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_005|src1_valid                                                                                                                                                                                                                                 ; 20      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|slave_readdata~12                                                                                                                                                                                                                                  ; 20      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                   ; 20      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[2]                                                                                                                                                                     ; 20      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[11]                                                                                                                                                                                                                                                       ; 20      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[3]                                                                                                                                                                                                                                                        ; 20      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|o_address_to_flash~0                                                                                              ; 20      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_state.001000000                                                                                                                                                                                                                          ; 20      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                ; 19      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                     ; 19      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[21]                                                                                                                                                                                                                                                       ; 19      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_valid                                                                                                                                                                                                                                                        ; 19      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[4]~24                                                                                                                                                                                                                                ; 19      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[4]~23                                                                                                                                                                                                                                ; 19      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|WideOr9~0                                                                                                                                                                                                                                  ; 19      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_translator:cpu_v1_data_master_translator|write_accepted                                                                                                                                                                                                          ; 19      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|always5~2                                                                                                                                                                                                                                  ; 18      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|sr[34]~29                      ; 18      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[1]                                                                                                                                                                                                                                                        ; 18      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux|saved_grant[0]                                                                                                                                                                                                                                     ; 18      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_008|out_valid~0                                                                                                                                                                                                                             ; 18      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005|out_valid~0                                                                                                                                                                                                                             ; 18      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_009|out_valid~0                                                                                                                                                                                                                             ; 18      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|init_done                                                                                                                                                                                                                                  ; 18      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[1]                                                                                                                                                                                                                                                        ; 18      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_rd_ptr[2]~2                                                                                                                                                                        ; 17      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_translator:cpu_v1_data_master_translator|uav_write~0                                                                                                                                                                                                             ; 17      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[5]                                                                                                                                                                                                                                                        ; 17      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[16]                                                                                                                                                                                                                                                       ; 17      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[0]                                                                                                                                                                                                                                                        ; 17      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_hi_imm16                                                                                                                                                                                                                                                ; 17      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                                                                                                                                 ; 17      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_006|out_valid~0                                                                                                                                                                                                                             ; 17      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter|address_reg[9]~1                                                                                                                                                                                                                            ; 17      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[3]                                                                                                                                                                                                                                                ; 17      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~215                                                                                                                                                                                ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~214                                                                                                                                                                                ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~213                                                                                                                                                                                ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~212                                                                                                                                                                                ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~211                                                                                                                                                                                ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~210                                                                                                                                                                                ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~209                                                                                                                                                                                ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem~208                                                                                                                                                                                ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|sr~27                          ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                              ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always1~0                                                                                                                                                                       ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                               ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                       ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_data[4]~0                                                                                                                                                                                                                                ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|take_action_ocimem_a~0   ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_src2_lo~0                                                                                                                                                                                                                                                    ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sram_512:sram_512|is_write                                                                                                                                                                                                                                                   ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_ACKNOWLEDGE                                                                                           ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router_001|Equal2~1                                                                                                                                                                                                                                         ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router|Equal2~1                                                                                                                                                                                                                                             ; 16      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_translator:cpu_v1_data_master_translator|uav_read                                                                                                                                                                                                                ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                   ; 15      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|take_action_ocimem_a     ; 15      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|empty_dff                                                                                                                                                                      ; 15      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_video_rgb_resampler:video_rgb_resampler|stream_out_data[6]~0                                                                                                                                                                                                                 ; 15      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_src2_hi~0                                                                                                                                                                                                                                                    ; 15      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:pixel_buffer_avalon_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                 ; 15      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                              ; 15      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[0]                                                                                                                                                                                                                                                        ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                            ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                   ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                   ; 14      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                             ; 14      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux_001|src_payload~46                                                                                                                                                                                                                                 ; 14      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[13]                                                                                                                                                                                                                                                       ; 14      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                               ; 14      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_valid                                                                                                                                                                              ; 14      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_state.100000000                                                                                                                                                                                                                          ; 14      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[6]                                                                                                                                                                                                                                                        ; 14      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[5]                                                                                                                                                                                                                                                        ; 14      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[2]                                                                                                                                                                                                                                                ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                   ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux_001|src_payload~119                                                                                                                                                                                                                                ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|always2~2                                                                                                                                                                                                                                          ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|always2~1                                                                                                                                                                                                                                          ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                              ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux|src_payload~41                                                                                                                                                                                                                                     ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[12]                                                                                                                                                                                                                                                       ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|sr[2]~13                       ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[0]                                                                                                                                                                                                                                                 ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|o_data_to_flash[0]~1                                                                                              ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|o_data_to_flash[7]~0                                                                                              ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE                                                                                       ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|entries[0]                                                                                                                                   ; 13      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                                                                                                                                                    ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                   ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                           ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                                                                                  ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|always2~0                                                                                                                                                                                                                                          ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                              ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WAIT_COMMAND                                                                                          ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|Equal0~4                                                                                                                                                                                                                                   ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                 ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_WRITE                                                                                                 ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[0]~2                                                                                                                                                                                                                                ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_state.000000100                                                                                                                                                                                                                          ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|pending~11                                                                                                                                                                                                                                 ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|entries[1]                                                                                                                                   ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_state.000001000                                                                                                                                                                                                                          ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[8]                                                                                                                                                                                                                                                ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[7]                                                                                                                                                                                                                                                ; 12      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[30]~26                                                                                                                                                                                                                                            ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|r_val~0                                                                                                                                                                                                                                              ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                            ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|Equal2~2                                                                                                                                                                                                                                                       ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                    ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_state.011                                                                                                                                                                                                                                ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_state.000                                                                                                                                                                                                                                ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_state.101                                                                                                                                                                                                                                ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                         ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:flash_memory_flash_data_translator|read_latency_shift_reg[0]                                                                                                                                                                                           ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                 ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_br_cmp                                                                                                                                                                                                                                                  ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[3]                                                                                                                                                                                                                                                 ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[2]                                                                                                                                                                                                                                                 ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[1]                                                                                                                                                                                                                                                 ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_addr[0]~0                                                                                                                                                                                                                                ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent|WideOr0~2                                                                                                                                                                              ; 11      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                                                                                                 ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                 ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[30]~25                                                                                                                                                                                                                                            ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[35]                                                                                                                                                                                                                                   ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[34]                                                                                                                                                                                                                                   ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[33]                                                                                                                                                                                                                                   ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]~12                                                                                                                                                                                ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[32]                                                                                                                                                                                                                                   ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|fifo_read~0                                                                                                                                                                                                                                        ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                              ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|comb~2                                                                                                                                                                                                                                       ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux|src_payload~15                                                                                                                                                                                                                                     ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[7]                                                                                                                                                                                                                                                 ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[6]                                                                                                                                                                                                                                                 ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[5]                                                                                                                                                                                                                                                 ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[4]                                                                                                                                                                                                                                                 ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_jmp_direct                                                                                                                                                                                                                                              ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[3]                                                                                                                                                         ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[2]                                                                                                                                                         ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|Equal133~0                                                                                                                                                                                                                                                     ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_015|src0_valid                                                                                                                                                                                                                                 ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:data2nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                     ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:image1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                        ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:clk2nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                      ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:flash_memory_flash_erase_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:flash_memory_flash_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                          ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|waitrequest                                                                                                                              ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:image2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                        ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:clock_f_nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                  ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:reset_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                         ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                            ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_010|src1_valid                                                                                                                                                                                                                                 ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:flash_memory_flash_erase_control_translator|read_latency_shift_reg[0]                                                                                                                                                                                  ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                               ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_rdctl_inst                                                                                                                                                                                                                                              ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_addr[11]                                                                                                                                                                                                                                 ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[9]                                                                                                                                                                                                                                                        ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[19]                                                                                                                                                                                                                                               ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[12]                                                                                                                                                                                                                                               ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[10]                                                                                                                                                                                                                                                       ; 10      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[11]                                                                                                                                                                                                                                               ; 10      ;
; SW[1]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; SW[0]                                                                                                                                                                                                                                                                                                                       ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                             ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                             ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell                                                                                                                                               ; 9       ;
; filter_medium:FilterMedian|data_raw_reg[4]                                                                                                                                                                                                                                                                                  ; 9       ;
; edge_detec:EdgeDetection|data_raw_reg[4]                                                                                                                                                                                                                                                                                    ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004|src_data[19]                                                                                                                                                                                                                               ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|f_select                                                                                                                                                                                                                                   ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                              ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                              ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                     ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|Equal0~0                                                                                                                                                                                                                                                       ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|Equal0~0                                                                                                                                                                                                                                                       ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                              ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                              ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                         ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|hbreak_enabled                                                                                                                                                                                                                                                 ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                              ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                              ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                         ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[7]                                                                                                                                                                                                                                                        ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[6]                                                                                                                                                                                                                                                        ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[8]                                                                                                                                                                                                                                                        ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[2]                                                                                                                                                         ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|comb~0                                                                                                                                                                                                                                       ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                       ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_state.010                                                                                                                                                                                                                                ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004|WideOr1                                                                                                                                                                                                                                    ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_count[1]                                                                                                                                                                                                                                 ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_010|src0_valid                                                                                                                                                                                                                                 ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[1]                                                                                                                                                                                                                                 ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|o_avalon_waitrequest~2                                                                                                                                                                                                   ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_007|saved_grant[0]                                                                                                                                                                                                                                 ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[1]                                                                                                                                                                                                                                 ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[1]                                                                                                                                                                                                                                 ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[1]                                                                                                                                                                                                                                 ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_008|saved_grant[1]                                                                                                                                                                                                                                 ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_011|src1_valid                                                                                                                                                                                                                                 ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:cpu_v1_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                          ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:clock_f_nios_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                   ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:clk2nios_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                       ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_015|src1_valid                                                                                                                                                                                                                                 ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_clk2nios:clk2nios|read_mux_out~0                                                                                                                                                                                                                                             ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router_001|Equal1~1                                                                                                                                                                                                                                         ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router|Equal1~1                                                                                                                                                                                                                                             ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_state.010000000                                                                                                                                                                                                                          ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|Equal1~0                                                                                                                                     ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_byteenable[0]                                                                                                                                                                                                                                                ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_byteenable[1]                                                                                                                                                                                                                                                ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_read                                                                                                                                                                                                                                                         ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[17]                                                                                                                                                                                                                                                       ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[20]                                                                                                                                                                                                                                               ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[10]                                                                                                                                                                                                                                               ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[8]                                                                                                                                                                                                                                                        ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[9]                                                                                                                                                                                                                                                ; 9       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[7]                                                                                                                                                                                                                                                        ; 9       ;
; SW[2]                                                                                                                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                   ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                              ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                             ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[15]                                                                                                                                                                                                                                ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[14]                                                                                                                                                                                                                                ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[13]                                                                                                                                                                                                                                ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[12]                                                                                                                                                                                                                                ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[11]                                                                                                                                                                                                                                ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[10]                                                                                                                                                                                                                                ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[9]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[8]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[7]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[6]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[5]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[4]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[3]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[2]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[1]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|za_data[0]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|wdata[4]~0                                                                                                                                                                                  ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|back_buf_start_address[27]~29                                                                                                                                                                                                                      ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|erase_register[28]~3                                                                                                                                                                                                     ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_data2nios:data2nios|Equal0~0                                                                                                                                                                                                                                                 ; 8       ;
; Mux13~2                                                                                                                                                                                                                                                                                                                     ; 8       ;
; Mux13~1                                                                                                                                                                                                                                                                                                                     ; 8       ;
; Mux11~2                                                                                                                                                                                                                                                                                                                     ; 8       ;
; Mux13~0                                                                                                                                                                                                                                                                                                                     ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|always0~1                                                                                                                                                                                                                                                      ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|always0~1                                                                                                                                                                                                                                                      ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_ld_byte1_data_en~0                                                                                                                                                                                                                                          ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_ld_byte0_data[0]~0                                                                                                                                                                                                                                          ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|erase_register[16]~2                                                                                                                                                                                                     ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|erase_register[8]~1                                                                                                                                                                                                      ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|erase_register[0]~0                                                                                                                                                                                                      ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|decode_1oa:deep_decode|eq_node[1]                                                                                                                                               ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|decode_1oa:decode3|eq_node[1]~0                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[7]~0                                                                                                  ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_agent:pixel_buffer_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent|av_readdatavalid~1                                                                                                                                                         ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_ACKNOWLEDGE                                                                                       ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004|src_payload[0]                                                                                                                                                                                                                             ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                                                                                                                                                                  ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|back_buf_start_address[17]~21                                                                                                                                                                                                                      ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[10]                                                                                                                                                                                                                                                ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|back_buf_start_address[14]~12                                                                                                                                                                                                                      ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|back_buf_start_address[0]~3                                                                                                                                                                                                                        ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[3]                                                                                                                                                         ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[0]                                                                                                                                                         ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[0]                                                                                                                                                         ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                   ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_demux:rsp_xbar_demux_011|src0_valid                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:ram_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                             ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|WideOr0~2                                                                                                                                                                                     ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_016|saved_grant[1]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:image2_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                         ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:flash_memory_flash_data_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                           ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|Selector1~0                                                                                                                                                                                                                                        ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router|Equal9~1                                                                                                                                                                                                                                             ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002|saved_grant[0]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_009|saved_grant[1]                                                                                                                                                                                                                                 ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_state.000100000                                                                                                                                                                                                                          ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux|src3_valid                                                                                                                                                                                                                                     ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src3_valid~0                                                                                                                                                                                                                               ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[13]                                                                                                                                                                                                                                                       ; 8       ;
; delta_frame:DeltaFrame|LessThan0~14                                                                                                                                                                                                                                                                                         ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[18]                                                                                                                                                                                                                                                       ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[22]                                                                                                                                                                                                                                               ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[23]                                                                                                                                                                                                                                               ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[24]                                                                                                                                                                                                                                               ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[15]                                                                                                                                                                                                                                               ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[14]                                                                                                                                                                                                                                               ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[12]                                                                                                                                                                                                                                                       ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[13]                                                                                                                                                                                                                                               ; 8       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[11]                                                                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                           ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                             ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|_~0                                                                                                                                                            ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|data_out[0]                                                                                                                                                                                                                                                    ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[23]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[22]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                          ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[21]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[20]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[19]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|_~0                                                                                                                                                     ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[13]~7                                                                                                                                                                  ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[12]~6                                                                                                                                                                  ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[5]~5                                                                                                                                                                   ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[14]~4                                                                                                                                                                  ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[15]~3                                                                                                                                                                  ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[7]~2                                                                                                                                                                   ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[6]~1                                                                                                                                                                   ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[35]                  ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_count[1]                                                                                                                                                                                                                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo|out_data[4]~0                                                                                                                                                                   ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|write                                                                                                                                                                                                  ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem~0                                                                                                                                                                                    ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|cp_ready~0                                                                                                                                                                                    ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[18]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[17]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[16]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[15]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[14]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[13]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[12]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[11]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[9]                                                                                                                                                                                                                                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[8]                                                                                                                                                                                                                                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[5]                                                                                                                                                         ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[4]                                                                                                                                                         ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[1]                                                                                                                                                         ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[5]                                                                                                                                                         ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[1]                                                                                                                                                         ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_byteenable[2]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_byteenable[3]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_015|saved_grant[0]                                                                                                                                                                                                                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_015|saved_grant[1]                                                                                                                                                                                                                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src10_valid~0                                                                                                                                                                                                                              ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_010|saved_grant[0]                                                                                                                                                                                                                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_014|saved_grant[1]                                                                                                                                                                                                                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_011|saved_grant[0]                                                                                                                                                                                                                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                              ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_012|saved_grant[0]                                                                                                                                                                                                                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_008|saved_grant[0]                                                                                                                                                                                                                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:flash_memory_flash_erase_control_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                  ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                        ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                               ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[0]                                                                                                                                                                                                                                                      ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router_001|Equal9~0                                                                                                                                                                                                                                         ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002|saved_grant[1]                                                                                                                                                                                                                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy|virtual_state_cdr                                 ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_clk2nios:clk2nios|read_mux_out~1                                                                                                                                                                                                                                             ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router_001|Equal2~0                                                                                                                                                                                                                                         ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router|Equal2~0                                                                                                                                                                                                                                             ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[22]                                                                                                                                                                                                                                                       ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[31]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[30]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[29]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[28]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[27]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[26]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[25]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|d_writedata[24]                                                                                                                                                                                                                                                ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[20]                                                                                                                                                                                                                                                       ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[21]                                                                                                                                                                                                                                                       ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[18]                                                                                                                                                                                                                                               ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[16]                                                                                                                                                                                                                                                       ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[17]                                                                                                                                                                                                                                               ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[15]                                                                                                                                                                                                                                                       ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[16]                                                                                                                                                                                                                                               ; 7       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[14]                                                                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                             ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                   ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|fifo_write~_wirecell                                                                                                                                                                                                                               ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~4                                                                                             ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[3]~3                                                                                                    ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_next~21                                                                                                                                                                                                                                  ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                             ; 6       ;
; filter_medium:FilterMedian|c_reg.c_wait                                                                                                                                                                                                                                                                                     ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_d5b:rd_ptr_msb|_~0                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                                                  ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|address[0]                                                                                                                                                                                             ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_dst_regnum[4]~0                                                                                                                                                                                                                                              ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|fifo_write                                                                                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~5                                                                                                                                                                            ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                              ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux|src_payload~59                                                                                                                                                                                                                                     ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005|ShiftLeft2~7                                                                                                                                                                                                                            ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005|ShiftLeft2~6                                                                                                                                                                                                                            ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005|ShiftLeft2~5                                                                                                                                                                                                                            ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005|ShiftLeft2~4                                                                                                                                                                                                                            ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005|ShiftLeft2~3                                                                                                                                                                                                                            ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005|ShiftLeft2~2                                                                                                                                                                                                                            ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_ctrl_b_is_dst~1                                                                                                                                                                                                                                              ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005|ShiftLeft2~1                                                                                                                                                                                                                            ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_video_rgb_resampler:video_rgb_resampler|stream_out_data[6]~1                                                                                                                                                                                                                 ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|Equal0~0                                                                                                                                 ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|MonAReg[3]                                                                                                                               ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|MonAReg[4]                                                                                                                               ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|MonAReg[2]                                                                                                                               ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_005|ShiftLeft2~0                                                                                                                                                                                                                            ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_ctrl_shift_logical~0                                                                                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|Equal2~3                                                                                                                                                                                                                                                       ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_valid                                                                                                                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[4]                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux|src4_valid                                                                                                                                                                                                                                     ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src4_valid~0                                                                                                                                                                                                                               ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[0]                                                                                                                                                                                                                                 ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux|src_payload~11                                                                                                                                                                                                                                     ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:data2nios_s1_translator|wait_latency_counter[0]~0                                                                                                                                                                                                      ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:clk2nios_s1_translator|wait_latency_counter[1]~0                                                                                                                                                                                                       ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_014|saved_grant[0]                                                                                                                                                                                                                                 ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|Equal0~0                                                                                                                                     ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_006|WideOr1                                                                                                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_006|src_data[71]                                                                                                                                                                                                                                   ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_007|WideOr1                                                                                                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_007|saved_grant[1]                                                                                                                                                                                                                                 ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                       ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_016|saved_grant[0]                                                                                                                                                                                                                                 ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_013|saved_grant[0]                                                                                                                                                                                                                                 ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:clock_f_nios_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                     ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src12_valid~0                                                                                                                                                                                                                              ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[0]~0                                                                                                                                                                                                             ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:image1_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                         ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                          ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:clock_f_nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                   ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:clk2nios_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                       ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux_001|src_payload~25                                                                                                                                                                                                                                 ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:data2nios_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                      ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_break                                                                                                                                                                                                                                                   ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_exception                                                                                                                                                                                                                                               ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|Equal5~4                                                                                                                                                                                                                                           ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002|src_data[39]                                                                                                                                                                                                                                   ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|sink0_ready                                                                                                                                                                                                                                ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                             ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_009|saved_grant[0]                                                                                                                                                                                                                                 ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|o_address_to_flash[0]~1                                                                                           ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent|m0_read~1                                                                                                                                                                              ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router_001|Equal14~0                                                                                                                                                                                                                                        ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                  ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|full_dff                                                                                                                                                                       ; 6       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[2]                                                                                                      ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~23                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~22                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~16                                                                                                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0                                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5                                                                                                                                                                                                                                               ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                            ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                       ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|data_out[5]                                                                                                                                                                                                                                                    ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|data_out[2]                                                                                                                                                                                                                                                    ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|data_out                                                                                                                                                                                                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|data_out[1]                                                                                                                                                                                                                                                    ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|data_out[7]                                                                                                                                                                                                                                                    ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|data_out[6]                                                                                                                                                                                                                                                    ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                             ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_avalon_reg:the_t_vga_v1_cpu_v1_nios2_avalon_reg|Equal0~1                                                                                                                         ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_avalon_reg:the_t_vga_v1_cpu_v1_nios2_avalon_reg|Equal0~0                                                                                                                         ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|data_out[3]                                                                                                                                                                                                                                                    ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|data_out[4]                                                                                                                                                                                                                                                    ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|src_data[50]                                                                                                                                                                                                                                   ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent|m0_read                                                                                                                                                                         ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Selector7~0                                                                                                                                                                                                              ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[17]                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                                                                                                              ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|_~0                                                                                                                                                                   ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[34]                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|jupdate~0                                                                                                                                                                                   ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|td_shift~6                                                                                                                                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_count[2]                                                                                                                                                                                                                                 ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_status_reg_pie                                                                                                                                                                                                                                               ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|hbreak_req~0                                                                                                                                                                                                                                                   ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][16]                                                                                                                                                                        ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][17]                                                                                                                                                                        ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|counter[0]                                                                                                                                                                                                               ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|always2~0                                                                                                                                                                                                                                            ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|WideOr1                                                                                                                                                                                                                                        ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001|src_data[71]                                                                                                                                                                                                                                   ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                               ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_valid                                                                                                                                                                     ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                                                        ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_ctrl_crst~0                                                                                                                                                                                                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[6]                                                                                                                                                         ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|counter7a[7]                                                                                                                                                         ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[6]                                                                                                                                                         ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|counter13a[7]                                                                                                                                                         ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|WideNor0~2                                                                                                            ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|write_reg                                                                                                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[7]                                                                                                    ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|m0_write~0                                                                                                                                                                                    ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:sdram_controller_s1_translator_avalon_universal_slave_0_agent|local_read~0                                                                                                                                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_arith_result[1]~5                                                                                                                                                                                                                                            ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_arith_result[0]~4                                                                                                                                                                                                                                            ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux|src_payload~10                                                                                                                                                                                                                                     ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:image1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                           ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image1|always0~0                                                                                                                                                                                                                                                      ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:image1_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                           ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router_001|Equal3~0                                                                                                                                                                                                                                         ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:image2_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                           ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|always0~0                                                                                                                                                                                                                                                      ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:image2_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                           ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router_001|Equal6~1                                                                                                                                                                                                                                         ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:clock_f_nios_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                     ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src13_valid~1                                                                                                                                                                                                                              ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                            ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:reset|always0~0                                                                                                                                                                                                                                                        ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                            ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_ld_getting_data~10                                                                                                                                                                                                                                          ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:image2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                         ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                     ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:reset_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                          ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                           ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_rsp_xbar_mux:rsp_xbar_mux_001|src_payload~24                                                                                                                                                                                                                                 ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:sw_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                             ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002|WideOr1                                                                                                                                                                                                                                        ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router|Equal10~0                                                                                                                                                                                                                                            ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|sink1_ready                                                                                                                                                                                                                                ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|update_grant~1                                                                                                                                                                                                                             ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_LEDS:leds|Equal0~0                                                                                                                                                                                                                                                           ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src9_valid~1                                                                                                                                                                                                                               ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_READ                                                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|f_pop                                                                                                                                                                                                                                      ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router|Equal14~0                                                                                                                                                                                                                                            ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_translator:cpu_v1_data_master_translator|read_accepted                                                                                                                                                                                                           ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5]                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4]                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4]                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3]                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3]                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2]                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1]                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0]                                                                  ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|safe_q[6]                                                                                                                                               ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|safe_q[5]                                                                                                                                               ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|s_mode                                                                                                                                                                                                                                         ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                 ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pending_reads[3]                                                                                                                                                                                                                                   ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[5]                                                                                                                                                                                                                                                      ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[0]                                                                                                      ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_pc[19]                                                                                                                                                                                                                                                       ; 5       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_alu_result[21]                                                                                                                                                                                                                                               ; 5       ;
; KEY[0]                                                                                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~18                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~7                                                                                                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                                                                                               ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                            ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_013|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_011|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|F_iw[20]~135                                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux|src5_valid~2                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002|src_valid~4                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|pending                                                                                                                                                                                                                                    ; 4       ;
; edge_detec:EdgeDetection|c_reg.c_wait                                                                                                                                                                                                                                                                                       ; 4       ;
; edge_detec:EdgeDetection|dt_f_nios_reg[0]                                                                                                                                                                                                                                                                                   ; 4       ;
; edge_detec:EdgeDetection|cnt_reg[0]                                                                                                                                                                                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_avalon_reg:the_t_vga_v1_cpu_v1_nios2_avalon_reg|Equal0~2                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001|src_data[38]                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_fill_bit~0                                                                                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_ld_signed                                                                                                                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|data_out[5]                                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|data_out[2]                                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|data_out[0]                                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|data_out[1]                                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|data_out[7]                                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|data_out[6]                                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|rd_ptr_lsb                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|data_out[3]                                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_image1:image2|data_out[4]                                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|byteenable[0]                                                                                                                                                                                                            ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sdram_controller_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_ctrl_implicit_dst_retaddr~0                                                                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|_~2                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_f86:rdptr_g1p|parity5                                                                                                                                                              ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|_~4                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_graycounter_31c:wrptr_gp|parity11                                                                                                                                                              ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|a_gray2bin_bcb:ws_dgrp_gray2bin|xor4                                                                                                                                                             ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_to_flash[3]~2                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|erase_reg                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_count[0]~0                                                                                                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|Equal4~0                                                                                                                                                                                                                                           ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_015|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_010|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_005|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_014|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_004:cmd_xbar_mux_004|update_grant~0                                                                                                                                                                                                                             ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_006|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_007|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|counter[1]                                                                                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux|update_grant~1                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_016|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_012|update_grant~2                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_008|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_006|src_payload~0                                                                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|process_0~0                                                                                                                                                                                                              ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src5_valid~0                                                                                                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001|WideOr1                                                                                                                                                                                                                                        ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_001|src_valid~0                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src1_valid~0                                                                                                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:cpu_v1_jtag_debug_module_translator_avalon_universal_slave_0_agent|local_read~1                                                                                                                                                                             ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux|src_valid~0                                                                                                                                                                                                                                        ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src0_valid~0                                                                                                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src16_valid~0                                                                                                                                                                                                                              ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[20]                                                                                                                                                                                                                                                       ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[19]                                                                                                                                                                                                                                                       ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[18]                                                                                                                                                                                                                                                       ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_iw[17]                                                                                                                                                                                                                                                       ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|Equal2~5                                                                                                                                                                                                                                                       ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_ld_align_cycle[0]                                                                                                                                                                                                                                           ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_br_nxt~0                                                                                                                                                                                                                                                ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[27]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[28]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[29]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[30]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[25]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[26]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|Equal101~0                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|D_ctrl_force_src2_zero~0                                                                                                                                                                                                                                       ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|Equal2~1                                                                                                                                                                                                                                                       ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_agent:pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent|local_read~2                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_002|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|back_buf_start_address[0]~2                                                                                                                                                                                                                        ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|back_buf_start_address[0]~1                                                                                                                                                                                                                        ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                             ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|sld_virtual_jtag_basic:t_vga_v1_cpu_v1_jtag_debug_module_phy|virtual_state_uir~0                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_009|update_grant~1                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|read_reg                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|data_reg[7]                                                                                                       ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|present_state.s_WRITE_CYCLE_DELAY                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|WideOr6~0                                                                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_state.111                                                                                                                                                                                                                                ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|always2~2                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|always2~1                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_avalon_sc_fifo:sram_512_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|write~0                                                                                                                                                                           ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:clock_f_nios_s1_translator|read_latency_shift_reg~0                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0                                                                                                                                                                                                            ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                                                                                                ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:image2_s1_translator|read_latency_shift_reg~0                                                                                                                                                                                                          ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router|Equal0~1                                                                                                                                                                                                                                             ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router|src_channel[5]~7                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_agent:cpu_v1_instruction_master_translator_avalon_universal_master_0_agent|av_readdatavalid~10                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_master_translator:cpu_v1_data_master_translator|av_waitrequest~3                                                                                                                                                                                                        ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_015|WideOr1                                                                                                                                                                                                                                        ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src15_valid~1                                                                                                                                                                                                                              ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_015|src_valid~0                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:image1_s1_translator|read_latency_shift_reg~0                                                                                                                                                                                                          ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_010|src_valid~3                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_014|WideOr1                                                                                                                                                                                                                                        ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|comb~0                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_003|count[0]                                                                                                                                                                                                                                ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router_001|Equal0~1                                                                                                                                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux|src6_valid~0                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src6_valid~0                                                                                                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src7_valid~2                                                                                                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_007|src_valid~2                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|WideOr0~3                                                                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg~0                                                                                                                                                                                                ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router|Equal11~0                                                                                                                                                                                                                                            ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|always0~0                                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_slave_translator:reset_s1_translator|read_latency_shift_reg~0                                                                                                                                                                                                           ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router_001|Equal5~0                                                                                                                                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router|Equal5~0                                                                                                                                                                                                                                             ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_008|WideOr1                                                                                                                                                                                                                                        ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src8_valid~1                                                                                                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_008|src_valid~1                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src2[4]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src2[3]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src2[0]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[1]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src2[1]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src2[2]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_demux:cmd_xbar_demux_001|src2_valid~0                                                                                                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_addr_router:addr_router_001|Equal13~0                                                                                                                                                                                                                                        ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                                ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|request[2]                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|Mux37~0                        ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_LEDS:leds|always0~1                                                                                                                                                                                                                                                          ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_LEDS:leds|always0~0                                                                                                                                                                                                                                                          ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|present_state.s_RESET                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_User_Interface:ui|o_address_to_flash~3                                                                                              ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|WideOr16~0                                                                                                                                                                                                                                 ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|t_vga_v1_sdram_controller_input_efifo_module:the_t_vga_v1_sdram_controller_input_efifo_module|rd_data[40]~1                                                                                                                                ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux_003:cmd_xbar_mux_003|WideOr1                                                                                                                                                                                                                                    ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_tck:the_t_vga_v1_cpu_v1_jtag_debug_module_tck|sr[31]                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|MonARegAddrInc[8]~16                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_vga_controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|safe_q[0]                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|safe_q[1]                                                                                                                                               ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|altsyncram:the_altsyncram|altsyncram_dag1:auto_generated|q_b[1]                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|altsyncram:the_altsyncram|altsyncram_dag1:auto_generated|q_b[2]                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|altsyncram:the_altsyncram|altsyncram_dag1:auto_generated|q_b[3]                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|altsyncram:the_altsyncram|altsyncram_dag1:auto_generated|q_b[4]                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|altsyncram:the_altsyncram|altsyncram_dag1:auto_generated|q_b[5]                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|altsyncram:the_altsyncram|altsyncram_dag1:auto_generated|q_b[6]                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|altsyncram:the_altsyncram|altsyncram_dag1:auto_generated|q_b[7]                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|altsyncram:the_altsyncram|altsyncram_dag1:auto_generated|q_b[0]                                                                                                                         ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|dffe_af                                                                                                                                                                                             ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pending_reads[2]                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[21]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[22]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[23]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[24]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[19]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[20]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[18]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[17]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[16]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[15]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[14]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[13]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[12]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[11]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[10]                                                                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[9]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[8]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[7]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[6]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[4]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[3]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|E_src1[2]                                                                                                                                                                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                     ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[4]                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[3]                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|cycle_counter[1]                                                                                                      ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[18]                                                                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[15]                                                                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[13]                                                                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[11]                                                                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[10]                                                                                                                                                                                                                                  ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[9]                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[8]                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[7]                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[6]                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[5]                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[4]                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[3]                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[2]                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[0]                                                                                                                                                                                                                                   ; 4       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|pixel_address[1]                                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                                                                                             ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11                                                                                                                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                              ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|m_next~22                                                                                                                                                                                                                                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_010|src_valid~4                                                                                                                                                                                                                                    ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_013|src_valid~5                                                                                                                                                                                                                                    ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_012|src_valid~3                                                                                                                                                                                                                                    ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cmd_xbar_mux:cmd_xbar_mux_009|src_valid~4                                                                                                                                                                                                                                    ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[23]                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[24]                  ; 3       ;
; edge_detec:EdgeDetection|cnt_reg[1]                                                                                                                                                                                                                                                                                         ; 3       ;
; edge_detec:EdgeDetection|c_reg.c4                                                                                                                                                                                                                                                                                           ; 3       ;
; edge_detec:EdgeDetection|c_reg.c2                                                                                                                                                                                                                                                                                           ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_SW:sw|Equal0~0                                                                                                                                                                                                                                                               ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_oci_debug:the_t_vga_v1_cpu_v1_nios2_oci_debug|monitor_error                                                                                                                      ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                     ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|td_shift~11                                                                                                                                                                                 ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|ien_AF~0                                                                                                                                                                                                                                             ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[18]                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[19]                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[29]                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[30]                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[31]                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                        ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:t_vga_v1_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                                                                      ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                                                                                ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[25]                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_avalon_reg:the_t_vga_v1_cpu_v1_nios2_avalon_reg|take_action_ocireg~0                                                                                                             ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[27]                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[28]                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_jtag_debug_module_wrapper:the_t_vga_v1_cpu_v1_jtag_debug_module_wrapper|t_vga_v1_cpu_v1_jtag_debug_module_sysclk:the_t_vga_v1_cpu_v1_jtag_debug_module_sysclk|jdo[26]                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|av_ld_rshift8~0                                                                                                                                                                                                                                                ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_count[0]~1                                                                                                                                                                                                                               ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|Add1~0                                                                                                                                                                                                                                     ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_refs[0]                                                                                                                                                                                                                                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_sdram_controller:sdram_controller|i_refs[2]                                                                                                                                                                                                                                  ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_ienable_reg[5]                                                                                                                                                                                                                                               ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|R_ctrl_wrctl_inst                                                                                                                                                                                                                                              ; 3       ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|W_bstatus_reg                                                                                                                                                                                                                                                  ; 3       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                         ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 128                         ; 13                          ; 128                         ; 13                          ; 1664                ; 1    ; None                                        ; M4K_X17_Y8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Don't care      ; Don't care      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_nios2_oci:the_t_vga_v1_cpu_v1_nios2_oci|t_vga_v1_cpu_v1_nios2_ocimem:the_t_vga_v1_cpu_v1_nios2_ocimem|t_vga_v1_cpu_v1_ociram_sp_ram_module:t_vga_v1_cpu_v1_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_gn71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 2    ; t_vga_v1_cpu_v1_ociram_default_contents.mif ; M4K_X17_Y9, M4K_X17_Y10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; Don't care      ; Don't care      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_a_module:t_vga_v1_cpu_v1_register_bank_a|altsyncram:the_altsyncram|altsyncram_cag1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; t_vga_v1_cpu_v1_rf_ram_a.mif                ; M4K_X17_Y18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Don't care      ; Don't care      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_cpu_v1:cpu_v1|t_vga_v1_cpu_v1_register_bank_b_module:t_vga_v1_cpu_v1_register_bank_b|altsyncram:the_altsyncram|altsyncram_dag1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; t_vga_v1_cpu_v1_rf_ram_b.mif                ; M4K_X17_Y16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Don't care      ; Don't care      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_r:the_t_vga_v1_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                        ; M4K_X17_Y21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Don't care      ; Don't care      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_jtag_uart_0:jtag_uart_0|t_vga_v1_jtag_uart_0_scfifo_w:the_t_vga_v1_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                                        ; M4K_X41_Y21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; Don't care      ; Don't care      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|altsyncram_jc81:FIFOram|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 10           ; 128          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 1280   ; 128                         ; 5                           ; 128                         ; 5                           ; 640                 ; 1    ; None                                        ; M4K_X17_Y7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; Don't care      ; Don't care      ;
; vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_ram_onchip_memory:ram_onchip_memory|altsyncram:the_altsyncram|altsyncram_86d1:auto_generated|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Single Port      ; Single Clock ; 5120         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 163840 ; 5120                        ; 32                          ; --                          ; --                          ; 163840              ; 40   ; t_vga_v1_ram_onchip_memory.hex              ; M4K_X17_Y22, M4K_X17_Y13, M4K_X17_Y5, M4K_X41_Y11, M4K_X41_Y2, M4K_X17_Y20, M4K_X17_Y23, M4K_X17_Y3, M4K_X17_Y15, M4K_X41_Y20, M4K_X41_Y23, M4K_X41_Y19, M4K_X41_Y14, M4K_X41_Y1, M4K_X17_Y11, M4K_X17_Y26, M4K_X17_Y17, M4K_X17_Y4, M4K_X41_Y12, M4K_X17_Y12, M4K_X17_Y19, M4K_X17_Y2, M4K_X17_Y6, M4K_X41_Y8, M4K_X17_Y25, M4K_X17_Y14, M4K_X41_Y18, M4K_X41_Y17, M4K_X17_Y24, M4K_X41_Y13, M4K_X41_Y6, M4K_X41_Y22, M4K_X41_Y4, M4K_X41_Y9, M4K_X41_Y5, M4K_X41_Y10, M4K_X41_Y3, M4K_X41_Y16, M4K_X41_Y15, M4K_X41_Y7 ; Don't care           ; Don't care      ; Don't care      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 6,879 / 54,004 ( 13 % ) ;
; C16 interconnects           ; 109 / 2,100 ( 5 % )     ;
; C4 interconnects            ; 4,220 / 36,000 ( 12 % ) ;
; Direct links                ; 900 / 54,004 ( 2 % )    ;
; Global clocks               ; 14 / 16 ( 88 % )        ;
; Local interconnects         ; 2,315 / 18,752 ( 12 % ) ;
; R24 interconnects           ; 188 / 1,900 ( 10 % )    ;
; R4 interconnects            ; 5,462 / 46,920 ( 12 % ) ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.66) ; Number of LABs  (Total = 351) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 15                            ;
; 2                                           ; 8                             ;
; 3                                           ; 6                             ;
; 4                                           ; 9                             ;
; 5                                           ; 7                             ;
; 6                                           ; 10                            ;
; 7                                           ; 2                             ;
; 8                                           ; 7                             ;
; 9                                           ; 12                            ;
; 10                                          ; 6                             ;
; 11                                          ; 12                            ;
; 12                                          ; 12                            ;
; 13                                          ; 18                            ;
; 14                                          ; 30                            ;
; 15                                          ; 55                            ;
; 16                                          ; 142                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.30) ; Number of LABs  (Total = 351) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 235                           ;
; 1 Clock                            ; 308                           ;
; 1 Clock enable                     ; 128                           ;
; 1 Sync. clear                      ; 24                            ;
; 1 Sync. load                       ; 32                            ;
; 2 Async. clears                    ; 14                            ;
; 2 Clock enables                    ; 48                            ;
; 2 Clocks                           ; 20                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.74) ; Number of LABs  (Total = 351) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 4                             ;
; 2                                            ; 11                            ;
; 3                                            ; 1                             ;
; 4                                            ; 8                             ;
; 5                                            ; 2                             ;
; 6                                            ; 5                             ;
; 7                                            ; 4                             ;
; 8                                            ; 6                             ;
; 9                                            ; 3                             ;
; 10                                           ; 5                             ;
; 11                                           ; 2                             ;
; 12                                           ; 12                            ;
; 13                                           ; 9                             ;
; 14                                           ; 6                             ;
; 15                                           ; 8                             ;
; 16                                           ; 18                            ;
; 17                                           ; 7                             ;
; 18                                           ; 13                            ;
; 19                                           ; 16                            ;
; 20                                           ; 20                            ;
; 21                                           ; 17                            ;
; 22                                           ; 23                            ;
; 23                                           ; 19                            ;
; 24                                           ; 21                            ;
; 25                                           ; 19                            ;
; 26                                           ; 24                            ;
; 27                                           ; 17                            ;
; 28                                           ; 13                            ;
; 29                                           ; 15                            ;
; 30                                           ; 9                             ;
; 31                                           ; 5                             ;
; 32                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.58) ; Number of LABs  (Total = 351) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 13                            ;
; 2                                               ; 24                            ;
; 3                                               ; 21                            ;
; 4                                               ; 15                            ;
; 5                                               ; 16                            ;
; 6                                               ; 29                            ;
; 7                                               ; 31                            ;
; 8                                               ; 36                            ;
; 9                                               ; 23                            ;
; 10                                              ; 27                            ;
; 11                                              ; 28                            ;
; 12                                              ; 19                            ;
; 13                                              ; 12                            ;
; 14                                              ; 9                             ;
; 15                                              ; 20                            ;
; 16                                              ; 18                            ;
; 17                                              ; 2                             ;
; 18                                              ; 0                             ;
; 19                                              ; 2                             ;
; 20                                              ; 2                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.44) ; Number of LABs  (Total = 351) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 3                             ;
; 3                                            ; 8                             ;
; 4                                            ; 11                            ;
; 5                                            ; 14                            ;
; 6                                            ; 9                             ;
; 7                                            ; 18                            ;
; 8                                            ; 8                             ;
; 9                                            ; 10                            ;
; 10                                           ; 3                             ;
; 11                                           ; 16                            ;
; 12                                           ; 10                            ;
; 13                                           ; 21                            ;
; 14                                           ; 20                            ;
; 15                                           ; 19                            ;
; 16                                           ; 12                            ;
; 17                                           ; 14                            ;
; 18                                           ; 14                            ;
; 19                                           ; 17                            ;
; 20                                           ; 12                            ;
; 21                                           ; 14                            ;
; 22                                           ; 14                            ;
; 23                                           ; 7                             ;
; 24                                           ; 5                             ;
; 25                                           ; 7                             ;
; 26                                           ; 9                             ;
; 27                                           ; 4                             ;
; 28                                           ; 7                             ;
; 29                                           ; 9                             ;
; 30                                           ; 10                            ;
; 31                                           ; 12                            ;
; 32                                           ; 9                             ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C20F484C7 for design "t_vga_v1"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|pll" as Cyclone II PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk0 port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk1 port
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 180 degrees (20000 ps) for vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk2 port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C15AF484C7 is compatible
    Info (176445): Device EP2C35F484C7 is compatible
    Info (176445): Device EP2C50F484C7 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C4
    Info (169125): Pin ~nCSO~ is reserved at location C3
    Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location W20
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_5oj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe20|dffe21a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe16|dffe17a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 't_vga_v1/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 't_vga_v1/synthesis/submodules/t_vga_v1_cpu_v1.sdc'
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: SW[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|data_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: edge_detec:EdgeDetection|c_reg.c4 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: edge_detec:EdgeDetection|c_reg.c2 was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: filter_medium:FilterMedian|c_reg.c8 was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: VGACtrl|VGAController|up_clocks|DE_Clock_Generator_System|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: VGACtrl|VGAController|up_clocks|DE_Clock_Generator_System|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: VGACtrl|VGAController|up_clocks|DE_Clock_Generator_System|pll|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk0 (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk1 (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1
Info (176353): Automatically promoted node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_up_clocks:up_clocks|altpll:DE_Clock_Generator_System|_clk2 (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node clk_f_nios_median 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node clk_f_nios_edge 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node clk_f_nios_thr 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|data_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|readdata[0]
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:clock_f_nios|data_out~0
        Info (176357): Destination node clk_f_nios_thr
        Info (176357): Destination node clk_f_nios_median
        Info (176357): Destination node clk_f_nios_edge
Info (176353): Automatically promoted node vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller|r_sync_rst 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[6]
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[5]
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[4]
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[3]
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[2]
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[1]
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_e5b:wr_ptr|counter_reg_bit4a[0]
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[6]
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[5]
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_pixel_buffer:pixel_buffer|scfifo:Image_Buffer|scfifo_vv91:auto_generated|a_dpfifo_kn31:dpfifo|cntr_q57:usedw_counter|counter_reg_bit3a[4]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|Altera_UP_Flash_Memory_IP_Core_Avalon_Interface:flash_memory|Altera_UP_Flash_Memory_UP_Core_Standalone:flash_mem_interface|Altera_UP_Flash_Memory_Controller:fm|data_from_flash[7]~0
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell
Info (176353): Automatically promoted node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:reset|data_out 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:reset|readdata[0]
        Info (176357): Destination node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_reset:reset|data_out~0
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info (176353): Automatically promoted node vga_v1:VGACtrl|t_vga_v1:VGAController|t_vga_v1_FIFO_dual_clock:fifo_dual_clock|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|dffpipe_c2e:rdaclr|dffe15a[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node vga_v1:VGACtrl|t_vga_v1:VGAController|altera_reset_controller:rst_controller_002|merged_reset~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176218): Packed 68 registers into blocks of type I/O
    Extra Info (176220): Created 34 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_24[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_24[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK_27[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX0[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX1[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_CMD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SD_DAT3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TDO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "UART_TXD" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 11% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.05 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 128 output pins without output pin load capacitance assignment
    Info (306007): Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_ADDR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "FL_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:06
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file D:/Prj/ICSo/Tuyen/tuyen_vga_v1/output_files/t_vga_v1.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 167 warnings
    Info: Peak virtual memory: 506 megabytes
    Info: Processing ended: Mon Nov 23 09:26:24 2015
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:33


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Prj/ICSo/Tuyen/tuyen_vga_v1/output_files/t_vga_v1.fit.smsg.


