#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jun 27 21:49:29 2024
# Process ID: 12028
# Current directory: C:/OneDrive/Desktop/HLS-Tutorial/Exercise/basic_output_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11520 C:\OneDrive\Desktop\HLS-Tutorial\Exercise\basic_output_vivado\basic_output_vivado.xpr
# Log file: C:/OneDrive/Desktop/HLS-Tutorial/Exercise/basic_output_vivado/vivado.log
# Journal file: C:/OneDrive/Desktop/HLS-Tutorial/Exercise/basic_output_vivado\vivado.jou
# Running On: DESKTOP-A2LG1N2, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 4, Host memory: 8449 MB
#-----------------------------------------------------------
start_gui
open_project C:/OneDrive/Desktop/HLS-Tutorial/Exercise/basic_output_vivado/basic_output_vivado.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/OneDrive/Desktop/HLS-Tutorial/Exercise/basic_output_vivado/basic_output_vivado.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1508.555 ; gain = 321.453
create_bd_design "design_1"
Wrote  : <C:\OneDrive\Desktop\HLS-Tutorial\Exercise\basic_output_vivado\basic_output_vivado.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
validate_bd_design
set_property USER_COMMENTS.comment_0 {Enter Comments here}  [current_bd_design]
set_property USER_COMMENTS.comment_0 {}  [current_bd_design]
set_property  ip_repo_paths  C:/OneDrive/Desktop/HLS-Tutorial/Exercise/0-LED_on/solution1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/OneDrive/Desktop/HLS-Tutorial/Exercise/0-LED_on/solution1'.
open_bd_design {C:/OneDrive/Desktop/HLS-Tutorial/Exercise/basic_output_vivado/basic_output_vivado.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/OneDrive/Desktop/HLS-Tutorial/Exercise/0-LED_on/solution1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/OneDrive/Desktop/HLS-Tutorial/Exercise/0-LED_on/solution1'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/OneDrive/Desktop/HLS-Tutorial/Exercise/0-LED_on/solution1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/OneDrive/Desktop/HLS-Tutorial/Exercise/0-LED_on/solution1'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:led_on:1.0 led_on_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins led_on_0/o_led]
endgroup
file mkdir C:/OneDrive/Desktop/HLS-Tutorial/Exercise/basic_output_vivado/basic_output_vivado.srcs/constrs_1
file mkdir C:/OneDrive/Desktop/HLS-Tutorial/Exercise/basic_output_vivado/basic_output_vivado.srcs/constrs_1/new
close [ open C:/OneDrive/Desktop/HLS-Tutorial/Exercise/basic_output_vivado/basic_output_vivado.srcs/constrs_1/new/basic_output.xdc w ]
add_files -fileset constrs_1 C:/OneDrive/Desktop/HLS-Tutorial/Exercise/basic_output_vivado/basic_output_vivado.srcs/constrs_1/new/basic_output.xdc
save_bd_design
Wrote  : <C:\OneDrive\Desktop\HLS-Tutorial\Exercise\basic_output_vivado\basic_output_vivado.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/OneDrive/Desktop/HLS-Tutorial/Exercise/basic_output_vivado/basic_output_vivado.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 27 22:10:53 2024...
