Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.4 (lin32) Build 1071353 Tue Nov 18 16:37:30 MST 2014
| Date             : Wed Dec  9 13:15:26 2015
| Host             : localhost.localdomain running 32-bit unknown
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.740 |
| Dynamic (W)              | 1.606 |
| Device Static (W)        | 0.134 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 64.9  |
| Junction Temperature (C) | 45.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        7 |       --- |             --- |
| Slice Logic              |    <0.001 |     2116 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      722 |     17600 |            4.10 |
|   CARRY4                 |    <0.001 |      113 |      4400 |            2.56 |
|   Register               |    <0.001 |      734 |     35200 |            2.08 |
|   LUT as Distributed RAM |    <0.001 |       30 |      6000 |            0.50 |
|   Others                 |    <0.001 |      244 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |      172 |      6000 |            2.86 |
| Signals                  |    <0.001 |     1320 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |        60 |            1.66 |
| MMCM                     |     0.000 |        1 |         2 |           50.00 |
| I/O                      |     0.046 |       29 |       100 |           29.00 |
| PS7                      |     1.554 |        1 |       --- |             --- |
| Static Power             |     0.134 |          |           |                 |
| Total                    |     1.740 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.014 |       0.007 |      0.007 |
| Vccaux    |       1.800 |     0.029 |       0.017 |      0.012 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.732 |       0.701 |      0.031 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| I          | design_1_i/hdmi_rx_0/U0/PclkGen/CLK_OUT_5x                  |             5.0 |
| clk_1x     | design_1_i/hdmi_rx_0/U0/clk_1x                              |            25.0 |
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clkfbout   | design_1_i/hdmi_rx_0/U0/PclkGen/clkfbout                    |            25.0 |
| hdmi       | HDMI_CLK_P                                                  |            25.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------+-----------+
| Name                                                  | Power (W) |
+-------------------------------------------------------+-----------+
| design_1_wrapper                                      |     1.606 |
|   design_1_i                                          |     1.591 |
|     hdmi_rx_0                                         |     0.033 |
|       U0                                              |     0.033 |
|         BlueDecoder                                   |     0.010 |
|           ChannelBond                                 |    <0.001 |
|             cbfifo_i                                  |    <0.001 |
|               dram16s[0].RAM32X1D_inst                |    <0.001 |
|               dram16s[1].RAM32X1D_inst                |    <0.001 |
|               dram16s[2].RAM32X1D_inst                |    <0.001 |
|               dram16s[3].RAM32X1D_inst                |    <0.001 |
|               dram16s[4].RAM32X1D_inst                |    <0.001 |
|               dram16s[5].RAM32X1D_inst                |    <0.001 |
|               dram16s[6].RAM32X1D_inst                |    <0.001 |
|               dram16s[7].RAM32X1D_inst                |    <0.001 |
|               dram16s[8].RAM32X1D_inst                |    <0.001 |
|               dram16s[9].RAM32X1D_inst                |    <0.001 |
|           IBuffs                                      |     0.010 |
|           PhaseAlignment                              |    <0.001 |
|         GreenDecoder                                  |     0.010 |
|           ChannelBond                                 |    <0.001 |
|             cbfifo_i                                  |    <0.001 |
|               dram16s[0].RAM32X1D_inst                |    <0.001 |
|               dram16s[1].RAM32X1D_inst                |    <0.001 |
|               dram16s[2].RAM32X1D_inst                |    <0.001 |
|               dram16s[3].RAM32X1D_inst                |    <0.001 |
|               dram16s[4].RAM32X1D_inst                |    <0.001 |
|               dram16s[5].RAM32X1D_inst                |    <0.001 |
|               dram16s[6].RAM32X1D_inst                |    <0.001 |
|               dram16s[7].RAM32X1D_inst                |    <0.001 |
|               dram16s[8].RAM32X1D_inst                |    <0.001 |
|           IBuffs                                      |     0.010 |
|           PhaseAlignment                              |    <0.001 |
|         PclkGen                                       |     0.002 |
|         RedDecoder                                    |     0.010 |
|           ChannelBond                                 |    <0.001 |
|             cbfifo_i                                  |    <0.001 |
|               dram16s[0].RAM32X1D_inst                |    <0.001 |
|               dram16s[1].RAM32X1D_inst                |    <0.001 |
|               dram16s[2].RAM32X1D_inst                |    <0.001 |
|               dram16s[3].RAM32X1D_inst                |    <0.001 |
|               dram16s[4].RAM32X1D_inst                |    <0.001 |
|               dram16s[5].RAM32X1D_inst                |    <0.001 |
|               dram16s[6].RAM32X1D_inst                |    <0.001 |
|               dram16s[7].RAM32X1D_inst                |    <0.001 |
|               dram16s[8].RAM32X1D_inst                |    <0.001 |
|           IBuffs                                      |     0.010 |
|           PhaseAlignment                              |    <0.001 |
|     processing_system7_0                              |     1.554 |
|       inst                                            |     1.554 |
|     sobel9_0                                          |     0.003 |
|       U0                                              |     0.003 |
|         fifo1                                         |    <0.001 |
|           U0                                          |    <0.001 |
|             inst_fifo_gen                             |    <0.001 |
|               gconvfifo.rf                            |    <0.001 |
|                 grf.rf                                |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd            |    <0.001 |
|                     grss.rsts                         |    <0.001 |
|                       c1                              |    <0.001 |
|                       c2                              |    <0.001 |
|                     rpntr                             |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr            |    <0.001 |
|                     gwss.gpf.wrpf                     |    <0.001 |
|                     gwss.wsts                         |    <0.001 |
|                       c0                              |    <0.001 |
|                       c1                              |    <0.001 |
|                     wpntr                             |    <0.001 |
|                   gntv_or_sync_fifo.mem               |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg          |    <0.001 |
|                       inst_blk_mem_gen                |    <0.001 |
|                         gnativebmg.native_blk_mem_gen |    <0.001 |
|                           valid.cstr                  |    <0.001 |
|                             ramloop[0].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                   rstblk                              |    <0.001 |
|         fifo2                                         |    <0.001 |
|           U0                                          |    <0.001 |
|             inst_fifo_gen                             |    <0.001 |
|               gconvfifo.rf                            |    <0.001 |
|                 grf.rf                                |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd            |    <0.001 |
|                     grss.rsts                         |    <0.001 |
|                       c1                              |    <0.001 |
|                       c2                              |    <0.001 |
|                     rpntr                             |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr            |    <0.001 |
|                     gwss.gpf.wrpf                     |    <0.001 |
|                     gwss.wsts                         |    <0.001 |
|                       c0                              |    <0.001 |
|                       c1                              |    <0.001 |
|                     wpntr                             |    <0.001 |
|                   gntv_or_sync_fifo.mem               |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg          |    <0.001 |
|                       inst_blk_mem_gen                |    <0.001 |
|                         gnativebmg.native_blk_mem_gen |    <0.001 |
|                           valid.cstr                  |    <0.001 |
|                             ramloop[0].ram.r          |    <0.001 |
|                               prim_noinit.ram         |    <0.001 |
|                   rstblk                              |    <0.001 |
|         rst_dalay_cnt                                 |    <0.001 |
|         sobel                                         |     0.001 |
|         stage1_cnt                                    |    <0.001 |
|         stage2_cnt                                    |    <0.001 |
|     xlconstant_5                                      |     0.000 |
+-------------------------------------------------------+-----------+


