<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>
defines: 
time_elapsed: 0.262s
ram usage: 13756 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_dataflow <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_fifo_reorder.v</a>
module bsg_fifo_reorder (
	clk_i,
	reset_i,
	fifo_alloc_v_o,
	fifo_alloc_id_o,
	fifo_alloc_yumi_i,
	write_v_i,
	write_id_i,
	write_data_i,
	fifo_deq_v_o,
	fifo_deq_data_o,
	fifo_deq_yumi_i,
	empty_o
);
	parameter _sv2v_width_width_p = 24;
	parameter [_sv2v_width_width_p - 1:0] width_p = &#34;inv&#34;;
	parameter _sv2v_width_els_p = 24;
	parameter [_sv2v_width_els_p - 1:0] els_p = &#34;inv&#34;;
	parameter lg_els_lp = (els_p == 1 ? 1 : $clog2(els_p));
	input clk_i;
	input reset_i;
	output fifo_alloc_v_o;
	output [lg_els_lp - 1:0] fifo_alloc_id_o;
	input fifo_alloc_yumi_i;
	input write_v_i;
	input [lg_els_lp - 1:0] write_id_i;
	input [width_p - 1:0] write_data_i;
	output fifo_deq_v_o;
	output [width_p - 1:0] fifo_deq_data_o;
	input fifo_deq_yumi_i;
	output wire empty_o;
	wire [lg_els_lp - 1:0] wptr_r;
	wire [lg_els_lp - 1:0] rptr_r;
	wire full;
	wire empty;
	wire enq;
	wire deq;
	bsg_fifo_tracker #(.els_p(els_p)) tracker0(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.enq_i(enq),
		.deq_i(deq),
		.wptr_r_o(wptr_r),
		.rptr_r_o(rptr_r),
		.rptr_n_o(),
		.full_o(full),
		.empty_o(empty)
	);
	assign fifo_alloc_v_o = ~full;
	assign enq = ~full &amp; fifo_alloc_yumi_i;
	assign fifo_alloc_id_o = wptr_r;
	assign empty_o = empty;
	wire [els_p - 1:0] valid_r;
	wire [els_p - 1:0] set_valid;
	wire [els_p - 1:0] clear_valid;
	bsg_decode_with_v #(.num_out_p(els_p)) set_demux0(
		.i(write_id_i),
		.v_i(write_v_i),
		.o(set_valid)
	);
	bsg_decode_with_v #(.num_out_p(els_p)) clear_demux0(
		.i(rptr_r),
		.v_i(deq),
		.o(clear_valid)
	);
	bsg_dff_reset_set_clear #(.width_p(els_p)) dff_valid0(
		.clk_i(clk_i),
		.reset_i(reset_i),
		.set_i(set_valid),
		.clear_i(clear_valid),
		.data_o(valid_r)
	);
	wire fifo_deq_v_lo = valid_r[rptr_r] &amp; ~empty;
	assign fifo_deq_v_o = fifo_deq_v_lo;
	assign deq = fifo_deq_yumi_i;
	bsg_mem_1r1w #(
		.width_p(width_p),
		.els_p(els_p)
	) mem0(
		.w_clk_i(clk_i),
		.w_reset_i(reset_i),
		.w_v_i(write_v_i),
		.w_addr_i(write_id_i),
		.w_data_i(write_data_i),
		.r_v_i(fifo_deq_v_lo),
		.r_addr_i(rptr_r),
		.r_data_o(fifo_deq_data_o)
	);
	always @(negedge clk_i)
		if (~reset_i) begin
			if (fifo_alloc_yumi_i)
				;
			if (fifo_deq_yumi_i)
				;
			if (write_v_i)
				;
		end
endmodule

</pre>
</body>