{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730025629449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730025629450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 27 16:10:29 2024 " "Processing started: Sun Oct 27 16:10:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730025629450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730025629450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleport8x16_async_ram -c singleport8x16_async_ram " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleport8x16_async_ram -c singleport8x16_async_ram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730025629450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730025629939 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730025629939 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "singleport8x16_async_ram.v(13) " "Verilog HDL warning at singleport8x16_async_ram.v(13): extended using \"x\" or \"z\"" {  } { { "singleport8x16_async_ram.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport8x16_async_ram.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1730025641970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleport8x16_async_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file singleport8x16_async_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleport8x16_async_ram " "Found entity 1: singleport8x16_async_ram" {  } { { "singleport8x16_async_ram.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport8x16_async_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730025641974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730025641974 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \".\", or an identifier singleport_tb.v(1) " "Verilog HDL syntax error at singleport_tb.v(1) near text: \"(\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1730025641976 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects singleport_tb.v(1) " "Verilog HDL error at singleport_tb.v(1): declaring global objects is a SystemVerilog feature" {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730025641977 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects singleport_tb.v(2) " "Verilog HDL error at singleport_tb.v(2): declaring global objects is a SystemVerilog feature" {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 2 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730025641977 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects singleport_tb.v(3) " "Verilog HDL error at singleport_tb.v(3): declaring global objects is a SystemVerilog feature" {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 3 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730025641977 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects singleport_tb.v(4) " "Verilog HDL error at singleport_tb.v(4): declaring global objects is a SystemVerilog feature" {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 4 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730025641977 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects singleport_tb.v(5) " "Verilog HDL error at singleport_tb.v(5): declaring global objects is a SystemVerilog feature" {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 5 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730025641977 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects singleport_tb.v(6) " "Verilog HDL error at singleport_tb.v(6): declaring global objects is a SystemVerilog feature" {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 6 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730025641977 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" singleport_tb.v(8) " "Verilog HDL syntax error at singleport_tb.v(8) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1730025641977 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "we singleport_tb.v(8) " "Verilog HDL Declaration error at singleport_tb.v(8): identifier \"we\" is already declared in the present scope" {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1730025641977 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "re singleport_tb.v(8) " "Verilog HDL Declaration error at singleport_tb.v(8): identifier \"re\" is already declared in the present scope" {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1730025641977 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "data singleport_tb.v(8) " "Verilog HDL Declaration error at singleport_tb.v(8): identifier \"data\" is already declared in the present scope" {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 8 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1730025641977 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" singleport_tb.v(8) " "Verilog HDL syntax error at singleport_tb.v(8) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1730025641977 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects singleport_tb.v(8) " "Verilog HDL error at singleport_tb.v(8): declaring global objects is a SystemVerilog feature" {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 8 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730025641978 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects singleport_tb.v(10) " "Verilog HDL error at singleport_tb.v(10): declaring global objects is a SystemVerilog feature" {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 10 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1730025641978 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting a description singleport_tb.v(19) " "Verilog HDL syntax error at singleport_tb.v(19) near text: \"assign\";  expecting a description. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "singleport_tb.v" "" { Text "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/singleport_tb.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1730025641978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleport_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file singleport_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730025641978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/output_files/singleport8x16_async_ram.map.smsg " "Generated suppressed messages file C:/Users/Sahil/Desktop/Maven/Programs/Lab 5/8x16_SignlePort_AsyncRAM/output_files/singleport8x16_async_ram.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730025642015 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730025642036 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 27 16:10:42 2024 " "Processing ended: Sun Oct 27 16:10:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730025642036 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730025642036 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730025642036 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730025642036 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 1  " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730025642808 ""}
