{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574742653727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574742653736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 23:30:53 2019 " "Processing started: Mon Nov 25 23:30:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574742653736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742653736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742653736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574742654801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574742654801 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "trie_5bit.v(7) " "Verilog HDL warning at trie_5bit.v(7): extended using \"x\" or \"z\"" {  } { { "trie_5bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie_5bit.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574742666384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trie_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file trie_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 trie_5bit " "Found entity 1: trie_5bit" {  } { { "trie_5bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666388 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "trie_3bit.v(7) " "Verilog HDL warning at trie_3bit.v(7): extended using \"x\" or \"z\"" {  } { { "trie_3bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie_3bit.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574742666396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trie_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file trie_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 trie_3bit " "Found entity 1: trie_3bit" {  } { { "trie_3bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trie_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file trie_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 trie_1bit " "Found entity 1: trie_1bit" {  } { { "trie_1bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666406 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "trie.v(7) " "Verilog HDL warning at trie.v(7): extended using \"x\" or \"z\"" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574742666411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trie.v 1 1 " "Found 1 design units, including 1 entities, in source file trie.v" { { "Info" "ISGN_ENTITY_NAME" "1 trie " "Found entity 1: trie" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tflipflop " "Found entity 1: tflipflop" {  } { { "tflipflop.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/tflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra16.v 1 1 " "Found 1 design units, including 1 entities, in source file sra16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra16 " "Found entity 1: sra16" {  } { { "sra16.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sra16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra8.v 1 1 " "Found 1 design units, including 1 entities, in source file sra8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra8 " "Found entity 1: sra8" {  } { { "sra8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sra8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra4.v 1 1 " "Found 1 design units, including 1 entities, in source file sra4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra4 " "Found entity 1: sra4" {  } { { "sra4.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sra4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra2.v 1 1 " "Found 1 design units, including 1 entities, in source file sra2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra2 " "Found entity 1: sra2" {  } { { "sra2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sra2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra1.v 1 1 " "Found 1 design units, including 1 entities, in source file sra1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra1 " "Found entity 1: sra1" {  } { { "sra1.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sra1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra " "Found entity 1: sra" {  } { { "sra.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll16.v 1 1 " "Found 1 design units, including 1 entities, in source file sll16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll16 " "Found entity 1: sll16" {  } { { "sll16.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sll16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll8.v 1 1 " "Found 1 design units, including 1 entities, in source file sll8.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll8 " "Found entity 1: sll8" {  } { { "sll8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sll8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll4.v 1 1 " "Found 1 design units, including 1 entities, in source file sll4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll4 " "Found entity 1: sll4" {  } { { "sll4.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sll4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll2.v 1 1 " "Found 1 design units, including 1 entities, in source file sll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll2 " "Found entity 1: sll2" {  } { { "sll2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sll2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll1.v 1 1 " "Found 1 design units, including 1 entities, in source file sll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll1 " "Found entity 1: sll1" {  } { { "sll1.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sll1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll " "Found entity 1: sll" {  } { { "sll.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_test.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_test " "Found entity 1: skeleton_test" {  } { { "skeleton_test.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/skeleton_test.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sex_17_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sex_17_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sex_17_32 " "Found entity 1: sex_17_32" {  } { { "sex_17_32.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sex_17_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sex_5_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sex_5_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sex_5_32 " "Found entity 1: sex_5_32" {  } { { "sex_5_32.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sex_5_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_3bit " "Found entity 1: register_3bit" {  } { { "register_3bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/register_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_xm.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_xm.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_XM " "Found entity 1: reg_XM" {  } { { "reg_XM.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/reg_XM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_pw.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_pw.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_PW " "Found entity 1: reg_PW" {  } { { "reg_PW.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/reg_PW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mw.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_MW " "Found entity 1: reg_MW" {  } { { "reg_MW.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/reg_MW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_FD " "Found entity 1: reg_FD" {  } { { "reg_FD.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/reg_FD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_dx.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_dx.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_DX " "Found entity 1: reg_DX" {  } { { "reg_DX.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/reg_DX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32 " "Found entity 1: or_32" {  } { { "or_32.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/or_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_valid_for_bypass_back.v 1 1 " "Found 1 design units, including 1 entities, in source file op_valid_for_bypass_back.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_valid_for_bypass_back " "Found entity 1: op_valid_for_bypass_back" {  } { { "op_valid_for_bypass_back.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/op_valid_for_bypass_back.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32 " "Found entity 1: not_32" {  } { { "not_32.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neq_zero_32.v 1 1 " "Found 1 design units, including 1 entities, in source file neq_zero_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 neq_zero_32 " "Found entity 1: neq_zero_32" {  } { { "neq_zero_32.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/neq_zero_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8 " "Found entity 1: mux_8" {  } { { "mux_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_5bit " "Found entity 1: mux_2_5bit" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_3bit " "Found entity 1: mux_2_3bit" {  } { { "mux_2_3bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1bit " "Found entity 1: mux_2_1bit" {  } { { "mux_2_1bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2_1bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666759 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier.v(35) " "Verilog HDL information at multiplier.v(35): always construct contains both blocking and non-blocking assignments" {  } { { "multiplier.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/multiplier.v" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574742666764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv_tb " "Found entity 1: multdiv_tb" {  } { { "multdiv_tb.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/multdiv_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file multdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Found entity 1: multdiv" {  } { { "multdiv.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/multdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/imem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exceptions_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file exceptions_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 exceptions_tb " "Found entity 1: exceptions_tb" {  } { { "exceptions_tb.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/exceptions_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_md.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_md.v" { { "Info" "ISGN_ENTITY_NAME" "1 exception_md " "Found entity 1: exception_md" {  } { { "exception_md.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/exception_md.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 exception_alu " "Found entity 1: exception_alu" {  } { { "exception_alu.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/exception_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dmem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflippymcflopface.v 1 1 " "Found 1 design units, including 1 entities, in source file dflippymcflopface.v" { { "Info" "ISGN_ENTITY_NAME" "1 dflippymcflopface " "Found entity 1: dflippymcflopface" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_w.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_W " "Found entity 1: controls_W" {  } { { "controls_W.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_W.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_p.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_P " "Found entity 1: controls_P" {  } { { "controls_P.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_m.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_M " "Found entity 1: controls_M" {  } { { "controls_M.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_e.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_e.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_E " "Found entity 1: controls_E" {  } { { "controls_E.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_E.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_d.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_D " "Found entity 1: controls_D" {  } { { "controls_D.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controls_bypassing.v 1 1 " "Found 1 design units, including 1 entities, in source file controls_bypassing.v" { { "Info" "ISGN_ENTITY_NAME" "1 controls_bypassing " "Found entity 1: controls_bypassing" {  } { { "controls_bypassing.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_bypassing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_32.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_32 " "Found entity 1: comp_32" {  } { { "comp_32.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/comp_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_2_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_2_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_2_5bit " "Found entity 1: comp_2_5bit" {  } { { "comp_2_5bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/comp_2_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_2.v 1 1 " "Found 1 design units, including 1 entities, in source file comp_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_2 " "Found entity 1: comp_2" {  } { { "comp_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/comp_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bypassing_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bypassing_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bypassing_tb " "Found entity 1: bypassing_tb" {  } { { "bypassing_tb.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/bypassing_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branches_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file branches_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 branches_tb " "Found entity 1: branches_tb" {  } { { "branches_tb.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/branches_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_add_8.v 1 1 " "Found 1 design units, including 1 entities, in source file block_add_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 block_add_8 " "Found entity 1: block_add_8" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742666991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742666991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_tb " "Found entity 1: basic_tb" {  } { { "basic_tb.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/basic_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742667000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742667000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32 " "Found entity 1: and_32" {  } { { "and_32.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/and_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742667011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742667011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742667022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742667022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742667031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742667031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_1.v 1 1 " "Found 1 design units, including 1 entities, in source file add_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_1 " "Found entity 1: add_1" {  } { { "add_1.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/add_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742667041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742667041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file digit_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digit_writer " "Found entity 1: digit_writer" {  } { { "digit_writer.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/digit_writer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742667050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742667050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move_7segment_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file move_7segment_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_7segment_writer " "Found entity 1: move_7segment_writer" {  } { { "move_7segment_writer.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/move_7segment_writer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742667062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742667062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_special.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_special.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_special " "Found entity 1: regfile_special" {  } { { "regfile_special.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/regfile_special.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742667072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742667072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574742667240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/skeleton.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/imem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/imem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667355 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file david_test.mif " "Parameter \"init_file\" = \"david_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667356 ""}  } { { "imem.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/imem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574742667356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9b1 " "Found entity 1: altsyncram_g9b1" {  } { { "db/altsyncram_g9b1.tdf" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/db/altsyncram_g9b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742667427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742667427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g9b1 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_g9b1:auto_generated " "Elaborating entity \"altsyncram_g9b1\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_g9b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/skeleton.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dmem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dmem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file david_test.mif " "Parameter \"init_file\" = \"david_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742667547 ""}  } { { "dmem.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dmem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574742667547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qoi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qoi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qoi1 " "Found entity 1: altsyncram_qoi1" {  } { { "db/altsyncram_qoi1.tdf" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/db/altsyncram_qoi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742667624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742667624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qoi1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_qoi1:auto_generated " "Elaborating entity \"altsyncram_qoi1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_qoi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile_special regfile_special:my_regfile " "Elaborating entity \"regfile_special\" for hierarchy \"regfile_special:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/skeleton.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder regfile_special:my_regfile\|decoder:decode_writeReg " "Elaborating entity \"decoder\" for hierarchy \"regfile_special:my_regfile\|decoder:decode_writeReg\"" {  } { { "regfile_special.v" "decode_writeReg" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/regfile_special.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register regfile_special:my_regfile\|register:r0 " "Elaborating entity \"register\" for hierarchy \"regfile_special:my_regfile\|register:r0\"" {  } { { "regfile_special.v" "r0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/regfile_special.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflippymcflopface regfile_special:my_regfile\|register:r0\|dflippymcflopface:dffe0 " "Elaborating entity \"dflippymcflopface\" for hierarchy \"regfile_special:my_regfile\|register:r0\|dflippymcflopface:dffe0\"" {  } { { "register.v" "dffe0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/register.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742667763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trie regfile_special:my_regfile\|trie:trie_a0 " "Elaborating entity \"trie\" for hierarchy \"regfile_special:my_regfile\|trie:trie_a0\"" {  } { { "regfile_special.v" "trie_a0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/regfile_special.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742671530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/skeleton.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742671590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_FD processor:my_processor\|reg_FD:pipe_reg_fd " "Elaborating entity \"reg_FD\" for hierarchy \"processor:my_processor\|reg_FD:pipe_reg_fd\"" {  } { { "processor.v" "pipe_reg_fd" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742671598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_DX processor:my_processor\|reg_DX:pipe_reg_dx " "Elaborating entity \"reg_DX\" for hierarchy \"processor:my_processor\|reg_DX:pipe_reg_dx\"" {  } { { "processor.v" "pipe_reg_dx" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742671857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_XM processor:my_processor\|reg_XM:pipe_reg_xm " "Elaborating entity \"reg_XM\" for hierarchy \"processor:my_processor\|reg_XM:pipe_reg_xm\"" {  } { { "processor.v" "pipe_reg_xm" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742672331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 processor:my_processor\|reg_XM:pipe_reg_xm\|mux_2:m0 " "Elaborating entity \"mux_2\" for hierarchy \"processor:my_processor\|reg_XM:pipe_reg_xm\|mux_2:m0\"" {  } { { "reg_XM.v" "m0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/reg_XM.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742672336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_3bit processor:my_processor\|reg_XM:pipe_reg_xm\|register_3bit:reg_E " "Elaborating entity \"register_3bit\" for hierarchy \"processor:my_processor\|reg_XM:pipe_reg_xm\|register_3bit:reg_E\"" {  } { { "reg_XM.v" "reg_E" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/reg_XM.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742672838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MW processor:my_processor\|reg_MW:pipe_reg_mw " "Elaborating entity \"reg_MW\" for hierarchy \"processor:my_processor\|reg_MW:pipe_reg_mw\"" {  } { { "processor.v" "pipe_reg_mw" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742672856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_PW processor:my_processor\|reg_PW:pipe_reg_pw " "Elaborating entity \"reg_PW\" for hierarchy \"processor:my_processor\|reg_PW:pipe_reg_pw\"" {  } { { "processor.v" "pipe_reg_pw" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_D processor:my_processor\|controls_D:ctrls_D " "Elaborating entity \"controls_D\" for hierarchy \"processor:my_processor\|controls_D:ctrls_D\"" {  } { { "processor.v" "ctrls_D" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_E processor:my_processor\|controls_E:ctrls_E " "Elaborating entity \"controls_E\" for hierarchy \"processor:my_processor\|controls_E:ctrls_E\"" {  } { { "processor.v" "ctrls_E" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_M processor:my_processor\|controls_M:ctrls_M " "Elaborating entity \"controls_M\" for hierarchy \"processor:my_processor\|controls_M:ctrls_M\"" {  } { { "processor.v" "ctrls_M" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_W processor:my_processor\|controls_W:ctrls_W " "Elaborating entity \"controls_W\" for hierarchy \"processor:my_processor\|controls_W:ctrls_W\"" {  } { { "processor.v" "ctrls_W" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_bypassing processor:my_processor\|controls_bypassing:ctrls_bypassing " "Elaborating entity \"controls_bypassing\" for hierarchy \"processor:my_processor\|controls_bypassing:ctrls_bypassing\"" {  } { { "processor.v" "ctrls_bypassing" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fd_rd controls_bypassing.v(11) " "Verilog HDL or VHDL warning at controls_bypassing.v(11): object \"fd_rd\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_bypassing.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574742673643 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xm_rs controls_bypassing.v(13) " "Verilog HDL or VHDL warning at controls_bypassing.v(13): object \"xm_rs\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_bypassing.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574742673643 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xm_rt controls_bypassing.v(13) " "Verilog HDL or VHDL warning at controls_bypassing.v(13): object \"xm_rt\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_bypassing.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574742673643 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mw_rs controls_bypassing.v(14) " "Verilog HDL or VHDL warning at controls_bypassing.v(14): object \"mw_rs\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_bypassing.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574742673644 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mw_rt controls_bypassing.v(14) " "Verilog HDL or VHDL warning at controls_bypassing.v(14): object \"mw_rt\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_bypassing.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574742673644 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "no_bypass_rs controls_bypassing.v(64) " "Verilog HDL or VHDL warning at controls_bypassing.v(64): object \"no_bypass_rs\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_bypassing.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574742673644 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "no_bypass_rt controls_bypassing.v(65) " "Verilog HDL or VHDL warning at controls_bypassing.v(65): object \"no_bypass_rt\" assigned a value but never read" {  } { { "controls_bypassing.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_bypassing.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574742673644 "|skeleton|processor:my_processor|controls_bypassing:ctrls_bypassing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_2_5bit processor:my_processor\|controls_bypassing:ctrls_bypassing\|comp_2_5bit:comp_alu_is_jr " "Elaborating entity \"comp_2_5bit\" for hierarchy \"processor:my_processor\|controls_bypassing:ctrls_bypassing\|comp_2_5bit:comp_alu_is_jr\"" {  } { { "controls_bypassing.v" "comp_alu_is_jr" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_bypassing.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_valid_for_bypass_back processor:my_processor\|controls_bypassing:ctrls_bypassing\|op_valid_for_bypass_back:valid_xm " "Elaborating entity \"op_valid_for_bypass_back\" for hierarchy \"processor:my_processor\|controls_bypassing:ctrls_bypassing\|op_valid_for_bypass_back:valid_xm\"" {  } { { "controls_bypassing.v" "valid_xm" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_bypassing.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neq_zero_32 processor:my_processor\|controls_bypassing:ctrls_bypassing\|neq_zero_32:is_dx_A_out_zero " "Elaborating entity \"neq_zero_32\" for hierarchy \"processor:my_processor\|controls_bypassing:ctrls_bypassing\|neq_zero_32:is_dx_A_out_zero\"" {  } { { "controls_bypassing.v" "is_dx_A_out_zero" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_bypassing.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controls_P processor:my_processor\|controls_P:ctrls_P " "Elaborating entity \"controls_P\" for hierarchy \"processor:my_processor\|controls_P:ctrls_P\"" {  } { { "processor.v" "ctrls_P" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tflipflop processor:my_processor\|controls_P:ctrls_P\|tflipflop:tff1 " "Elaborating entity \"tflipflop\" for hierarchy \"processor:my_processor\|controls_P:ctrls_P\|tflipflop:tff1\"" {  } { { "controls_P.v" "tff1" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_P.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:my_processor\|adder:add_j1 " "Elaborating entity \"adder\" for hierarchy \"processor:my_processor\|adder:add_j1\"" {  } { { "processor.v" "add_j1" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_32 processor:my_processor\|adder:add_j1\|not_32:not0 " "Elaborating entity \"not_32\" for hierarchy \"processor:my_processor\|adder:add_j1\|not_32:not0\"" {  } { { "adder.v" "not0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/adder.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_add_8 processor:my_processor\|adder:add_j1\|block_add_8:block_0 " "Elaborating entity \"block_add_8\" for hierarchy \"processor:my_processor\|adder:add_j1\|block_add_8:block_0\"" {  } { { "adder.v" "block_0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/adder.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_1 processor:my_processor\|adder:add_j1\|block_add_8:block_0\|add_1:adder_7 " "Elaborating entity \"add_1\" for hierarchy \"processor:my_processor\|adder:add_j1\|block_add_8:block_0\|add_1:adder_7\"" {  } { { "block_add_8.v" "adder_7" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742673855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_5bit processor:my_processor\|mux_2_5bit:mux_regfile_s1 " "Elaborating entity \"mux_2_5bit\" for hierarchy \"processor:my_processor\|mux_2_5bit:mux_regfile_s1\"" {  } { { "processor.v" "mux_regfile_s1" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:alu_main\"" {  } { { "processor.v" "alu_main" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32 processor:my_processor\|alu:alu_main\|and_32:and0 " "Elaborating entity \"and_32\" for hierarchy \"processor:my_processor\|alu:alu_main\|and_32:and0\"" {  } { { "alu.v" "and0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/alu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32 processor:my_processor\|alu:alu_main\|or_32:or0 " "Elaborating entity \"or_32\" for hierarchy \"processor:my_processor\|alu:alu_main\|or_32:or0\"" {  } { { "alu.v" "or0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/alu.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll processor:my_processor\|alu:alu_main\|sll:sll0 " "Elaborating entity \"sll\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\"" {  } { { "alu.v" "sll0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/alu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll16 processor:my_processor\|alu:alu_main\|sll:sll0\|sll16:s16 " "Elaborating entity \"sll16\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\|sll16:s16\"" {  } { { "sll.v" "s16" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sll.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll8 processor:my_processor\|alu:alu_main\|sll:sll0\|sll8:s8 " "Elaborating entity \"sll8\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\|sll8:s8\"" {  } { { "sll.v" "s8" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sll.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll4 processor:my_processor\|alu:alu_main\|sll:sll0\|sll4:s4 " "Elaborating entity \"sll4\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\|sll4:s4\"" {  } { { "sll.v" "s4" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sll.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll2 processor:my_processor\|alu:alu_main\|sll:sll0\|sll2:s2 " "Elaborating entity \"sll2\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\|sll2:s2\"" {  } { { "sll.v" "s2" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll1 processor:my_processor\|alu:alu_main\|sll:sll0\|sll1:s1 " "Elaborating entity \"sll1\" for hierarchy \"processor:my_processor\|alu:alu_main\|sll:sll0\|sll1:s1\"" {  } { { "sll.v" "s1" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra processor:my_processor\|alu:alu_main\|sra:sra0 " "Elaborating entity \"sra\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\"" {  } { { "alu.v" "sra0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra16 processor:my_processor\|alu:alu_main\|sra:sra0\|sra16:s16 " "Elaborating entity \"sra16\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\|sra16:s16\"" {  } { { "sra.v" "s16" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sra.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra8 processor:my_processor\|alu:alu_main\|sra:sra0\|sra8:s8 " "Elaborating entity \"sra8\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\|sra8:s8\"" {  } { { "sra.v" "s8" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sra.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra4 processor:my_processor\|alu:alu_main\|sra:sra0\|sra4:s4 " "Elaborating entity \"sra4\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\|sra4:s4\"" {  } { { "sra.v" "s4" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sra.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra2 processor:my_processor\|alu:alu_main\|sra:sra0\|sra2:s2 " "Elaborating entity \"sra2\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\|sra2:s2\"" {  } { { "sra.v" "s2" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sra.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra1 processor:my_processor\|alu:alu_main\|sra:sra0\|sra1:s1 " "Elaborating entity \"sra1\" for hierarchy \"processor:my_processor\|alu:alu_main\|sra:sra0\|sra1:s1\"" {  } { { "sra.v" "s1" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/sra.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8 processor:my_processor\|alu:alu_main\|mux_8:mux_final " "Elaborating entity \"mux_8\" for hierarchy \"processor:my_processor\|alu:alu_main\|mux_8:mux_final\"" {  } { { "alu.v" "mux_final" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/alu.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 processor:my_processor\|alu:alu_main\|mux_8:mux_final\|mux_4:mux_10 " "Elaborating entity \"mux_4\" for hierarchy \"processor:my_processor\|alu:alu_main\|mux_8:mux_final\|mux_4:mux_10\"" {  } { { "mux_8.v" "mux_10" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_8.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sex_17_32 processor:my_processor\|sex_17_32:sign_extender " "Elaborating entity \"sex_17_32\" for hierarchy \"processor:my_processor\|sex_17_32:sign_extender\"" {  } { { "processor.v" "sign_extender" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exception_alu processor:my_processor\|exception_alu:ex_alu " "Elaborating entity \"exception_alu\" for hierarchy \"processor:my_processor\|exception_alu:ex_alu\"" {  } { { "processor.v" "ex_alu" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trie_3bit processor:my_processor\|exception_alu:ex_alu\|trie_3bit:t_add " "Elaborating entity \"trie_3bit\" for hierarchy \"processor:my_processor\|exception_alu:ex_alu\|trie_3bit:t_add\"" {  } { { "exception_alu.v" "t_add" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/exception_alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_3bit processor:my_processor\|mux_2_3bit:mux_ex_choice " "Elaborating entity \"mux_2_3bit\" for hierarchy \"processor:my_processor\|mux_2_3bit:mux_ex_choice\"" {  } { { "processor.v" "mux_ex_choice" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:my_processor\|multdiv:md " "Elaborating entity \"multdiv\" for hierarchy \"processor:my_processor\|multdiv:md\"" {  } { { "processor.v" "md" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier processor:my_processor\|multdiv:md\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"processor:my_processor\|multdiv:md\|multiplier:mult\"" {  } { { "multdiv.v" "mult" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/multdiv.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674881 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "multiplier.v(58) " "Verilog HDL Case Statement information at multiplier.v(58): all case item expressions in this case statement are onehot" {  } { { "multiplier.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/multiplier.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574742674883 "|skeleton|processor:my_processor|multdiv:md|multiplier:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider processor:my_processor\|multdiv:md\|divider:div " "Elaborating entity \"divider\" for hierarchy \"processor:my_processor\|multdiv:md\|divider:div\"" {  } { { "multdiv.v" "div" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/multdiv.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674887 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remainder divider.v(10) " "Verilog HDL or VHDL warning at divider.v(10): object \"remainder\" assigned a value but never read" {  } { { "divider.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/divider.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574742674890 "|skeleton|processor:my_processor|multdiv:md|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 divider.v(55) " "Verilog HDL assignment warning at divider.v(55): truncated value with size 64 to match size of target (32)" {  } { { "divider.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/divider.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574742674890 "|skeleton|processor:my_processor|multdiv:md|divider:div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 divider.v(83) " "Verilog HDL assignment warning at divider.v(83): truncated value with size 32 to match size of target (6)" {  } { { "divider.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/divider.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574742674890 "|skeleton|processor:my_processor|multdiv:md|divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exception_md processor:my_processor\|exception_md:emd " "Elaborating entity \"exception_md\" for hierarchy \"processor:my_processor\|exception_md:emd\"" {  } { { "processor.v" "emd" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/processor.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_7segment_writer move_7segment_writer:reg_7segment " "Elaborating entity \"move_7segment_writer\" for hierarchy \"move_7segment_writer:reg_7segment\"" {  } { { "skeleton.v" "reg_7segment" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/skeleton.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_writer move_7segment_writer:reg_7segment\|digit_writer:d0 " "Elaborating entity \"digit_writer\" for hierarchy \"move_7segment_writer:reg_7segment\|digit_writer:d0\"" {  } { { "move_7segment_writer.v" "d0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/move_7segment_writer.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742674918 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[31\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[31\]\" into a selector" {  } { { "controls_W.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_W.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[30\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[30\]\" into a selector" {  } { { "controls_W.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_W.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[29\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[29\]\" into a selector" {  } { { "controls_W.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_W.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[28\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[28\]\" into a selector" {  } { { "controls_W.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_W.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[27\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[27\]\" into a selector" {  } { { "controls_W.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/controls_W.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[26\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[26\]\" into a selector" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2_5bit.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[25\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[25\]\" into a selector" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2_5bit.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[24\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[24\]\" into a selector" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2_5bit.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[23\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[23\]\" into a selector" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2_5bit.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[22\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[22\]\" into a selector" {  } { { "mux_2_5bit.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2_5bit.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[21\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[21\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[20\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[20\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[19\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[19\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[18\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[18\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[17\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[17\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[16\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[16\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[15\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[15\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[14\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[14\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[13\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[13\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[12\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[12\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[11\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[11\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[10\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[10\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[9\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[9\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[8\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[8\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[7\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[7\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[6\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[6\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[5\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[5\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[4\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[4\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[3\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[3\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[2\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[2\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[1\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[1\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|write_instr_out\[0\]\" " "Converted tri-state node \"processor:my_processor\|write_instr_out\[0\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[31\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[31\]\" into a selector" {  } { { "adder.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/adder.v" 40 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[30\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[30\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 23 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[29\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[29\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[28\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[28\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[27\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[27\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[26\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[26\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[25\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[25\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[24\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[24\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[23\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[23\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 24 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[22\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[22\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 23 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[21\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[21\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[20\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[20\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[19\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[19\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[18\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[18\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[17\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[17\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[16\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[16\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[15\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[15\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 24 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[14\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[14\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 23 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[13\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[13\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[12\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[12\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[11\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[11\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[10\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[10\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[9\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[9\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[8\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[8\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[7\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[7\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 24 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[6\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[6\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 23 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[5\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[5\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 22 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[4\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[4\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 21 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[3\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[3\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 20 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[2\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[2\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 19 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[1\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[1\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_A\[0\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_A\[0\]\" into a selector" {  } { { "block_add_8.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/block_add_8.v" 17 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[31\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[31\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[30\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[30\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[29\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[29\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[28\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[28\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[27\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[27\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[26\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[26\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[25\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[25\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[24\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[24\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[23\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[23\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[22\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[22\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[21\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[21\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[20\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[20\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[19\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[19\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[18\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[18\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[17\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[17\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[16\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[16\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[15\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[15\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[14\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[14\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[13\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[13\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[12\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[12\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[11\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[11\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[10\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[10\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[9\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[9\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[8\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[8\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[7\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[7\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[6\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[6\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[5\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[5\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[4\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[4\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[3\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[3\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[2\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[2\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[1\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[1\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|alu_in_B4\[0\]\" " "Converted tri-state node \"processor:my_processor\|alu_in_B4\[0\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_md:emd\|exception\[2\]\" " "Converted tri-state node \"processor:my_processor\|exception_md:emd\|exception\[2\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_md:emd\|exception\[1\]\" " "Converted tri-state node \"processor:my_processor\|exception_md:emd\|exception\[1\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_md:emd\|exception\[0\]\" " "Converted tri-state node \"processor:my_processor\|exception_md:emd\|exception\[0\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_alu:ex_alu\|exception\[2\]\" " "Converted tri-state node \"processor:my_processor\|exception_alu:ex_alu\|exception\[2\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_alu:ex_alu\|exception\[1\]\" " "Converted tri-state node \"processor:my_processor\|exception_alu:ex_alu\|exception\[1\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:my_processor\|exception_alu:ex_alu\|exception\[0\]\" " "Converted tri-state node \"processor:my_processor\|exception_alu:ex_alu\|exception\[0\]\" into a selector" {  } { { "mux_2.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/mux_2.v" 5 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[31\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[31\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[30\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[30\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[29\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[29\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[28\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[28\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[27\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[27\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[26\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[26\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[25\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[25\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[24\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[24\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[23\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[23\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[22\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[22\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[21\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[21\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[20\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[20\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[19\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[19\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[18\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[18\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[17\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[17\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[16\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[16\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[15\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[15\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[14\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[14\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[13\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[13\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[12\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[12\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[11\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[11\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[10\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[10\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[9\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[9\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[8\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[8\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[7\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[7\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[6\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[6\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[5\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[5\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[4\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[4\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[3\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[3\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[2\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[2\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[1\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[1\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegA\[0\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegA\[0\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[31\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[31\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[30\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[30\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[29\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[29\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[28\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[28\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[27\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[27\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[26\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[26\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[25\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[25\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[24\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[24\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[23\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[23\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[22\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[22\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[21\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[21\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[20\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[20\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[19\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[19\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[18\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[18\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[17\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[17\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[16\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[16\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[15\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[15\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[14\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[14\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[13\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[13\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[12\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[12\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[11\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[11\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[10\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[10\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[9\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[9\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[8\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[8\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[7\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[7\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[6\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[6\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[5\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[5\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[4\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[4\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[3\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[3\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[2\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[2\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[1\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[1\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile_special:my_regfile\|wire_readRegB\[0\]\" " "Converted tri-state node \"regfile_special:my_regfile\|wire_readRegB\[0\]\" into a selector" {  } { { "dflippymcflopface.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/dflippymcflopface.v" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1574742682150 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1574742682150 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "processor:my_processor\|multdiv:md\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"processor:my_processor\|multdiv:md\|multiplier:mult\|Mult0\"" {  } { { "multiplier.v" "Mult0" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/multiplier.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574742685413 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574742685413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:my_processor\|multdiv:md\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"processor:my_processor\|multdiv:md\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "multiplier.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/multiplier.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742685501 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:my_processor\|multdiv:md\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"processor:my_processor\|multdiv:md\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742685501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742685501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742685501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742685501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742685501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742685501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742685501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742685501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574742685501 ""}  } { { "multiplier.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/multiplier.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574742685501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574742685571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742685571 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574742686435 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "202 " "Ignored 202 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "202 " "Ignored 202 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1574742686482 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1574742686482 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[20\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[20\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[20\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[21\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[21\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[21\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[22\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[22\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[22\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[23\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[23\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[23\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[24\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[24\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[24\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[15\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[15\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[15\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[16\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[16\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[16\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[17\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[17\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[17\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[18\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[18\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[18\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[19\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[19\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[19\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[10\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[10\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[10\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[11\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[11\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[11\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[12\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[12\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[12\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[13\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[13\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[13\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[14\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[14\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[14\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[5\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[5\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[5\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[6\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[6\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[6\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[7\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[7\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[7\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[8\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[8\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[8\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[9\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[9\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[9\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex0\|out\[0\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex0\|out\[0\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[0\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex0\|out\[1\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex0\|out\[1\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[1\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex0\|out\[2\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex0\|out\[2\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[2\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[3\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[3\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[3\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[4\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[4\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[4\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[29\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[29\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[29\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[30\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[30\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[30\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[28\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[28\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[28\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[27\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[27\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[27\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[26\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[26\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[26\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[25\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[25\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[25\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_ex1\|out\[31\] processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_ex1\|out\[31\]\" to the node \"processor:my_processor\|mux_2:mux_reg_din_alpha\|out\[31\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[20\] processor:my_processor\|trie:t_pw0\|out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[20\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[20\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[21\] processor:my_processor\|trie:t_pw0\|out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[21\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[21\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[22\] processor:my_processor\|trie:t_pw0\|out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[22\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[22\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[23\] processor:my_processor\|trie:t_pw0\|out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[23\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[23\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[24\] processor:my_processor\|trie:t_pw0\|out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[24\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[24\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[15\] processor:my_processor\|trie:t_pw0\|out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[15\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[15\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[16\] processor:my_processor\|trie:t_pw0\|out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[16\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[16\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[17\] processor:my_processor\|trie:t_pw0\|out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[17\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[17\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[18\] processor:my_processor\|trie:t_pw0\|out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[18\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[18\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[19\] processor:my_processor\|trie:t_pw0\|out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[19\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[19\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[10\] processor:my_processor\|trie:t_pw0\|out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[10\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[10\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[11\] processor:my_processor\|trie:t_pw0\|out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[11\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[11\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[12\] processor:my_processor\|trie:t_pw0\|out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[12\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[12\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[13\] processor:my_processor\|trie:t_pw0\|out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[13\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[13\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[14\] processor:my_processor\|trie:t_pw0\|out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[14\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[14\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[5\] processor:my_processor\|trie:t_pw0\|out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[5\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[5\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[6\] processor:my_processor\|trie:t_pw0\|out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[6\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[6\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[7\] processor:my_processor\|trie:t_pw0\|out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[7\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[7\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[8\] processor:my_processor\|trie:t_pw0\|out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[8\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[8\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[9\] processor:my_processor\|trie:t_pw0\|out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[9\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[9\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[0\] processor:my_processor\|trie:t_pw0\|out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[0\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[0\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[1\] processor:my_processor\|trie:t_pw0\|out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[1\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[1\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[2\] processor:my_processor\|trie:t_pw0\|out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[2\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[2\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[3\] processor:my_processor\|trie:t_pw0\|out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[3\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[3\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[4\] processor:my_processor\|trie:t_pw0\|out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[4\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[4\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[29\] processor:my_processor\|trie:t_pw0\|out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[29\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[29\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[30\] processor:my_processor\|trie:t_pw0\|out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[30\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[30\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[28\] processor:my_processor\|trie:t_pw0\|out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[28\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[28\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[27\] processor:my_processor\|trie:t_pw0\|out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[27\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[27\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[26\] processor:my_processor\|trie:t_pw0\|out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[26\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[26\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[25\] processor:my_processor\|trie:t_pw0\|out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[25\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[25\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "processor:my_processor\|trie:t_write0\|out\[31\] processor:my_processor\|trie:t_pw0\|out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"processor:my_processor\|trie:t_write0\|out\[31\]\" to the node \"processor:my_processor\|trie:t_pw0\|out\[31\]\" into a wire" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1574742686514 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1574742686514 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[20\] processor:my_processor\|mux_2:mux_dm_in\|out\[20\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[20\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[20\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[21\] processor:my_processor\|mux_2:mux_dm_in\|out\[21\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[21\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[21\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[22\] processor:my_processor\|mux_2:mux_dm_in\|out\[22\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[22\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[22\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[23\] processor:my_processor\|mux_2:mux_dm_in\|out\[23\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[23\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[23\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[24\] processor:my_processor\|mux_2:mux_dm_in\|out\[24\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[24\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[24\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[15\] processor:my_processor\|mux_2:mux_dm_in\|out\[15\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[15\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[15\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[16\] processor:my_processor\|mux_2:mux_dm_in\|out\[16\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[16\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[16\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[17\] processor:my_processor\|mux_2:mux_dm_in\|out\[17\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[17\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[17\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[18\] processor:my_processor\|mux_2:mux_dm_in\|out\[18\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[18\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[18\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[19\] processor:my_processor\|mux_2:mux_dm_in\|out\[19\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[19\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[19\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[10\] processor:my_processor\|mux_2:mux_dm_in\|out\[10\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[10\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[10\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[11\] processor:my_processor\|mux_2:mux_dm_in\|out\[11\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[11\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[11\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[12\] processor:my_processor\|mux_2:mux_dm_in\|out\[12\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[12\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[12\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[13\] processor:my_processor\|mux_2:mux_dm_in\|out\[13\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[13\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[13\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[14\] processor:my_processor\|mux_2:mux_dm_in\|out\[14\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[14\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[14\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[5\] processor:my_processor\|mux_2:mux_dm_in\|out\[5\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[5\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[5\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[6\] processor:my_processor\|mux_2:mux_dm_in\|out\[6\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[6\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[6\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[7\] processor:my_processor\|mux_2:mux_dm_in\|out\[7\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[7\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[7\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[8\] processor:my_processor\|mux_2:mux_dm_in\|out\[8\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[8\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[8\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[9\] processor:my_processor\|mux_2:mux_dm_in\|out\[9\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[9\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[9\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[0\] processor:my_processor\|mux_2:mux_dm_in\|out\[0\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[0\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[0\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[1\] processor:my_processor\|mux_2:mux_dm_in\|out\[1\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[1\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[1\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[2\] processor:my_processor\|mux_2:mux_dm_in\|out\[2\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[2\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[2\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[3\] processor:my_processor\|mux_2:mux_dm_in\|out\[3\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[3\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[3\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[4\] processor:my_processor\|mux_2:mux_dm_in\|out\[4\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[4\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[4\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[29\] processor:my_processor\|mux_2:mux_dm_in\|out\[29\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[29\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[29\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[30\] processor:my_processor\|mux_2:mux_dm_in\|out\[30\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[30\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[30\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[28\] processor:my_processor\|mux_2:mux_dm_in\|out\[28\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[28\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[28\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[27\] processor:my_processor\|mux_2:mux_dm_in\|out\[27\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[27\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[27\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[26\] processor:my_processor\|mux_2:mux_dm_in\|out\[26\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[26\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[26\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[25\] processor:my_processor\|mux_2:mux_dm_in\|out\[25\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[25\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[25\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "processor:my_processor\|trie:t_pw0\|out\[31\] processor:my_processor\|mux_2:mux_dm_in\|out\[31\] " "Converted the fan-out from the tri-state buffer \"processor:my_processor\|trie:t_pw0\|out\[31\]\" to the node \"processor:my_processor\|mux_2:mux_dm_in\|out\[31\]\" into an OR gate" {  } { { "trie.v" "" { Text "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/trie.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1574742686524 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1574742686524 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574742689576 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/output_files/processor.map.smsg " "Generated suppressed messages file C:/Users/dam80/Documents/ece350checkers/robocheckers/fpga/processor/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742694379 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574742695057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574742695057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4966 " "Implemented 4966 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574742695483 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574742695483 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4864 " "Implemented 4864 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574742695483 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574742695483 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1574742695483 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574742695483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 277 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 277 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574742695550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 23:31:35 2019 " "Processing ended: Mon Nov 25 23:31:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574742695550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574742695550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574742695550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574742695550 ""}
