// Generated for: spectre
// Generated on: Nov 12 10:19:49 2019
// Design library name: CAD_modules
// Design cell name: test_SARDAC_v1
// Design view name: schematic
simulator lang=spectre
global 0
parameters div=16 mdac=1024 cs=0.5f fthn=40 fthp=40 frefp=1 frefn=1 cp=12.0f


include "/shares/techfile/PTM/65nm/ptm65_nmos.sp"
include "/shares/techfile/PTM/65nm/ptm65_pmos.sp"

// Library name: CAD_modules
// Cell name: sw_PTM_SAR_v1
// View name: schematic
subckt sw_PTM_SAR_v1 CK CKB IN OUT VDD VSS
parameters fppp fnnn
    M2 (OUT CKB IN VDD) pmos w=800n l=65n m=fppp
    M3 (IN CK OUT VSS) nmos w=400n l=65n m=fnnn
ends sw_PTM_SAR_v1
// End of subcircuit definition.

// Library name: CAD_modules
// Cell name: test_SARDAC_PTM_v1
// View name: schematic
C6 (out VSS) capacitor c=cp
C5 (OP net032) capacitor c=cs m=mdac
C4 (OP net032) capacitor c=cs m=mdac
C3 (ON net030) capacitor c=cs m=mdac
C2 (ON net030) capacitor c=cs m=mdac
C1 (out net014) capacitor c=cs m=mdac
C0 (out net035) capacitor c=cs m=mdac
M14 (VDD VSS net014 VDD) pmos w=800n l=65n m=mdac*frefp/div
M13 (VDD CK net035 VDD) pmos w=800n l=65n m=mdac*frefp/div
M11 (VDD VSS net032 VDD) pmos w=800n l=65n m=2*mdac*frefp/div
M8 (VDD VSS net030 VDD) pmos w=800n l=65n m=2*mdac*frefp/div
M15 (net014 VSS VSS VSS) nmos w=400n l=65n m=mdac*frefn/div
M12 (net035 CK VSS VSS) nmos w=400n l=65n m=mdac*frefn/div
M10 (net032 VSS VSS VSS) nmos w=400n l=65n m=2*mdac*frefn/div
M9 (net030 VSS VSS VSS) nmos w=400n l=65n m=2*mdac*frefn/div
I4 (CK CKB INN ON VDD VSS) sw_PTM_SAR_v1 fppp=fthp fnnn=fthn
I0 (CK CKB INP OP VDD VSS) sw_PTM_SAR_v1 fppp=fthp fnnn=fthn

V10 (INP 0) vsource dc=550.0m mag=1 phase=180 type=dc
V9 (INN 0) vsource dc=450.0m mag=1 phase=0 type=dc
V1 (VSS 0) vsource dc=0 type=dc
V0 (VDD 0) vsource dc=1 type=dc
V3 (CKB 0) vsource dc=0 type=pulse val0=1 val1=0 period=10n rise=5p \
        fall=5p
V2 (CK 0) vsource dc=1 type=pulse val0=0 val1=1 period=10n rise=5p fall=5p

ic out=1 
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=27 \
    tnom=27 multithread=on nthreads=4 scalem=1.0 scale=1.0 gmin=1e-12 \
    rforce=1 maxnotes=5 maxwarns=5 digits=5 cols=80 pivrel=1e-3 \
    sensfile="../psf/sens.output" checklimitdest=psf 
tran tran stop=40n errpreset=conservative write="spectre.ic" \
    writefinal="spectre.fc" annotate=status maxiters=5 
ac ac start=1k stop=1T annotate=status 
saveOptions options save=allpub


simulator lang=spice



.MEAS TRAN  ovalue FIND V(out) AT = 12.5n
.MEAS TRAN  dlydac TRIG V(ck) VAL=.5 RISE=2 TARG V(out) VAL=PAR('ovalue-100u') RISE=1 TD = 8n
.MEAS AC    bw1    WHEN Vdb(ON)= -3
.MEAS AC    bw2    WHEN Vdb(OP)= -3

