Info (10281): Verilog HDL Declaration information at step5_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5/synthesis/submodules/step5_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at step5_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5/synthesis/submodules/step5_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at step5_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5/synthesis/submodules/step5_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at step5_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5/synthesis/submodules/step5_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at step5_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5/synthesis/submodules/step5_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at step5_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5/synthesis/submodules/step5_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at step5_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5/synthesis/submodules/step5_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at step5_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5/synthesis/submodules/step5_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at step5_top.v(11): object "HEX0" differs only in case from object "hex0" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5_top.v Line: 11
Info (10281): Verilog HDL Declaration information at step5_top.v(11): object "HEX1" differs only in case from object "hex1" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5_top.v Line: 11
Info (10281): Verilog HDL Declaration information at step5_top.v(11): object "HEX2" differs only in case from object "hex2" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5_top.v Line: 11
Info (10281): Verilog HDL Declaration information at step5_top.v(11): object "HEX3" differs only in case from object "hex3" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5_top.v Line: 11
Info (10281): Verilog HDL Declaration information at step5_top.v(11): object "HEX4" differs only in case from object "hex4" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5_top.v Line: 11
Info (10281): Verilog HDL Declaration information at step5_top.v(12): object "HEX5" differs only in case from object "hex5" in the same scope File: C:/UBC/CPEN391/Module1/module-1-CassielJung/step5/step5_top.v Line: 12
