
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source TOP.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 484.988 ; gain = 180.285
Command: synth_design -top TOP -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16996
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1311.105 ; gain = 438.051
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/TOP.v:2]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux2.v:23]
WARNING: [Synth 8-689] width (33) of port connection 'in0' does not match port width (2) of module 'mux2' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:10]
WARNING: [Synth 8-689] width (33) of port connection 'in1' does not match port width (2) of module 'mux2' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:10]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (2) of module 'mux2' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:10]
WARNING: [Synth 8-689] width (33) of port connection 'in0' does not match port width (2) of module 'mux2' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:11]
WARNING: [Synth 8-689] width (33) of port connection 'in1' does not match port width (2) of module 'mux2' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:11]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (2) of module 'mux2' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:11]
WARNING: [Synth 8-689] width (33) of port connection 'in0' does not match port width (2) of module 'mux2' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:12]
WARNING: [Synth 8-689] width (33) of port connection 'in1' does not match port width (2) of module 'mux2' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:12]
WARNING: [Synth 8-689] width (1) of port connection 'out' does not match port width (2) of module 'mux2' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:12]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (0#1) [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/mux4.v:1]
INFO: [Synth 8-6157] synthesizing module 'parity_calc' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/parity_calc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'parity_calc' (0#1) [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/parity_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'demux4' [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/demux4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'demux4' (0#1) [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/demux4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/sources_1/new/TOP.v:2]
WARNING: [Synth 8-7129] Port data[3] in module parity_calc is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[2] in module parity_calc is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[1] in module parity_calc is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1418.617 ; gain = 545.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1418.617 ; gain = 545.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1418.617 ; gain = 545.562
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1418.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/constrs_1/new/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.srcs/constrs_1/new/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1436.840 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port data[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[1] in module TOP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:45 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:00 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:00 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:00 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT5 |     4|
|2     |IBUF |     7|
|3     |OBUF |     4|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 1436.840 ; gain = 563.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:01:08 . Memory (MB): peak = 1436.840 ; gain = 545.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 1436.840 ; gain = 563.785
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1438.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 38ef2a83
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:01:25 . Memory (MB): peak = 1438.879 ; gain = 953.891
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1438.879 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/denis/Verilog_projects/Lab_5/ex_3/ex_3.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 31 12:59:55 2024...
