//registers													
TCCR0A	TCCR0B	TCCR0C	TIMSK0	DTR0	TIFR0	TCKCSR	PMX0_0	PMX0_1	HDR	DDRC	DDRD	DDRE	DDRF
COM0A1	FOC0A	DSX07	-	DTR0L	OC0A	-	WCE	-	-	DDC0	DDD0	DDE0	DDF0
COM0A0	FOC0B	DSX06	-	-	OC0B	F2XEN	-	C1BF4	-	DDC1	DDD1	DDE1	DDF1
COM0B1	OC0AS	DSX05	-	-	-	TC2XF1	-	C1AF5	HDR5	DDC2	DDD2	DDE2	DDF2
COM0B0	DTEN0	DSX04	-	-	-	TC2XF0	-	C0BF3	HDR4	DDC3	DDD3	DDE3	DDF3
DOC0B	WGM02	-	-	DTR0H	-	-	-	C0AC0	HDR3	DDC4	DDD4	DDE4	DDF4
DOC0A	CS02	-	OCIE0B	-	OCF0B	AFCKS	-	SSB1	HDR2	DDC5	DDD5	DDE5	DDF5
WGM01	CS01	DSX01	OCIE0A	-	OCF0A	TC2XS1	-	TXD6	HDR1	DDC6	DDD6	DDE6	DDF6
WGM00	CS00	DSX00	TOIE0	-	TOV0	TC2XS0	-	RXD5	HDR0	DDC7	DDD7	DDE7	DDF7
													
//constraints													
timerNr	timerBits	counterMax											
0	8	255											
													
WGM0	WGM02	WGM01	WGM00	timerMode	topValue	updateOcrMoment	setTovMoment						
0	0	0	0	Normal	0xFF	immediate	MAX						
1	0	0	1	PCPWM	0xFF	TOP	BOTTOM						
2	0	1	0	CTC	OCR0A	immediate	MAX						
3	0	1	1	FPWM	0xFF	TOP	MAX						
4	1	0	0	-	-	-	-						
5	1	0	1	PCPWM	OCR0A	TOP	BOTTOM						
6	1	1	0	-	-	-	-						
7	1	1	1	FPWM	OCR0A	TOP	TOP						
													
COM0A	COM0A1	COM0A0	timerMode	CompareOutputModeA	WGM02	CompareOutputModeB							
0	0	0	Normal	disconnect	*	*							
1	0	1	Normal	toggle	*	*							
2	1	0	Normal	clear	*	*							
3	1	1	Normal	set	*	*							
0	0	0	CTC	disconnect	*	*							
1	0	1	CTC	toggle	*	*							
2	1	0	CTC	clear	*	*							
3	1	1	CTC	set	*	*							
0	0	0	FPWM	disconnect	*	*							
1	0	1	FPWM	toggle	1	disconnect							
2	1	0	FPWM	clear-on-match, set-at-max	*	*							
3	1	1	FPWM	set-on-match, clear-at-max	*	*							
0	0	0	PCPWM	disconnect	*	*							
1	0	1	PCPWM	toggle	1	disconnect							
2	1	0	PCPWM	clear-up, set-down	*	*							
3	1	1	PCPWM	set-up, clear-down	*	*							
													
COM0B	COM0B1	COM0B0	timerMode	CompareOutputModeB									
0	0	0	Normal	disconnect									
1	0	1	Normal	toggle									
2	1	0	Normal	clear									
3	1	1	Normal	set									
0	0	0	CTC	disconnect									
1	0	1	CTC	toggle									
2	1	0	CTC	clear									
3	1	1	CTC	set									
0	0	0	FPWM	disconnect									
1	0	1	FPWM	-									
2	1	0	FPWM	clear-on-match, set-at-max									
3	1	1	FPWM	set-on-match, clear-at-max									
0	0	0	PCPWM	disconnect									
1	0	1	PCPWM	-									
2	1	0	PCPWM	clear-up, set-down									
3	1	1	PCPWM	set-up, clear-down									
													
CS0	CS02	CS01	CS00	clockPrescalerOrSource	ExternalClockInput								
1	0	0	1	1	N/A								
2	0	1	0	8	N/A								
3	0	1	1	64	N/A								
4	1	0	0	256	N/A								
5	1	0	1	1024	N/A								
6	1	1	0	external clock falling edge	D4								
7	1	1	1	external clock rising edge	D4								
0	0	0	0	disconnect	N/A								
													
OCIE0A	interruptA	interruptVectorCodeA											
0	off	//nocode											
1	on	ISR(TIMER0_COMPA_vect) {\n    /* on OCR0A match */\n}											
													
OCIE0B	interruptB	interruptVectorCodeB											
0	off	//nocode											
1	on	ISR(TIMER0_COMPB_vect) {\n    /* on OCR0B match */\n}											
													
													
TOIE0	InterruptOnTimerOverflow	interruptVectorCodeOVF											
0	off	//nocode											
1	on	ISR(TIMER0_OVF_vect) {\n    /* on overflow */\n}											
													
F2XEN	TC2XS0	clockDoubler	ExternalClockInput										
0	0	off	*										
1	0	off	*										
1	1	on	N/A										
													
C0AC0	OC0AS	WCE	OCnA_OutputPort										
0	0	0	D6										
0	0	1	D6										
0	1	0	E4										
1	0	1	C0										
1	1	1	E4+C0										
													
C0BF3	WCE	OCnB_OutputPort											
0	0	D5											
0	1	D5											
1	1	F3											
													
HDR1	OCnA_OutputPort	OCnA_OutputCurrent											
0	*	12mA											
1	D6	80mA											
													
HDR0	OCnB_OutputPort	OCnB_OutputCurrent											
0	*	12mA											
1	D5	80mA											
													
DTEN0	DeadTime												
0	off												
1	on												
													
timerMode	DTEN0												
Normal	0												
CTC	0												
FPWM	*												
PCPWM	*												
													
DTEN0	COM0A												
0	*												
1	2												
1	3												
													
DTEN0	COM0B												
0	*												
1	2												
1	3												
													
CompareOutputModeA	OCnA_OutputPort	DDD6	DDE4	DDC0									
disconnect	*	0	0	0									
!disconnect	D6	1	*	*									
!disconnect	E4	*	1	*									
!disconnect	C0	*	*	1									
!disconnect	E4+C0	*	1	1									
													
CompareOutputModeB	OCnB_OutputPort	DDD5	DDF3										
disconnect	*	0	0										
!disconnect	D5	1	*										
!disconnect	F3	*	1										
													
DTR0L													
*													
													
DTR0H													
*													
													
OCR0A													
*													
													
OCR0B													
*													