INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_1/project_4_1.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chi-cheng Chuang/OneDrive/Classes/Spring 2021/E_E_214/Projects/project_4_1/project_4_1.srcs/sim_1/new/simulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulate
