[SIMULATION_DECK]
PROJECTNAME = ModelSimProject
BENCHMARK = and2_latch
TOP_TB = and2_latch_top_formal_verification_random_tb
SIMTIME = 0.000020
UNIT = m
VERILOG_PATH = SRC/
VERILOG_FILE1 = fpga_defines.v
VERILOG_FILE2 = and2_latch_include_netlists.v
CONFIG_PROTOCOL = scan_chain