[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/TaskProtoDef/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/TaskProtoDef/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<36> s<35> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<33> c<2> s<14> l<1:1> el<1:12>
n<"DPI-C"> u<5> t<StringLiteral> p<9> s<7> l<2:11> el<2:18>
n<simutil_memload> u<6> t<StringConst> p<7> l<2:24> el<2:39>
n<> u<7> t<Task_name_decl> p<9> c<6> l<2:19> el<2:39>
n<> u<8> t<EXPORT> p<9> s<5> l<2:4> el<2:10>
n<> u<9> t<Dpi_import_export> p<10> c<8> l<2:4> el<2:40>
n<> u<10> t<Package_or_generate_item_declaration> p<11> c<9> l<2:4> el<2:40>
n<> u<11> t<Module_or_generate_item_declaration> p<12> c<10> l<2:4> el<2:40>
n<> u<12> t<Module_common_item> p<13> c<11> l<2:4> el<2:40>
n<> u<13> t<Module_or_generate_item> p<14> c<12> l<2:4> el<2:40>
n<> u<14> t<Non_port_module_item> p<33> c<13> s<31> l<2:4> el<2:40>
n<simutil_memload> u<15> t<StringConst> p<25> s<23> l<3:9> el<3:24>
n<> u<16> t<TfPortDir_Inp> p<22> s<19> l<4:7> el<4:12>
n<> u<17> t<String_type> p<18> l<4:13> el<4:19>
n<> u<18> t<Data_type> p<19> c<17> l<4:13> el<4:19>
n<> u<19> t<Data_type_or_implicit> p<22> c<18> s<21> l<4:13> el<4:19>
n<file> u<20> t<StringConst> p<21> l<4:20> el<4:24>
n<> u<21> t<List_of_tf_variable_identifiers> p<22> c<20> l<4:20> el<4:24>
n<> u<22> t<Tf_port_declaration> p<23> c<16> l<4:7> el<4:25>
n<> u<23> t<Tf_item_declaration> p<25> c<22> s<24> l<4:7> el<4:25>
n<> u<24> t<ENDTASK> p<25> l<5:4> el<5:11>
n<> u<25> t<Task_body_declaration> p<26> c<15> l<3:9> el<5:11>
n<> u<26> t<Task_declaration> p<27> c<25> l<3:4> el<5:11>
n<> u<27> t<Package_or_generate_item_declaration> p<28> c<26> l<3:4> el<5:11>
n<> u<28> t<Module_or_generate_item_declaration> p<29> c<27> l<3:4> el<5:11>
n<> u<29> t<Module_common_item> p<30> c<28> l<3:4> el<5:11>
n<> u<30> t<Module_or_generate_item> p<31> c<29> l<3:4> el<5:11>
n<> u<31> t<Non_port_module_item> p<33> c<30> s<32> l<3:4> el<5:11>
n<> u<32> t<ENDMODULE> p<33> l<6:1> el<6:10>
n<> u<33> t<Module_declaration> p<34> c<4> l<1:1> el<6:10>
n<> u<34> t<Description> p<35> c<33> l<1:1> el<6:10>
n<> u<35> t<Source_text> p<36> c<34> l<1:1> el<6:10>
n<> u<36> t<Top_level_rule> c<1> l<1:1> el<7:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TaskProtoDef/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/TaskProtoDef/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/TaskProtoDef/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
design                                                 1
function                                               1
io_decl                                                1
module_inst                                            2
ref_obj                                                1
string_typespec                                        1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
design                                                 1
function                                               2
io_decl                                                2
module_inst                                            2
ref_obj                                                2
string_typespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TaskProtoDef/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TaskProtoDef/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TaskProtoDef/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProtoDef/dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.simutil_memload), line:3:4, endln:5:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProtoDef/dut.sv, line:1:1, endln:6:10
    |vpiName:simutil_memload
    |vpiFullName:work@top.simutil_memload
    |vpiAccessType:3
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiIODecl:
    \_io_decl: (file), line:4:20, endln:4:24
      |vpiParent:
      \_function: (work@top.simutil_memload), line:3:4, endln:5:11
      |vpiDirection:1
      |vpiName:file
      |vpiTypedef:
      \_ref_obj: (work@top.simutil_memload.file)
        |vpiParent:
        \_io_decl: (file), line:4:20, endln:4:24
        |vpiFullName:work@top.simutil_memload.file
        |vpiActual:
        \_string_typespec: , line:4:13, endln:4:19
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProtoDef/dut.sv, line:1:1, endln:6:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProtoDef/dut.sv, line:1:1, endln:6:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.simutil_memload), line:3:4, endln:5:11
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProtoDef/dut.sv, line:1:1, endln:6:10
    |vpiName:simutil_memload
    |vpiFullName:work@top.simutil_memload
    |vpiAccessType:3
    |vpiVisibility:1
    |vpiDPICStr:2
    |vpiIODecl:
    \_io_decl: (file), line:4:20, endln:4:24
      |vpiParent:
      \_function: (work@top.simutil_memload), line:3:4, endln:5:11
      |vpiDirection:1
      |vpiName:file
      |vpiTypedef:
      \_ref_obj: (work@top.simutil_memload.file)
        |vpiParent:
        \_io_decl: (file), line:4:20, endln:4:24
        |vpiFullName:work@top.simutil_memload.file
        |vpiActual:
        \_string_typespec: , line:4:13, endln:4:19
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/TaskProtoDef/dut.sv, line:1:1, endln:6:10
  |vpiTopModule:1
\_weaklyReferenced:
\_string_typespec: , line:4:13, endln:4:19
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/TaskProtoDef/dut.sv | ${SURELOG_DIR}/build/regression/TaskProtoDef/roundtrip/dut_000.sv | 4 | 6 |