/*
 *  ## Please DO NOT edit this file!! ##
 *  This file is auto-generated from the register source files.
 *  Any modifications to this file will be LOST when it is re-generated.
 *
 *  ----------------------------------------------------------------
 *  (C) Copyright 2009-2016 Realtek Semiconductor Corp.
 *
 *  This program is the proprietary software of Realtek Semiconductor
 *  Corporation and/or its licensors, and only be used, duplicated,
 *  modified or distributed under the authorized license from Realtek.
 *
 *  ANY USE OF THE SOFTWARE OTHER THAN AS AUTHORIZED UNDER
 *  THIS LICENSE OR COPYRIGHT LAW IS PROHIBITED.
 *
 *  ----------------------------------------------------------------
 *  Purpose: chip register definition and structure of RTL9310
 *
 *  ----------------------------------------------------------------
 */

#ifndef __RTL9310_SOC_REG_DEFINITION_H__
#define __RTL9310_SOC_REG_DEFINITION_H__

/*
 * Feature: SYS_REG
 */
#define RTL9310_CHIPID_ADDR                                                                                    (0x0)
  #define RTL9310_CHIPID_chipid_OFFSET                                                                         (0)
  #define RTL9310_CHIPID_chipid_MASK                                                                           (0xFFFFFFFF << RTL9310_CHIPID_chipid_OFFSET)

#define RTL9310_RMR_ADDR                                                                                       (0x4)
  #define RTL9310_RMR_RL_Number_OFFSET                                                                         (12)
  #define RTL9310_RMR_RL_Number_MASK                                                                           (0xFFFFF << RTL9310_RMR_RL_Number_OFFSET)
  #define RTL9310_RMR_VERID_OFFSET                                                                             (8)
  #define RTL9310_RMR_VERID_MASK                                                                               (0xF << RTL9310_RMR_VERID_OFFSET)

#define RTL9310_LBPCR_ADDR                                                                                     (0xC)
  #define RTL9310_LBPCR_arb_lock_ok_lx1_OFFSET                                                                 (22)
  #define RTL9310_LBPCR_arb_lock_ok_lx1_MASK                                                                   (0x1 << RTL9310_LBPCR_arb_lock_ok_lx1_OFFSET)
  #define RTL9310_LBPCR_arb_lock_bus_lx1_OFFSET                                                                (15)
  #define RTL9310_LBPCR_arb_lock_bus_lx1_MASK                                                                  (0x1 << RTL9310_LBPCR_arb_lock_bus_lx1_OFFSET)
  #define RTL9310_LBPCR_lx1_arbit_mode_OFFSET                                                                  (2)
  #define RTL9310_LBPCR_lx1_arbit_mode_MASK                                                                    (0x3 << RTL9310_LBPCR_lx1_arbit_mode_OFFSET)

#define RTL9310_LB1ACR0_ADDR                                                                                   (0x20)
  #define RTL9310_LB1ACR0_slot7_own_OFFSET                                                                     (28)
  #define RTL9310_LB1ACR0_slot7_own_MASK                                                                       (0xF << RTL9310_LB1ACR0_slot7_own_OFFSET)
  #define RTL9310_LB1ACR0_slot6_own_OFFSET                                                                     (24)
  #define RTL9310_LB1ACR0_slot6_own_MASK                                                                       (0xF << RTL9310_LB1ACR0_slot6_own_OFFSET)
  #define RTL9310_LB1ACR0_slot5_own_OFFSET                                                                     (20)
  #define RTL9310_LB1ACR0_slot5_own_MASK                                                                       (0xF << RTL9310_LB1ACR0_slot5_own_OFFSET)
  #define RTL9310_LB1ACR0_slot4_own_OFFSET                                                                     (16)
  #define RTL9310_LB1ACR0_slot4_own_MASK                                                                       (0xF << RTL9310_LB1ACR0_slot4_own_OFFSET)
  #define RTL9310_LB1ACR0_slot3_own_OFFSET                                                                     (12)
  #define RTL9310_LB1ACR0_slot3_own_MASK                                                                       (0xF << RTL9310_LB1ACR0_slot3_own_OFFSET)
  #define RTL9310_LB1ACR0_slot2_own_OFFSET                                                                     (8)
  #define RTL9310_LB1ACR0_slot2_own_MASK                                                                       (0xF << RTL9310_LB1ACR0_slot2_own_OFFSET)
  #define RTL9310_LB1ACR0_slot1_own_OFFSET                                                                     (4)
  #define RTL9310_LB1ACR0_slot1_own_MASK                                                                       (0xF << RTL9310_LB1ACR0_slot1_own_OFFSET)
  #define RTL9310_LB1ACR0_slot0_own_OFFSET                                                                     (0)
  #define RTL9310_LB1ACR0_slot0_own_MASK                                                                       (0xF << RTL9310_LB1ACR0_slot0_own_OFFSET)

#define RTL9310_LB1ACR1_ADDR                                                                                   (0x24)
  #define RTL9310_LB1ACR1_slot15_own_OFFSET                                                                    (28)
  #define RTL9310_LB1ACR1_slot15_own_MASK                                                                      (0xF << RTL9310_LB1ACR1_slot15_own_OFFSET)
  #define RTL9310_LB1ACR1_slot14_own_OFFSET                                                                    (24)
  #define RTL9310_LB1ACR1_slot14_own_MASK                                                                      (0xF << RTL9310_LB1ACR1_slot14_own_OFFSET)
  #define RTL9310_LB1ACR1_slot13_own_OFFSET                                                                    (20)
  #define RTL9310_LB1ACR1_slot13_own_MASK                                                                      (0xF << RTL9310_LB1ACR1_slot13_own_OFFSET)
  #define RTL9310_LB1ACR1_slot12_own_OFFSET                                                                    (16)
  #define RTL9310_LB1ACR1_slot12_own_MASK                                                                      (0xF << RTL9310_LB1ACR1_slot12_own_OFFSET)
  #define RTL9310_LB1ACR1_slot11_own_OFFSET                                                                    (12)
  #define RTL9310_LB1ACR1_slot11_own_MASK                                                                      (0xF << RTL9310_LB1ACR1_slot11_own_OFFSET)
  #define RTL9310_LB1ACR1_slot10_own_OFFSET                                                                    (8)
  #define RTL9310_LB1ACR1_slot10_own_MASK                                                                      (0xF << RTL9310_LB1ACR1_slot10_own_OFFSET)
  #define RTL9310_LB1ACR1_slot9_own_OFFSET                                                                     (4)
  #define RTL9310_LB1ACR1_slot9_own_MASK                                                                       (0xF << RTL9310_LB1ACR1_slot9_own_OFFSET)
  #define RTL9310_LB1ACR1_slot8_own_OFFSET                                                                     (0)
  #define RTL9310_LB1ACR1_slot8_own_MASK                                                                       (0xF << RTL9310_LB1ACR1_slot8_own_OFFSET)

#define RTL9310_LB1ACR2_ADDR                                                                                   (0x28)
  #define RTL9310_LB1ACR2_slot23_own_OFFSET                                                                    (28)
  #define RTL9310_LB1ACR2_slot23_own_MASK                                                                      (0xF << RTL9310_LB1ACR2_slot23_own_OFFSET)
  #define RTL9310_LB1ACR2_slot22_own_OFFSET                                                                    (24)
  #define RTL9310_LB1ACR2_slot22_own_MASK                                                                      (0xF << RTL9310_LB1ACR2_slot22_own_OFFSET)
  #define RTL9310_LB1ACR2_slot21_own_OFFSET                                                                    (20)
  #define RTL9310_LB1ACR2_slot21_own_MASK                                                                      (0xF << RTL9310_LB1ACR2_slot21_own_OFFSET)
  #define RTL9310_LB1ACR2_slot20_own_OFFSET                                                                    (16)
  #define RTL9310_LB1ACR2_slot20_own_MASK                                                                      (0xF << RTL9310_LB1ACR2_slot20_own_OFFSET)
  #define RTL9310_LB1ACR2_slot19_own_OFFSET                                                                    (12)
  #define RTL9310_LB1ACR2_slot19_own_MASK                                                                      (0xF << RTL9310_LB1ACR2_slot19_own_OFFSET)
  #define RTL9310_LB1ACR2_slot18_own_OFFSET                                                                    (8)
  #define RTL9310_LB1ACR2_slot18_own_MASK                                                                      (0xF << RTL9310_LB1ACR2_slot18_own_OFFSET)
  #define RTL9310_LB1ACR2_slot17_own_OFFSET                                                                    (4)
  #define RTL9310_LB1ACR2_slot17_own_MASK                                                                      (0xF << RTL9310_LB1ACR2_slot17_own_OFFSET)
  #define RTL9310_LB1ACR2_slot16_own_OFFSET                                                                    (0)
  #define RTL9310_LB1ACR2_slot16_own_MASK                                                                      (0xF << RTL9310_LB1ACR2_slot16_own_OFFSET)

#define RTL9310_LB1ACR3_ADDR                                                                                   (0x2C)
  #define RTL9310_LB1ACR3_slot31_own_OFFSET                                                                    (28)
  #define RTL9310_LB1ACR3_slot31_own_MASK                                                                      (0xF << RTL9310_LB1ACR3_slot31_own_OFFSET)
  #define RTL9310_LB1ACR3_slot30_own_OFFSET                                                                    (24)
  #define RTL9310_LB1ACR3_slot30_own_MASK                                                                      (0xF << RTL9310_LB1ACR3_slot30_own_OFFSET)
  #define RTL9310_LB1ACR3_slot29_own_OFFSET                                                                    (20)
  #define RTL9310_LB1ACR3_slot29_own_MASK                                                                      (0xF << RTL9310_LB1ACR3_slot29_own_OFFSET)
  #define RTL9310_LB1ACR3_slot28_own_OFFSET                                                                    (16)
  #define RTL9310_LB1ACR3_slot28_own_MASK                                                                      (0xF << RTL9310_LB1ACR3_slot28_own_OFFSET)
  #define RTL9310_LB1ACR3_slot27_own_OFFSET                                                                    (12)
  #define RTL9310_LB1ACR3_slot27_own_MASK                                                                      (0xF << RTL9310_LB1ACR3_slot27_own_OFFSET)
  #define RTL9310_LB1ACR3_slot26_own_OFFSET                                                                    (8)
  #define RTL9310_LB1ACR3_slot26_own_MASK                                                                      (0xF << RTL9310_LB1ACR3_slot26_own_OFFSET)
  #define RTL9310_LB1ACR3_slot25_own_OFFSET                                                                    (4)
  #define RTL9310_LB1ACR3_slot25_own_MASK                                                                      (0xF << RTL9310_LB1ACR3_slot25_own_OFFSET)
  #define RTL9310_LB1ACR3_slot24_own_OFFSET                                                                    (0)
  #define RTL9310_LB1ACR3_slot24_own_MASK                                                                      (0xF << RTL9310_LB1ACR3_slot24_own_OFFSET)

#define RTL9310_SSR_ADDR                                                                                       (0x44)
  #define RTL9310_SSR_gnt_dly_OFFSET                                                                           (8)
  #define RTL9310_SSR_gnt_dly_MASK                                                                             (0x7 << RTL9310_SSR_gnt_dly_OFFSET)
  #define RTL9310_SSR_cksel_ocp1_OFFSET                                                                        (3)
  #define RTL9310_SSR_cksel_ocp1_MASK                                                                          (0x1 << RTL9310_SSR_cksel_ocp1_OFFSET)
  #define RTL9310_SSR_ckse_ocp0_OFFSET                                                                         (2)
  #define RTL9310_SSR_ckse_ocp0_MASK                                                                           (0x1 << RTL9310_SSR_ckse_ocp0_OFFSET)
  #define RTL9310_SSR_soc_init_rdy_OFFSET                                                                      (0)
  #define RTL9310_SSR_soc_init_rdy_MASK                                                                        (0x1 << RTL9310_SSR_soc_init_rdy_OFFSET)

#define RTL9310_BDSEL_ADDR                                                                                     (0x4C)
  #define RTL9310_BDSEL_debug_mode_OFFSET                                                                      (31)
  #define RTL9310_BDSEL_debug_mode_MASK                                                                        (0x1 << RTL9310_BDSEL_debug_mode_OFFSET)
  #define RTL9310_BDSEL_dbgo_sel_OFFSET                                                                        (0)
  #define RTL9310_BDSEL_dbgo_sel_MASK                                                                          (0xFFFF << RTL9310_BDSEL_dbgo_sel_OFFSET)

#define RTL9310_LX0ADAP_ADDR                                                                                   (0xA0)
  #define RTL9310_LX0ADAP_GUESS_LEN_OFFSET                                                                     (16)
  #define RTL9310_LX0ADAP_GUESS_LEN_MASK                                                                       (0x3F << RTL9310_LX0ADAP_GUESS_LEN_OFFSET)
  #define RTL9310_LX0ADAP_CHOP_LEN_OFFSET                                                                      (8)
  #define RTL9310_LX0ADAP_CHOP_LEN_MASK                                                                        (0x3F << RTL9310_LX0ADAP_CHOP_LEN_OFFSET)
  #define RTL9310_LX0ADAP_CHOP_EN_OFFSET                                                                       (0)
  #define RTL9310_LX0ADAP_CHOP_EN_MASK                                                                         (0x1 << RTL9310_LX0ADAP_CHOP_EN_OFFSET)

#define RTL9310_LX1ADAP_ADDR                                                                                   (0xA4)
  #define RTL9310_LX1ADAP_GUESS_LEN_OFFSET                                                                     (16)
  #define RTL9310_LX1ADAP_GUESS_LEN_MASK                                                                       (0x3F << RTL9310_LX1ADAP_GUESS_LEN_OFFSET)
  #define RTL9310_LX1ADAP_CHOP_LEN_OFFSET                                                                      (8)
  #define RTL9310_LX1ADAP_CHOP_LEN_MASK                                                                        (0x3F << RTL9310_LX1ADAP_CHOP_LEN_OFFSET)
  #define RTL9310_LX1ADAP_CHOP_EN_OFFSET                                                                       (0)
  #define RTL9310_LX1ADAP_CHOP_EN_MASK                                                                         (0x1 << RTL9310_LX1ADAP_CHOP_EN_OFFSET)

/*
 * Feature: PAD_CTRL
 */
#define RTL9310_PSR0_ADDR                                                                                      (0x100)
  #define RTL9310_PSR0_pin_dramtype_OFFSET                                                                     (18)
  #define RTL9310_PSR0_pin_dramtype_MASK                                                                       (0x3 << RTL9310_PSR0_pin_dramtype_OFFSET)
  #define RTL9310_PSR0_pin_btuptype_OFFSET                                                                     (16)
  #define RTL9310_PSR0_pin_btuptype_MASK                                                                       (0x3 << RTL9310_PSR0_pin_btuptype_OFFSET)
  #define RTL9310_PSR0_pin_enctrlch_OFFSET                                                                     (15)
  #define RTL9310_PSR0_pin_enctrlch_MASK                                                                       (0x1 << RTL9310_PSR0_pin_enctrlch_OFFSET)
  #define RTL9310_PSR0_cs1_mux_sel_OFFSET                                                                      (13)
  #define RTL9310_PSR0_cs1_mux_sel_MASK                                                                        (0x3 << RTL9310_PSR0_cs1_mux_sel_OFFSET)
  #define RTL9310_PSR0_ddr_data_buswidth_OFFSET                                                                (12)
  #define RTL9310_PSR0_ddr_data_buswidth_MASK                                                                  (0x1 << RTL9310_PSR0_ddr_data_buswidth_OFFSET)
  #define RTL9310_PSR0_flshcfg_OFFSET                                                                          (8)
  #define RTL9310_PSR0_flshcfg_MASK                                                                            (0x1 << RTL9310_PSR0_flshcfg_OFFSET)
  #define RTL9310_PSR0_pin_cksel_OFFSET                                                                        (6)
  #define RTL9310_PSR0_pin_cksel_MASK                                                                          (0x1 << RTL9310_PSR0_pin_cksel_OFFSET)
  #define RTL9310_PSR0_testmode_OFFSET                                                                         (5)
  #define RTL9310_PSR0_testmode_MASK                                                                           (0x1 << RTL9310_PSR0_testmode_OFFSET)
  #define RTL9310_PSR0_spdup_OFFSET                                                                            (4)
  #define RTL9310_PSR0_spdup_MASK                                                                              (0x1 << RTL9310_PSR0_spdup_OFFSET)
  #define RTL9310_PSR0_cpmode_OFFSET                                                                           (0)
  #define RTL9310_PSR0_cpmode_MASK                                                                             (0xF << RTL9310_PSR0_cpmode_OFFSET)

#define RTL9310_PSR1_ADDR                                                                                      (0x104)
  #define RTL9310_PSR1_pin_spifben_OFFSET                                                                      (2)
  #define RTL9310_PSR1_pin_spifben_MASK                                                                        (0x1 << RTL9310_PSR1_pin_spifben_OFFSET)
  #define RTL9310_PSR1_pin_sdckg_div_OFFSET                                                                    (0)
  #define RTL9310_PSR1_pin_sdckg_div_MASK                                                                      (0x3 << RTL9310_PSR1_pin_sdckg_div_OFFSET)

/*
 * Feature: MISC_CTRL
 */
#define RTL9310_CPUCNTR_ADDR                                                                                   (0x258)
  #define RTL9310_CPUCNTR_ifu_patch_enable_OFFSET                                                              (31)
  #define RTL9310_CPUCNTR_ifu_patch_enable_MASK                                                                (0x1 << RTL9310_CPUCNTR_ifu_patch_enable_OFFSET)

/*
 * Feature: CMU
 */
#define RTL9310_CMUCR_OC0_ADDR                                                                                 (0x388)
  #define RTL9310_CMUCR_OC0_SE_SPIF_OFFSET                                                                     (9)
  #define RTL9310_CMUCR_OC0_SE_SPIF_MASK                                                                       (0x1 << RTL9310_CMUCR_OC0_SE_SPIF_OFFSET)

/*
 * Feature: MEM_BIST
 */
#define RTL9310_L2WSBIST_ADDR                                                                                  (0x430)
  #define RTL9310_L2WSBIST_l2_ws_bist_mode_OFFSET                                                              (31)
  #define RTL9310_L2WSBIST_l2_ws_bist_mode_MASK                                                                (0x1 << RTL9310_L2WSBIST_l2_ws_bist_mode_OFFSET)
  #define RTL9310_L2WSBIST_l2_ws_bist_rstn_OFFSET                                                              (30)
  #define RTL9310_L2WSBIST_l2_ws_bist_rstn_MASK                                                                (0x1 << RTL9310_L2WSBIST_l2_ws_bist_rstn_OFFSET)
  #define RTL9310_L2WSBIST_l2_ws_bist_done_OFFSET                                                              (29)
  #define RTL9310_L2WSBIST_l2_ws_bist_done_MASK                                                                (0x1 << RTL9310_L2WSBIST_l2_ws_bist_done_OFFSET)
  #define RTL9310_L2WSBIST_l2_ws_bist_fail_OFFSET                                                              (28)
  #define RTL9310_L2WSBIST_l2_ws_bist_fail_MASK                                                                (0x1 << RTL9310_L2WSBIST_l2_ws_bist_fail_OFFSET)
  #define RTL9310_L2WSBIST_l2_ws_drf_bist_mode_OFFSET                                                          (27)
  #define RTL9310_L2WSBIST_l2_ws_drf_bist_mode_MASK                                                            (0x1 << RTL9310_L2WSBIST_l2_ws_drf_bist_mode_OFFSET)
  #define RTL9310_L2WSBIST_l2_ws_drf_test_resume_OFFSET                                                        (26)
  #define RTL9310_L2WSBIST_l2_ws_drf_test_resume_MASK                                                          (0x1 << RTL9310_L2WSBIST_l2_ws_drf_test_resume_OFFSET)
  #define RTL9310_L2WSBIST_l2_ws_drf_bist_done_OFFSET                                                          (25)
  #define RTL9310_L2WSBIST_l2_ws_drf_bist_done_MASK                                                            (0x1 << RTL9310_L2WSBIST_l2_ws_drf_bist_done_OFFSET)
  #define RTL9310_L2WSBIST_l2_ws_drf_bist_fail_OFFSET                                                          (24)
  #define RTL9310_L2WSBIST_l2_ws_drf_bist_fail_MASK                                                            (0x1 << RTL9310_L2WSBIST_l2_ws_drf_bist_fail_OFFSET)
  #define RTL9310_L2WSBIST_l2_ws_drf_start_pause_OFFSET                                                        (23)
  #define RTL9310_L2WSBIST_l2_ws_drf_start_pause_MASK                                                          (0x1 << RTL9310_L2WSBIST_l2_ws_drf_start_pause_OFFSET)

#define RTL9310_L2TAGBIST_ADDR                                                                                 (0x434)
  #define RTL9310_L2TAGBIST_l2_tag_bist_mode_OFFSET                                                            (31)
  #define RTL9310_L2TAGBIST_l2_tag_bist_mode_MASK                                                              (0x1 << RTL9310_L2TAGBIST_l2_tag_bist_mode_OFFSET)
  #define RTL9310_L2TAGBIST_l2_tag_bist_rstn_OFFSET                                                            (30)
  #define RTL9310_L2TAGBIST_l2_tag_bist_rstn_MASK                                                              (0x1 << RTL9310_L2TAGBIST_l2_tag_bist_rstn_OFFSET)
  #define RTL9310_L2TAGBIST_l2_tag_bist_done_OFFSET                                                            (29)
  #define RTL9310_L2TAGBIST_l2_tag_bist_done_MASK                                                              (0x1 << RTL9310_L2TAGBIST_l2_tag_bist_done_OFFSET)
  #define RTL9310_L2TAGBIST_l2_tag_bist_fail_OFFSET                                                            (21)
  #define RTL9310_L2TAGBIST_l2_tag_bist_fail_MASK                                                              (0xFF << RTL9310_L2TAGBIST_l2_tag_bist_fail_OFFSET)
  #define RTL9310_L2TAGBIST_l2_tag_drf_bist_mode_OFFSET                                                        (20)
  #define RTL9310_L2TAGBIST_l2_tag_drf_bist_mode_MASK                                                          (0x1 << RTL9310_L2TAGBIST_l2_tag_drf_bist_mode_OFFSET)
  #define RTL9310_L2TAGBIST_l2_tag_drf_test_resume_OFFSET                                                      (19)
  #define RTL9310_L2TAGBIST_l2_tag_drf_test_resume_MASK                                                        (0x1 << RTL9310_L2TAGBIST_l2_tag_drf_test_resume_OFFSET)
  #define RTL9310_L2TAGBIST_l2_tag_drf_bist_done_OFFSET                                                        (18)
  #define RTL9310_L2TAGBIST_l2_tag_drf_bist_done_MASK                                                          (0x1 << RTL9310_L2TAGBIST_l2_tag_drf_bist_done_OFFSET)
  #define RTL9310_L2TAGBIST_l2_tag_drf_bist_fail_OFFSET                                                        (10)
  #define RTL9310_L2TAGBIST_l2_tag_drf_bist_fail_MASK                                                          (0xFF << RTL9310_L2TAGBIST_l2_tag_drf_bist_fail_OFFSET)
  #define RTL9310_L2TAGBIST_l2_tag_drf_start_pause_OFFSET                                                      (9)
  #define RTL9310_L2TAGBIST_l2_tag_drf_start_pause_MASK                                                        (0x1 << RTL9310_L2TAGBIST_l2_tag_drf_start_pause_OFFSET)

#define RTL9310_L2DATABIST_ADDR                                                                                (0x438)
  #define RTL9310_L2DATABIST_l2_data_bist_grp_en_OFFSET                                                        (30)
  #define RTL9310_L2DATABIST_l2_data_bist_grp_en_MASK                                                          (0x3 << RTL9310_L2DATABIST_l2_data_bist_grp_en_OFFSET)
  #define RTL9310_L2DATABIST_l2_data_bist_mode_OFFSET                                                          (29)
  #define RTL9310_L2DATABIST_l2_data_bist_mode_MASK                                                            (0x1 << RTL9310_L2DATABIST_l2_data_bist_mode_OFFSET)
  #define RTL9310_L2DATABIST_l2_data_bist_rstn_OFFSET                                                          (28)
  #define RTL9310_L2DATABIST_l2_data_bist_rstn_MASK                                                            (0x1 << RTL9310_L2DATABIST_l2_data_bist_rstn_OFFSET)
  #define RTL9310_L2DATABIST_l2_data_bist_done_OFFSET                                                          (27)
  #define RTL9310_L2DATABIST_l2_data_bist_done_MASK                                                            (0x1 << RTL9310_L2DATABIST_l2_data_bist_done_OFFSET)
  #define RTL9310_L2DATABIST_l2_data_bist_fail_OFFSET                                                          (11)
  #define RTL9310_L2DATABIST_l2_data_bist_fail_MASK                                                            (0xFFFF << RTL9310_L2DATABIST_l2_data_bist_fail_OFFSET)

#define RTL9310_L2DATABIST2_ADDR                                                                               (0x43C)
  #define RTL9310_L2DATABIST2_l2_data_drf_bist_mode_OFFSET                                                     (31)
  #define RTL9310_L2DATABIST2_l2_data_drf_bist_mode_MASK                                                       (0x1 << RTL9310_L2DATABIST2_l2_data_drf_bist_mode_OFFSET)
  #define RTL9310_L2DATABIST2_l2_data_drf_test_resume_OFFSET                                                   (30)
  #define RTL9310_L2DATABIST2_l2_data_drf_test_resume_MASK                                                     (0x1 << RTL9310_L2DATABIST2_l2_data_drf_test_resume_OFFSET)
  #define RTL9310_L2DATABIST2_l2_data_drf_bist_done_OFFSET                                                     (29)
  #define RTL9310_L2DATABIST2_l2_data_drf_bist_done_MASK                                                       (0x1 << RTL9310_L2DATABIST2_l2_data_drf_bist_done_OFFSET)
  #define RTL9310_L2DATABIST2_l2_data_drf_bist_fail_OFFSET                                                     (13)
  #define RTL9310_L2DATABIST2_l2_data_drf_bist_fail_MASK                                                       (0xFFFF << RTL9310_L2DATABIST2_l2_data_drf_bist_fail_OFFSET)
  #define RTL9310_L2DATABIST2_l2_data_drf_start_pause_OFFSET                                                   (12)
  #define RTL9310_L2DATABIST2_l2_data_drf_start_pause_MASK                                                     (0x1 << RTL9310_L2DATABIST2_l2_data_drf_start_pause_OFFSET)

#define RTL9310_C0_ICBIST_ADDR                                                                                 (0x440)
  #define RTL9310_C0_ICBIST_core0_icache_bist_grp_en_OFFSET                                                    (29)
  #define RTL9310_C0_ICBIST_core0_icache_bist_grp_en_MASK                                                      (0x7 << RTL9310_C0_ICBIST_core0_icache_bist_grp_en_OFFSET)
  #define RTL9310_C0_ICBIST_core0_icache_bist_mode_OFFSET                                                      (28)
  #define RTL9310_C0_ICBIST_core0_icache_bist_mode_MASK                                                        (0x1 << RTL9310_C0_ICBIST_core0_icache_bist_mode_OFFSET)
  #define RTL9310_C0_ICBIST_core0_icache_bist_rstn_OFFSET                                                      (27)
  #define RTL9310_C0_ICBIST_core0_icache_bist_rstn_MASK                                                        (0x1 << RTL9310_C0_ICBIST_core0_icache_bist_rstn_OFFSET)
  #define RTL9310_C0_ICBIST_core0_icache_bist_done_OFFSET                                                      (26)
  #define RTL9310_C0_ICBIST_core0_icache_bist_done_MASK                                                        (0x1 << RTL9310_C0_ICBIST_core0_icache_bist_done_OFFSET)
  #define RTL9310_C0_ICBIST_core0_icache_bist_fail_OFFSET                                                      (17)
  #define RTL9310_C0_ICBIST_core0_icache_bist_fail_MASK                                                        (0x1FF << RTL9310_C0_ICBIST_core0_icache_bist_fail_OFFSET)
  #define RTL9310_C0_ICBIST_core0_icache_drf_bist_mode_OFFSET                                                  (16)
  #define RTL9310_C0_ICBIST_core0_icache_drf_bist_mode_MASK                                                    (0x1 << RTL9310_C0_ICBIST_core0_icache_drf_bist_mode_OFFSET)
  #define RTL9310_C0_ICBIST_core0_icache_drf_test_resume_OFFSET                                                (15)
  #define RTL9310_C0_ICBIST_core0_icache_drf_test_resume_MASK                                                  (0x1 << RTL9310_C0_ICBIST_core0_icache_drf_test_resume_OFFSET)
  #define RTL9310_C0_ICBIST_core0_icache_drf_bist_done_OFFSET                                                  (14)
  #define RTL9310_C0_ICBIST_core0_icache_drf_bist_done_MASK                                                    (0x1 << RTL9310_C0_ICBIST_core0_icache_drf_bist_done_OFFSET)
  #define RTL9310_C0_ICBIST_core0_icache_drf_bist_fail_OFFSET                                                  (5)
  #define RTL9310_C0_ICBIST_core0_icache_drf_bist_fail_MASK                                                    (0x1FF << RTL9310_C0_ICBIST_core0_icache_drf_bist_fail_OFFSET)
  #define RTL9310_C0_ICBIST_core0_icache_drf_start_pause_OFFSET                                                (4)
  #define RTL9310_C0_ICBIST_core0_icache_drf_start_pause_MASK                                                  (0x1 << RTL9310_C0_ICBIST_core0_icache_drf_start_pause_OFFSET)

#define RTL9310_C0_DCBIST0_ADDR                                                                                (0x444)
  #define RTL9310_C0_DCBIST0_core0_dcache_bist_grp_en_OFFSET                                                   (28)
  #define RTL9310_C0_DCBIST0_core0_dcache_bist_grp_en_MASK                                                     (0xF << RTL9310_C0_DCBIST0_core0_dcache_bist_grp_en_OFFSET)
  #define RTL9310_C0_DCBIST0_core0_dcache_bist_mode_OFFSET                                                     (27)
  #define RTL9310_C0_DCBIST0_core0_dcache_bist_mode_MASK                                                       (0x1 << RTL9310_C0_DCBIST0_core0_dcache_bist_mode_OFFSET)
  #define RTL9310_C0_DCBIST0_core0_dcache_bist_rstn_OFFSET                                                     (26)
  #define RTL9310_C0_DCBIST0_core0_dcache_bist_rstn_MASK                                                       (0x1 << RTL9310_C0_DCBIST0_core0_dcache_bist_rstn_OFFSET)
  #define RTL9310_C0_DCBIST0_core0_dcache_bist_done_OFFSET                                                     (25)
  #define RTL9310_C0_DCBIST0_core0_dcache_bist_done_MASK                                                       (0x1 << RTL9310_C0_DCBIST0_core0_dcache_bist_done_OFFSET)
  #define RTL9310_C0_DCBIST0_core0_dcache_bist_fail_OFFSET                                                     (4)
  #define RTL9310_C0_DCBIST0_core0_dcache_bist_fail_MASK                                                       (0x1FFFFF << RTL9310_C0_DCBIST0_core0_dcache_bist_fail_OFFSET)

#define RTL9310_C0_DCBIST1_ADDR                                                                                (0x448)
  #define RTL9310_C0_DCBIST1_core0_dcache_drf_test_resume_OFFSET                                               (31)
  #define RTL9310_C0_DCBIST1_core0_dcache_drf_test_resume_MASK                                                 (0x1 << RTL9310_C0_DCBIST1_core0_dcache_drf_test_resume_OFFSET)
  #define RTL9310_C0_DCBIST1_core0_dcache_drf_bist_mode_OFFSET                                                 (30)
  #define RTL9310_C0_DCBIST1_core0_dcache_drf_bist_mode_MASK                                                   (0x1 << RTL9310_C0_DCBIST1_core0_dcache_drf_bist_mode_OFFSET)
  #define RTL9310_C0_DCBIST1_core0_dcache_drf_bist_done_OFFSET                                                 (29)
  #define RTL9310_C0_DCBIST1_core0_dcache_drf_bist_done_MASK                                                   (0x1 << RTL9310_C0_DCBIST1_core0_dcache_drf_bist_done_OFFSET)
  #define RTL9310_C0_DCBIST1_core0_dcache_drf_bist_fail_OFFSET                                                 (8)
  #define RTL9310_C0_DCBIST1_core0_dcache_drf_bist_fail_MASK                                                   (0x1FFFFF << RTL9310_C0_DCBIST1_core0_dcache_drf_bist_fail_OFFSET)
  #define RTL9310_C0_DCBIST1_core0_dcache_drf_start_pause_OFFSET                                               (7)
  #define RTL9310_C0_DCBIST1_core0_dcache_drf_start_pause_MASK                                                 (0x1 << RTL9310_C0_DCBIST1_core0_dcache_drf_start_pause_OFFSET)

#define RTL9310_C1_ICBIST_ADDR                                                                                 (0x44C)
  #define RTL9310_C1_ICBIST_core1_icache_bist_grp_en_OFFSET                                                    (29)
  #define RTL9310_C1_ICBIST_core1_icache_bist_grp_en_MASK                                                      (0x7 << RTL9310_C1_ICBIST_core1_icache_bist_grp_en_OFFSET)
  #define RTL9310_C1_ICBIST_core1_icache_bist_mode_OFFSET                                                      (28)
  #define RTL9310_C1_ICBIST_core1_icache_bist_mode_MASK                                                        (0x1 << RTL9310_C1_ICBIST_core1_icache_bist_mode_OFFSET)
  #define RTL9310_C1_ICBIST_core1_icache_bist_rstn_OFFSET                                                      (27)
  #define RTL9310_C1_ICBIST_core1_icache_bist_rstn_MASK                                                        (0x1 << RTL9310_C1_ICBIST_core1_icache_bist_rstn_OFFSET)
  #define RTL9310_C1_ICBIST_core1_icache_bist_done_OFFSET                                                      (26)
  #define RTL9310_C1_ICBIST_core1_icache_bist_done_MASK                                                        (0x1 << RTL9310_C1_ICBIST_core1_icache_bist_done_OFFSET)
  #define RTL9310_C1_ICBIST_core1_icache_bist_fail_OFFSET                                                      (17)
  #define RTL9310_C1_ICBIST_core1_icache_bist_fail_MASK                                                        (0x1FF << RTL9310_C1_ICBIST_core1_icache_bist_fail_OFFSET)
  #define RTL9310_C1_ICBIST_core1_icache_drf_bist_mode_OFFSET                                                  (16)
  #define RTL9310_C1_ICBIST_core1_icache_drf_bist_mode_MASK                                                    (0x1 << RTL9310_C1_ICBIST_core1_icache_drf_bist_mode_OFFSET)
  #define RTL9310_C1_ICBIST_core1_icache_drf_test_resume_OFFSET                                                (15)
  #define RTL9310_C1_ICBIST_core1_icache_drf_test_resume_MASK                                                  (0x1 << RTL9310_C1_ICBIST_core1_icache_drf_test_resume_OFFSET)
  #define RTL9310_C1_ICBIST_core1_icache_drf_bist_done_OFFSET                                                  (14)
  #define RTL9310_C1_ICBIST_core1_icache_drf_bist_done_MASK                                                    (0x1 << RTL9310_C1_ICBIST_core1_icache_drf_bist_done_OFFSET)
  #define RTL9310_C1_ICBIST_core1_icache_drf_bist_fail_OFFSET                                                  (5)
  #define RTL9310_C1_ICBIST_core1_icache_drf_bist_fail_MASK                                                    (0x1FF << RTL9310_C1_ICBIST_core1_icache_drf_bist_fail_OFFSET)
  #define RTL9310_C1_ICBIST_core1_icache_drf_start_pause_OFFSET                                                (4)
  #define RTL9310_C1_ICBIST_core1_icache_drf_start_pause_MASK                                                  (0x1 << RTL9310_C1_ICBIST_core1_icache_drf_start_pause_OFFSET)

#define RTL9310_C1_DCBIST0_ADDR                                                                                (0x450)
  #define RTL9310_C1_DCBIST0_core1_dcache_bist_grp_en_OFFSET                                                   (28)
  #define RTL9310_C1_DCBIST0_core1_dcache_bist_grp_en_MASK                                                     (0xF << RTL9310_C1_DCBIST0_core1_dcache_bist_grp_en_OFFSET)
  #define RTL9310_C1_DCBIST0_core1_dcache_bist_mode_OFFSET                                                     (27)
  #define RTL9310_C1_DCBIST0_core1_dcache_bist_mode_MASK                                                       (0x1 << RTL9310_C1_DCBIST0_core1_dcache_bist_mode_OFFSET)
  #define RTL9310_C1_DCBIST0_core1_dcache_bist_rstn_OFFSET                                                     (26)
  #define RTL9310_C1_DCBIST0_core1_dcache_bist_rstn_MASK                                                       (0x1 << RTL9310_C1_DCBIST0_core1_dcache_bist_rstn_OFFSET)
  #define RTL9310_C1_DCBIST0_core1_dcache_bist_done_OFFSET                                                     (25)
  #define RTL9310_C1_DCBIST0_core1_dcache_bist_done_MASK                                                       (0x1 << RTL9310_C1_DCBIST0_core1_dcache_bist_done_OFFSET)
  #define RTL9310_C1_DCBIST0_core1_dcache_bist_fail_OFFSET                                                     (4)
  #define RTL9310_C1_DCBIST0_core1_dcache_bist_fail_MASK                                                       (0x1FFFFF << RTL9310_C1_DCBIST0_core1_dcache_bist_fail_OFFSET)

#define RTL9310_C1_DCBIST1_ADDR                                                                                (0x454)
  #define RTL9310_C1_DCBIST1_core1_dcache_drf_test_resume_OFFSET                                               (31)
  #define RTL9310_C1_DCBIST1_core1_dcache_drf_test_resume_MASK                                                 (0x1 << RTL9310_C1_DCBIST1_core1_dcache_drf_test_resume_OFFSET)
  #define RTL9310_C1_DCBIST1_core1_dcache_drf_bist_mode_OFFSET                                                 (30)
  #define RTL9310_C1_DCBIST1_core1_dcache_drf_bist_mode_MASK                                                   (0x1 << RTL9310_C1_DCBIST1_core1_dcache_drf_bist_mode_OFFSET)
  #define RTL9310_C1_DCBIST1_core1_dcache_drf_bist_done_OFFSET                                                 (29)
  #define RTL9310_C1_DCBIST1_core1_dcache_drf_bist_done_MASK                                                   (0x1 << RTL9310_C1_DCBIST1_core1_dcache_drf_bist_done_OFFSET)
  #define RTL9310_C1_DCBIST1_core1_dcache_drf_bist_fail_OFFSET                                                 (8)
  #define RTL9310_C1_DCBIST1_core1_dcache_drf_bist_fail_MASK                                                   (0x1FFFFF << RTL9310_C1_DCBIST1_core1_dcache_drf_bist_fail_OFFSET)
  #define RTL9310_C1_DCBIST1_core1_dcache_drf_start_pause_OFFSET                                               (7)
  #define RTL9310_C1_DCBIST1_core1_dcache_drf_start_pause_MASK                                                 (0x1 << RTL9310_C1_DCBIST1_core1_dcache_drf_start_pause_OFFSET)

#define RTL9310_SPSRAMBIST_ADDR                                                                                (0x458)
  #define RTL9310_SPSRAMBIST_sheipa_sram_bist_mode_OFFSET                                                      (31)
  #define RTL9310_SPSRAMBIST_sheipa_sram_bist_mode_MASK                                                        (0x1 << RTL9310_SPSRAMBIST_sheipa_sram_bist_mode_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_sram_bist_rstn_OFFSET                                                      (30)
  #define RTL9310_SPSRAMBIST_sheipa_sram_bist_rstn_MASK                                                        (0x1 << RTL9310_SPSRAMBIST_sheipa_sram_bist_rstn_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_sram_bist_done_OFFSET                                                      (29)
  #define RTL9310_SPSRAMBIST_sheipa_sram_bist_done_MASK                                                        (0x1 << RTL9310_SPSRAMBIST_sheipa_sram_bist_done_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_sram_bist_fail_OFFSET                                                      (28)
  #define RTL9310_SPSRAMBIST_sheipa_sram_bist_fail_MASK                                                        (0x1 << RTL9310_SPSRAMBIST_sheipa_sram_bist_fail_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_sram_drf_bist_mode_OFFSET                                                  (27)
  #define RTL9310_SPSRAMBIST_sheipa_sram_drf_bist_mode_MASK                                                    (0x1 << RTL9310_SPSRAMBIST_sheipa_sram_drf_bist_mode_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_sram_drf_test_resume_OFFSET                                                (26)
  #define RTL9310_SPSRAMBIST_sheipa_sram_drf_test_resume_MASK                                                  (0x1 << RTL9310_SPSRAMBIST_sheipa_sram_drf_test_resume_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_sram_drf_bist_done_OFFSET                                                  (25)
  #define RTL9310_SPSRAMBIST_sheipa_sram_drf_bist_done_MASK                                                    (0x1 << RTL9310_SPSRAMBIST_sheipa_sram_drf_bist_done_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_sram_drf_bist_fail_OFFSET                                                  (24)
  #define RTL9310_SPSRAMBIST_sheipa_sram_drf_bist_fail_MASK                                                    (0x1 << RTL9310_SPSRAMBIST_sheipa_sram_drf_bist_fail_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_sram_drf_start_pause_OFFSET                                                (23)
  #define RTL9310_SPSRAMBIST_sheipa_sram_drf_start_pause_MASK                                                  (0x1 << RTL9310_SPSRAMBIST_sheipa_sram_drf_start_pause_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_rom_bist_mode_OFFSET                                                       (18)
  #define RTL9310_SPSRAMBIST_sheipa_rom_bist_mode_MASK                                                         (0x1 << RTL9310_SPSRAMBIST_sheipa_rom_bist_mode_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_rom_bist_rstn_OFFSET                                                       (17)
  #define RTL9310_SPSRAMBIST_sheipa_rom_bist_rstn_MASK                                                         (0x1 << RTL9310_SPSRAMBIST_sheipa_rom_bist_rstn_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_rom_bist_done_OFFSET                                                       (16)
  #define RTL9310_SPSRAMBIST_sheipa_rom_bist_done_MASK                                                         (0x1 << RTL9310_SPSRAMBIST_sheipa_rom_bist_done_OFFSET)
  #define RTL9310_SPSRAMBIST_sheipa_rom_bist_fail_OFFSET                                                       (15)
  #define RTL9310_SPSRAMBIST_sheipa_rom_bist_fail_MASK                                                         (0x1 << RTL9310_SPSRAMBIST_sheipa_rom_bist_fail_OFFSET)

#define RTL9310_SPCRRSRAMBIST_ADDR                                                                             (0x45C)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_mode_OFFSET                                               (31)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_mode_MASK                                                 (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_mode_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_rstn_OFFSET                                               (30)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_rstn_MASK                                                 (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_rstn_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_done_OFFSET                                               (29)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_done_MASK                                                 (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_done_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_fail_OFFSET                                               (28)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_fail_MASK                                                 (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_bist_fail_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_bist_mode_OFFSET                                           (27)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_bist_mode_MASK                                             (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_bist_mode_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_test_resume_OFFSET                                         (26)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_test_resume_MASK                                           (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_test_resume_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_bist_done_OFFSET                                           (25)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_bist_done_MASK                                             (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_bist_done_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_bist_fail_OFFSET                                           (24)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_bist_fail_MASK                                             (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_bist_fail_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_start_pause_OFFSET                                         (23)
  #define RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_start_pause_MASK                                           (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_cmd_sram_drf_start_pause_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_mode_OFFSET                                               (21)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_mode_MASK                                                 (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_mode_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_rstn_OFFSET                                               (20)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_rstn_MASK                                                 (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_rstn_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_done_OFFSET                                               (19)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_done_MASK                                                 (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_done_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_fail_OFFSET                                               (18)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_fail_MASK                                                 (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_bist_fail_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_bist_mode_OFFSET                                           (17)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_bist_mode_MASK                                             (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_bist_mode_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_test_resume_OFFSET                                         (16)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_test_resume_MASK                                           (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_test_resume_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_bist_done_OFFSET                                           (15)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_bist_done_MASK                                             (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_bist_done_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_bist_fail_OFFSET                                           (14)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_bist_fail_MASK                                             (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_bist_fail_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_start_pause_OFFSET                                         (13)
  #define RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_start_pause_MASK                                           (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_msk_sram_drf_start_pause_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_mode_OFFSET                                                (11)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_mode_MASK                                                  (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_mode_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_rstn_OFFSET                                                (10)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_rstn_MASK                                                  (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_rstn_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_done_OFFSET                                                (9)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_done_MASK                                                  (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_done_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_fail_OFFSET                                                (8)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_fail_MASK                                                  (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_bist_fail_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_bist_mode_OFFSET                                            (7)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_bist_mode_MASK                                              (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_bist_mode_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_test_resume_OFFSET                                          (6)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_test_resume_MASK                                            (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_test_resume_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_bist_done_OFFSET                                            (5)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_bist_done_MASK                                              (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_bist_done_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_bist_fail_OFFSET                                            (4)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_bist_fail_MASK                                              (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_bist_fail_OFFSET)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_start_pause_OFFSET                                          (3)
  #define RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_start_pause_MASK                                            (0x1 << RTL9310_SPCRRSRAMBIST_sheipa_rd_sram_drf_start_pause_OFFSET)

#define RTL9310_SPWMSRAMBIST_ADDR                                                                              (0x460)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_mode_OFFSET                                                 (31)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_mode_MASK                                                   (0x1 << RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_mode_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_rstn_OFFSET                                                 (30)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_rstn_MASK                                                   (0x1 << RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_rstn_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_done_OFFSET                                                 (29)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_done_MASK                                                   (0x1 << RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_done_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_fail_OFFSET                                                 (28)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_fail_MASK                                                   (0x1 << RTL9310_SPWMSRAMBIST_sheipa_wd_sram_bist_fail_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_bist_mode_OFFSET                                             (27)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_bist_mode_MASK                                               (0x1 << RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_bist_mode_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_test_resume_OFFSET                                           (26)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_test_resume_MASK                                             (0x1 << RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_test_resume_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_bist_done_OFFSET                                             (25)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_bist_done_MASK                                               (0x1 << RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_bist_done_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_bist_fail_OFFSET                                             (24)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_bist_fail_MASK                                               (0x1 << RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_bist_fail_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_start_pause_OFFSET                                           (23)
  #define RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_start_pause_MASK                                             (0x1 << RTL9310_SPWMSRAMBIST_sheipa_wd_sram_drf_start_pause_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_mode_OFFSET                                                 (21)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_mode_MASK                                                   (0x1 << RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_mode_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_rstn_OFFSET                                                 (20)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_rstn_MASK                                                   (0x1 << RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_rstn_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_done_OFFSET                                                 (19)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_done_MASK                                                   (0x1 << RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_done_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_fail_OFFSET                                                 (18)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_fail_MASK                                                   (0x1 << RTL9310_SPWMSRAMBIST_sheipa_rg_sram_bist_fail_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_bist_mode_OFFSET                                             (17)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_bist_mode_MASK                                               (0x1 << RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_bist_mode_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_test_resume_OFFSET                                           (16)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_test_resume_MASK                                             (0x1 << RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_test_resume_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_bist_done_OFFSET                                             (15)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_bist_done_MASK                                               (0x1 << RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_bist_done_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_bist_fail_OFFSET                                             (14)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_bist_fail_MASK                                               (0x1 << RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_bist_fail_OFFSET)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_start_pause_OFFSET                                           (13)
  #define RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_start_pause_MASK                                             (0x1 << RTL9310_SPWMSRAMBIST_sheipa_rg_sram_drf_start_pause_OFFSET)

#define RTL9310_SPMD0_ADDR                                                                                     (0x464)
  #define RTL9310_SPMD0_Misr_dataout_sheipa_rom_OFFSET                                                         (0)
  #define RTL9310_SPMD0_Misr_dataout_sheipa_rom_MASK                                                           (0xFFFFFFFF << RTL9310_SPMD0_Misr_dataout_sheipa_rom_OFFSET)

#define RTL9310_SPMD1_ADDR                                                                                     (0x468)
  #define RTL9310_SPMD1_Misr_dataout_sheipa_rom_OFFSET                                                         (0)
  #define RTL9310_SPMD1_Misr_dataout_sheipa_rom_MASK                                                           (0xFFFFFFFF << RTL9310_SPMD1_Misr_dataout_sheipa_rom_OFFSET)

#define RTL9310_EAGBIST_ADDR                                                                                   (0x46C)
  #define RTL9310_EAGBIST_bist_mode_emac1_OFFSET                                                               (31)
  #define RTL9310_EAGBIST_bist_mode_emac1_MASK                                                                 (0x1 << RTL9310_EAGBIST_bist_mode_emac1_OFFSET)
  #define RTL9310_EAGBIST_bist_mode_emac2_OFFSET                                                               (30)
  #define RTL9310_EAGBIST_bist_mode_emac2_MASK                                                                 (0x1 << RTL9310_EAGBIST_bist_mode_emac2_OFFSET)
  #define RTL9310_EAGBIST_bist_mode_gmac1_OFFSET                                                               (29)
  #define RTL9310_EAGBIST_bist_mode_gmac1_MASK                                                                 (0x1 << RTL9310_EAGBIST_bist_mode_gmac1_OFFSET)
  #define RTL9310_EAGBIST_bist_mode_gmac2_OFFSET                                                               (28)
  #define RTL9310_EAGBIST_bist_mode_gmac2_MASK                                                                 (0x1 << RTL9310_EAGBIST_bist_mode_gmac2_OFFSET)
  #define RTL9310_EAGBIST_bist_mode_gmac3_OFFSET                                                               (27)
  #define RTL9310_EAGBIST_bist_mode_gmac3_MASK                                                                 (0x1 << RTL9310_EAGBIST_bist_mode_gmac3_OFFSET)
  #define RTL9310_EAGBIST_bist_mode_gmac4_OFFSET                                                               (26)
  #define RTL9310_EAGBIST_bist_mode_gmac4_MASK                                                                 (0x1 << RTL9310_EAGBIST_bist_mode_gmac4_OFFSET)
  #define RTL9310_EAGBIST_bist_mode_gmac5_OFFSET                                                               (25)
  #define RTL9310_EAGBIST_bist_mode_gmac5_MASK                                                                 (0x1 << RTL9310_EAGBIST_bist_mode_gmac5_OFFSET)
  #define RTL9310_EAGBIST_bist_mode_rom1_OFFSET                                                                (24)
  #define RTL9310_EAGBIST_bist_mode_rom1_MASK                                                                  (0x1 << RTL9310_EAGBIST_bist_mode_rom1_OFFSET)
  #define RTL9310_EAGBIST_bist_mode_rom2_OFFSET                                                                (23)
  #define RTL9310_EAGBIST_bist_mode_rom2_MASK                                                                  (0x1 << RTL9310_EAGBIST_bist_mode_rom2_OFFSET)
  #define RTL9310_EAGBIST_bist_rstn_emac1_reg_OFFSET                                                           (22)
  #define RTL9310_EAGBIST_bist_rstn_emac1_reg_MASK                                                             (0x1 << RTL9310_EAGBIST_bist_rstn_emac1_reg_OFFSET)
  #define RTL9310_EAGBIST_bist_rstn_emac2_reg_OFFSET                                                           (21)
  #define RTL9310_EAGBIST_bist_rstn_emac2_reg_MASK                                                             (0x1 << RTL9310_EAGBIST_bist_rstn_emac2_reg_OFFSET)
  #define RTL9310_EAGBIST_bist_rstn_gmac1_reg_OFFSET                                                           (20)
  #define RTL9310_EAGBIST_bist_rstn_gmac1_reg_MASK                                                             (0x1 << RTL9310_EAGBIST_bist_rstn_gmac1_reg_OFFSET)
  #define RTL9310_EAGBIST_bist_rstn_gmac2_reg_OFFSET                                                           (19)
  #define RTL9310_EAGBIST_bist_rstn_gmac2_reg_MASK                                                             (0x1 << RTL9310_EAGBIST_bist_rstn_gmac2_reg_OFFSET)
  #define RTL9310_EAGBIST_bist_rstn_gmac3_reg_OFFSET                                                           (18)
  #define RTL9310_EAGBIST_bist_rstn_gmac3_reg_MASK                                                             (0x1 << RTL9310_EAGBIST_bist_rstn_gmac3_reg_OFFSET)
  #define RTL9310_EAGBIST_bist_rstn_gmac4_reg_OFFSET                                                           (17)
  #define RTL9310_EAGBIST_bist_rstn_gmac4_reg_MASK                                                             (0x1 << RTL9310_EAGBIST_bist_rstn_gmac4_reg_OFFSET)
  #define RTL9310_EAGBIST_bist_rstn_gmac5_reg_OFFSET                                                           (16)
  #define RTL9310_EAGBIST_bist_rstn_gmac5_reg_MASK                                                             (0x1 << RTL9310_EAGBIST_bist_rstn_gmac5_reg_OFFSET)
  #define RTL9310_EAGBIST_bist_rstn_rom1_reg_OFFSET                                                            (15)
  #define RTL9310_EAGBIST_bist_rstn_rom1_reg_MASK                                                              (0x1 << RTL9310_EAGBIST_bist_rstn_rom1_reg_OFFSET)
  #define RTL9310_EAGBIST_bist_rstn_rom2_reg_OFFSET                                                            (14)
  #define RTL9310_EAGBIST_bist_rstn_rom2_reg_MASK                                                              (0x1 << RTL9310_EAGBIST_bist_rstn_rom2_reg_OFFSET)
  #define RTL9310_EAGBIST_drf_bist_mode_emac1_OFFSET                                                           (13)
  #define RTL9310_EAGBIST_drf_bist_mode_emac1_MASK                                                             (0x1 << RTL9310_EAGBIST_drf_bist_mode_emac1_OFFSET)
  #define RTL9310_EAGBIST_drf_bist_mode_emac2_OFFSET                                                           (12)
  #define RTL9310_EAGBIST_drf_bist_mode_emac2_MASK                                                             (0x1 << RTL9310_EAGBIST_drf_bist_mode_emac2_OFFSET)
  #define RTL9310_EAGBIST_drf_bist_mode_gmac1_OFFSET                                                           (11)
  #define RTL9310_EAGBIST_drf_bist_mode_gmac1_MASK                                                             (0x1 << RTL9310_EAGBIST_drf_bist_mode_gmac1_OFFSET)
  #define RTL9310_EAGBIST_drf_bist_mode_gmac2_OFFSET                                                           (10)
  #define RTL9310_EAGBIST_drf_bist_mode_gmac2_MASK                                                             (0x1 << RTL9310_EAGBIST_drf_bist_mode_gmac2_OFFSET)
  #define RTL9310_EAGBIST_drf_bist_mode_gmac3_OFFSET                                                           (9)
  #define RTL9310_EAGBIST_drf_bist_mode_gmac3_MASK                                                             (0x1 << RTL9310_EAGBIST_drf_bist_mode_gmac3_OFFSET)
  #define RTL9310_EAGBIST_drf_bist_mode_gmac4_OFFSET                                                           (8)
  #define RTL9310_EAGBIST_drf_bist_mode_gmac4_MASK                                                             (0x1 << RTL9310_EAGBIST_drf_bist_mode_gmac4_OFFSET)
  #define RTL9310_EAGBIST_drf_bist_mode_gmac5_OFFSET                                                           (7)
  #define RTL9310_EAGBIST_drf_bist_mode_gmac5_MASK                                                             (0x1 << RTL9310_EAGBIST_drf_bist_mode_gmac5_OFFSET)
  #define RTL9310_EAGBIST_drf_test_resume_emac1_OFFSET                                                         (6)
  #define RTL9310_EAGBIST_drf_test_resume_emac1_MASK                                                           (0x1 << RTL9310_EAGBIST_drf_test_resume_emac1_OFFSET)
  #define RTL9310_EAGBIST_drf_test_resume_emac2_OFFSET                                                         (5)
  #define RTL9310_EAGBIST_drf_test_resume_emac2_MASK                                                           (0x1 << RTL9310_EAGBIST_drf_test_resume_emac2_OFFSET)
  #define RTL9310_EAGBIST_drf_test_resume_gmac1_OFFSET                                                         (4)
  #define RTL9310_EAGBIST_drf_test_resume_gmac1_MASK                                                           (0x1 << RTL9310_EAGBIST_drf_test_resume_gmac1_OFFSET)
  #define RTL9310_EAGBIST_drf_test_resume_gmac2_OFFSET                                                         (3)
  #define RTL9310_EAGBIST_drf_test_resume_gmac2_MASK                                                           (0x1 << RTL9310_EAGBIST_drf_test_resume_gmac2_OFFSET)
  #define RTL9310_EAGBIST_drf_test_resume_gmac3_OFFSET                                                         (2)
  #define RTL9310_EAGBIST_drf_test_resume_gmac3_MASK                                                           (0x1 << RTL9310_EAGBIST_drf_test_resume_gmac3_OFFSET)
  #define RTL9310_EAGBIST_drf_test_resume_gmac4_OFFSET                                                         (1)
  #define RTL9310_EAGBIST_drf_test_resume_gmac4_MASK                                                           (0x1 << RTL9310_EAGBIST_drf_test_resume_gmac4_OFFSET)
  #define RTL9310_EAGBIST_drf_test_resume_gmac5_OFFSET                                                         (0)
  #define RTL9310_EAGBIST_drf_test_resume_gmac5_MASK                                                           (0x1 << RTL9310_EAGBIST_drf_test_resume_gmac5_OFFSET)

#define RTL9310_PRDBG_ADDR                                                                                     (0x470)
  #define RTL9310_PRDBG_ptsel_debug_rom1_OFFSET                                                                (30)
  #define RTL9310_PRDBG_ptsel_debug_rom1_MASK                                                                  (0x3 << RTL9310_PRDBG_ptsel_debug_rom1_OFFSET)
  #define RTL9310_PRDBG_ptsel_debug_rom2a_OFFSET                                                               (28)
  #define RTL9310_PRDBG_ptsel_debug_rom2a_MASK                                                                 (0x3 << RTL9310_PRDBG_ptsel_debug_rom2a_OFFSET)
  #define RTL9310_PRDBG_ptsel_debug_rom2b_OFFSET                                                               (26)
  #define RTL9310_PRDBG_ptsel_debug_rom2b_MASK                                                                 (0x3 << RTL9310_PRDBG_ptsel_debug_rom2b_OFFSET)
  #define RTL9310_PRDBG_rtsel_debug_rom1_OFFSET                                                                (24)
  #define RTL9310_PRDBG_rtsel_debug_rom1_MASK                                                                  (0x3 << RTL9310_PRDBG_rtsel_debug_rom1_OFFSET)
  #define RTL9310_PRDBG_rtsel_debug_rom2a_OFFSET                                                               (22)
  #define RTL9310_PRDBG_rtsel_debug_rom2a_MASK                                                                 (0x3 << RTL9310_PRDBG_rtsel_debug_rom2a_OFFSET)
  #define RTL9310_PRDBG_rtsel_debug_rom2b_OFFSET                                                               (20)
  #define RTL9310_PRDBG_rtsel_debug_rom2b_MASK                                                                 (0x3 << RTL9310_PRDBG_rtsel_debug_rom2b_OFFSET)
  #define RTL9310_PRDBG_trb_debug_rom1_OFFSET                                                                  (18)
  #define RTL9310_PRDBG_trb_debug_rom1_MASK                                                                    (0x3 << RTL9310_PRDBG_trb_debug_rom1_OFFSET)
  #define RTL9310_PRDBG_trb_debug_rom2a_OFFSET                                                                 (16)
  #define RTL9310_PRDBG_trb_debug_rom2a_MASK                                                                   (0x3 << RTL9310_PRDBG_trb_debug_rom2a_OFFSET)
  #define RTL9310_PRDBG_trb_debug_rom2b_OFFSET                                                                 (14)
  #define RTL9310_PRDBG_trb_debug_rom2b_MASK                                                                   (0x3 << RTL9310_PRDBG_trb_debug_rom2b_OFFSET)
  #define RTL9310_PRDBG_rtsel_dbg_sheipa_brom_OFFSET                                                           (12)
  #define RTL9310_PRDBG_rtsel_dbg_sheipa_brom_MASK                                                             (0x3 << RTL9310_PRDBG_rtsel_dbg_sheipa_brom_OFFSET)
  #define RTL9310_PRDBG_ptsel_dbg_sheipa_brom_OFFSET                                                           (10)
  #define RTL9310_PRDBG_ptsel_dbg_sheipa_brom_MASK                                                             (0x3 << RTL9310_PRDBG_ptsel_dbg_sheipa_brom_OFFSET)
  #define RTL9310_PRDBG_trb_dbg_sheipa_brom_OFFSET                                                             (8)
  #define RTL9310_PRDBG_trb_dbg_sheipa_brom_MASK                                                               (0x3 << RTL9310_PRDBG_trb_dbg_sheipa_brom_OFFSET)

#define RTL9310_EGMBIST_STATUS_ADDR                                                                            (0x474)
  #define RTL9310_EGMBIST_STATUS_bist_done_emac1_OFFSET                                                        (31)
  #define RTL9310_EGMBIST_STATUS_bist_done_emac1_MASK                                                          (0x1 << RTL9310_EGMBIST_STATUS_bist_done_emac1_OFFSET)
  #define RTL9310_EGMBIST_STATUS_bist_done_emac2_OFFSET                                                        (30)
  #define RTL9310_EGMBIST_STATUS_bist_done_emac2_MASK                                                          (0x1 << RTL9310_EGMBIST_STATUS_bist_done_emac2_OFFSET)
  #define RTL9310_EGMBIST_STATUS_bist_done_gmac1_OFFSET                                                        (29)
  #define RTL9310_EGMBIST_STATUS_bist_done_gmac1_MASK                                                          (0x1 << RTL9310_EGMBIST_STATUS_bist_done_gmac1_OFFSET)
  #define RTL9310_EGMBIST_STATUS_bist_done_gmac2_OFFSET                                                        (28)
  #define RTL9310_EGMBIST_STATUS_bist_done_gmac2_MASK                                                          (0x1 << RTL9310_EGMBIST_STATUS_bist_done_gmac2_OFFSET)
  #define RTL9310_EGMBIST_STATUS_bist_done_gmac3_OFFSET                                                        (27)
  #define RTL9310_EGMBIST_STATUS_bist_done_gmac3_MASK                                                          (0x1 << RTL9310_EGMBIST_STATUS_bist_done_gmac3_OFFSET)
  #define RTL9310_EGMBIST_STATUS_bist_done_gmac4_OFFSET                                                        (26)
  #define RTL9310_EGMBIST_STATUS_bist_done_gmac4_MASK                                                          (0x1 << RTL9310_EGMBIST_STATUS_bist_done_gmac4_OFFSET)
  #define RTL9310_EGMBIST_STATUS_bist_done_gmac5_OFFSET                                                        (25)
  #define RTL9310_EGMBIST_STATUS_bist_done_gmac5_MASK                                                          (0x1 << RTL9310_EGMBIST_STATUS_bist_done_gmac5_OFFSET)
  #define RTL9310_EGMBIST_STATUS_bist_done_rom1_OFFSET                                                         (24)
  #define RTL9310_EGMBIST_STATUS_bist_done_rom1_MASK                                                           (0x1 << RTL9310_EGMBIST_STATUS_bist_done_rom1_OFFSET)
  #define RTL9310_EGMBIST_STATUS_bist_done_rom2_OFFSET                                                         (23)
  #define RTL9310_EGMBIST_STATUS_bist_done_rom2_MASK                                                           (0x1 << RTL9310_EGMBIST_STATUS_bist_done_rom2_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_emac1_OFFSET                                                    (22)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_emac1_MASK                                                      (0x1 << RTL9310_EGMBIST_STATUS_drf_bist_done_emac1_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_emac2_OFFSET                                                    (21)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_emac2_MASK                                                      (0x1 << RTL9310_EGMBIST_STATUS_drf_bist_done_emac2_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_gmac1_OFFSET                                                    (20)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_gmac1_MASK                                                      (0x1 << RTL9310_EGMBIST_STATUS_drf_bist_done_gmac1_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_gmac2_OFFSET                                                    (19)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_gmac2_MASK                                                      (0x1 << RTL9310_EGMBIST_STATUS_drf_bist_done_gmac2_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_gmac3_OFFSET                                                    (18)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_gmac3_MASK                                                      (0x1 << RTL9310_EGMBIST_STATUS_drf_bist_done_gmac3_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_gmac4_OFFSET                                                    (17)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_gmac4_MASK                                                      (0x1 << RTL9310_EGMBIST_STATUS_drf_bist_done_gmac4_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_gmac5_OFFSET                                                    (16)
  #define RTL9310_EGMBIST_STATUS_drf_bist_done_gmac5_MASK                                                      (0x1 << RTL9310_EGMBIST_STATUS_drf_bist_done_gmac5_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_emac1_OFFSET                                                  (15)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_emac1_MASK                                                    (0x1 << RTL9310_EGMBIST_STATUS_drf_start_pause_emac1_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_emac2_OFFSET                                                  (14)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_emac2_MASK                                                    (0x1 << RTL9310_EGMBIST_STATUS_drf_start_pause_emac2_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_gmac1_OFFSET                                                  (13)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_gmac1_MASK                                                    (0x1 << RTL9310_EGMBIST_STATUS_drf_start_pause_gmac1_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_gmac2_OFFSET                                                  (12)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_gmac2_MASK                                                    (0x1 << RTL9310_EGMBIST_STATUS_drf_start_pause_gmac2_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_gmac3_OFFSET                                                  (11)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_gmac3_MASK                                                    (0x1 << RTL9310_EGMBIST_STATUS_drf_start_pause_gmac3_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_gmac4_OFFSET                                                  (10)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_gmac4_MASK                                                    (0x1 << RTL9310_EGMBIST_STATUS_drf_start_pause_gmac4_OFFSET)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_gmac5_OFFSET                                                  (9)
  #define RTL9310_EGMBIST_STATUS_drf_start_pause_gmac5_MASK                                                    (0x1 << RTL9310_EGMBIST_STATUS_drf_start_pause_gmac5_OFFSET)

#define RTL9310_EGMBIST_STATUS2_ADDR                                                                           (0x478)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_adm_twoprf_rx_gmac5_OFFSET                                         (31)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_adm_twoprf_rx_gmac5_MASK                                           (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_adm_twoprf_rx_gmac5_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_adm_twoprf_tx_gmac3_OFFSET                                         (30)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_adm_twoprf_tx_gmac3_MASK                                           (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_adm_twoprf_tx_gmac3_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_desc_fifo_gmac4_OFFSET                                             (29)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_desc_fifo_gmac4_MASK                                               (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_desc_fifo_gmac4_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_isram_fifo_512x16_gmac2_a_OFFSET                                   (28)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_isram_fifo_512x16_gmac2_a_MASK                                     (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_isram_fifo_512x16_gmac2_a_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_fifo_0_gmac1_b_OFFSET                                        (27)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_fifo_0_gmac1_b_MASK                                          (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_fifo_0_gmac1_b_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_fifo_1_gmac1_c_OFFSET                                        (26)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_fifo_1_gmac1_c_MASK                                          (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_fifo_1_gmac1_c_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_linklist_gmac1_a_OFFSET                                      (25)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_linklist_gmac1_a_MASK                                        (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_linklist_gmac1_a_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_rbuf_emac1_a_OFFSET                                          (24)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_rbuf_emac1_a_MASK                                            (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_rbuf_emac1_a_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_sot_emac1_b_OFFSET                                           (23)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_sot_emac1_b_MASK                                             (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_ram1p_sot_emac1_b_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram2p_p_data_emac2_c_OFFSET                                        (22)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram2p_p_data_emac2_c_MASK                                          (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_ram2p_p_data_emac2_c_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram2p_p_hdr_h_emac2_b_OFFSET                                       (21)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram2p_p_hdr_h_emac2_b_MASK                                         (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_ram2p_p_hdr_h_emac2_b_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram2p_p_hdr_l_emac2_a_OFFSET                                       (20)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_ram2p_p_hdr_l_emac2_a_MASK                                         (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_ram2p_p_hdr_l_emac2_a_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_rx_reg_fifo_1p_gmac2_b_OFFSET                                      (19)
  #define RTL9310_EGMBIST_STATUS2_bist_fail_rx_reg_fifo_1p_gmac2_b_MASK                                        (0x1 << RTL9310_EGMBIST_STATUS2_bist_fail_rx_reg_fifo_1p_gmac2_b_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_adm_twoprf_rx_gmac5_OFFSET                                     (18)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_adm_twoprf_rx_gmac5_MASK                                       (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_adm_twoprf_rx_gmac5_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_adm_twoprf_tx_gmac3_OFFSET                                     (17)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_adm_twoprf_tx_gmac3_MASK                                       (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_adm_twoprf_tx_gmac3_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_desc_fifo_gmac4_OFFSET                                         (16)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_desc_fifo_gmac4_MASK                                           (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_desc_fifo_gmac4_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_isram_fifo_512x16_gmac2_a_OFFSET                               (15)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_isram_fifo_512x16_gmac2_a_MASK                                 (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_isram_fifo_512x16_gmac2_a_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_fifo_0_gmac1_b_OFFSET                                    (14)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_fifo_0_gmac1_b_MASK                                      (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_fifo_0_gmac1_b_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_fifo_1_gmac1_c_OFFSET                                    (13)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_fifo_1_gmac1_c_MASK                                      (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_fifo_1_gmac1_c_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_linklist_gmac1_a_OFFSET                                  (12)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_linklist_gmac1_a_MASK                                    (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_linklist_gmac1_a_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_rbuf_emac1_a_OFFSET                                      (11)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_rbuf_emac1_a_MASK                                        (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_rbuf_emac1_a_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_sot_emac1_b_OFFSET                                       (10)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_sot_emac1_b_MASK                                         (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram1p_sot_emac1_b_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram2p_p_data_emac2_c_OFFSET                                    (9)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram2p_p_data_emac2_c_MASK                                      (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram2p_p_data_emac2_c_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram2p_p_hdr_h_emac2_b_OFFSET                                   (8)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram2p_p_hdr_h_emac2_b_MASK                                     (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram2p_p_hdr_h_emac2_b_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram2p_p_hdr_l_emac2_a_OFFSET                                   (7)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram2p_p_hdr_l_emac2_a_MASK                                     (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_ram2p_p_hdr_l_emac2_a_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_rx_reg_fifo_1p_gmac2_b_OFFSET                                  (6)
  #define RTL9310_EGMBIST_STATUS2_drf_bist_fail_rx_reg_fifo_1p_gmac2_b_MASK                                    (0x1 << RTL9310_EGMBIST_STATUS2_drf_bist_fail_rx_reg_fifo_1p_gmac2_b_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_drom_bist_fail_OFFSET                                                        (5)
  #define RTL9310_EGMBIST_STATUS2_drom_bist_fail_MASK                                                          (0x1 << RTL9310_EGMBIST_STATUS2_drom_bist_fail_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_ftr_rom_bist_fail_OFFSET                                                     (4)
  #define RTL9310_EGMBIST_STATUS2_ftr_rom_bist_fail_MASK                                                       (0x1 << RTL9310_EGMBIST_STATUS2_ftr_rom_bist_fail_OFFSET)
  #define RTL9310_EGMBIST_STATUS2_irom_bist_fail_OFFSET                                                        (3)
  #define RTL9310_EGMBIST_STATUS2_irom_bist_fail_MASK                                                          (0x1 << RTL9310_EGMBIST_STATUS2_irom_bist_fail_OFFSET)

#define RTL9310_MDO0_ADDR                                                                                      (0x47C)
  #define RTL9310_MDO0_misr_dataout_drom_OFFSET                                                                (0)
  #define RTL9310_MDO0_misr_dataout_drom_MASK                                                                  (0xFFFFFFFF << RTL9310_MDO0_misr_dataout_drom_OFFSET)

#define RTL9310_MDO1_ADDR                                                                                      (0x480)
  #define RTL9310_MDO1_misr_dataout_ftr_rom_OFFSET                                                             (0)
  #define RTL9310_MDO1_misr_dataout_ftr_rom_MASK                                                               (0xFFFFFFFF << RTL9310_MDO1_misr_dataout_ftr_rom_OFFSET)

#define RTL9310_MDO2_ADDR                                                                                      (0x484)
  #define RTL9310_MDO2_misr_dataout_irom_fifo_OFFSET                                                           (0)
  #define RTL9310_MDO2_misr_dataout_irom_fifo_MASK                                                             (0xFFFFFFFF << RTL9310_MDO2_misr_dataout_irom_fifo_OFFSET)

#define RTL9310_USB2ECCBIST_ADDR                                                                               (0x488)
  #define RTL9310_USB2ECCBIST_usb2_host_bist_mode_OFFSET                                                       (31)
  #define RTL9310_USB2ECCBIST_usb2_host_bist_mode_MASK                                                         (0x1 << RTL9310_USB2ECCBIST_usb2_host_bist_mode_OFFSET)
  #define RTL9310_USB2ECCBIST_usb2_host_bist_rstn_OFFSET                                                       (30)
  #define RTL9310_USB2ECCBIST_usb2_host_bist_rstn_MASK                                                         (0x1 << RTL9310_USB2ECCBIST_usb2_host_bist_rstn_OFFSET)
  #define RTL9310_USB2ECCBIST_usb2_host_bist_done_OFFSET                                                       (29)
  #define RTL9310_USB2ECCBIST_usb2_host_bist_done_MASK                                                         (0x1 << RTL9310_USB2ECCBIST_usb2_host_bist_done_OFFSET)
  #define RTL9310_USB2ECCBIST_usb2_host_bist_fail_OFFSET                                                       (28)
  #define RTL9310_USB2ECCBIST_usb2_host_bist_fail_MASK                                                         (0x1 << RTL9310_USB2ECCBIST_usb2_host_bist_fail_OFFSET)
  #define RTL9310_USB2ECCBIST_usb2_host_drf_bist_mode_OFFSET                                                   (26)
  #define RTL9310_USB2ECCBIST_usb2_host_drf_bist_mode_MASK                                                     (0x1 << RTL9310_USB2ECCBIST_usb2_host_drf_bist_mode_OFFSET)
  #define RTL9310_USB2ECCBIST_usb2_host_drf_resume_OFFSET                                                      (25)
  #define RTL9310_USB2ECCBIST_usb2_host_drf_resume_MASK                                                        (0x1 << RTL9310_USB2ECCBIST_usb2_host_drf_resume_OFFSET)
  #define RTL9310_USB2ECCBIST_usb2_host_drf_start_pause_OFFSET                                                 (24)
  #define RTL9310_USB2ECCBIST_usb2_host_drf_start_pause_MASK                                                   (0x1 << RTL9310_USB2ECCBIST_usb2_host_drf_start_pause_OFFSET)
  #define RTL9310_USB2ECCBIST_usb2_host_drf_bist_done_OFFSET                                                   (23)
  #define RTL9310_USB2ECCBIST_usb2_host_drf_bist_done_MASK                                                     (0x1 << RTL9310_USB2ECCBIST_usb2_host_drf_bist_done_OFFSET)
  #define RTL9310_USB2ECCBIST_usb2_host_drf_bist_fail_OFFSET                                                   (22)
  #define RTL9310_USB2ECCBIST_usb2_host_drf_bist_fail_MASK                                                     (0x1 << RTL9310_USB2ECCBIST_usb2_host_drf_bist_fail_OFFSET)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_bist_mode_OFFSET                                                    (20)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_bist_mode_MASK                                                      (0x1 << RTL9310_USB2ECCBIST_spi_nand_ecc_bist_mode_OFFSET)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_bist_rstn_OFFSET                                                    (19)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_bist_rstn_MASK                                                      (0x1 << RTL9310_USB2ECCBIST_spi_nand_ecc_bist_rstn_OFFSET)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_bist_done_OFFSET                                                    (18)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_bist_done_MASK                                                      (0x1 << RTL9310_USB2ECCBIST_spi_nand_ecc_bist_done_OFFSET)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_bist_fail_OFFSET                                                    (17)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_bist_fail_MASK                                                      (0x1 << RTL9310_USB2ECCBIST_spi_nand_ecc_bist_fail_OFFSET)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_drf_bist_mode_OFFSET                                                (15)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_drf_bist_mode_MASK                                                  (0x1 << RTL9310_USB2ECCBIST_spi_nand_ecc_drf_bist_mode_OFFSET)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_drf_test_resume_OFFSET                                              (14)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_drf_test_resume_MASK                                                (0x1 << RTL9310_USB2ECCBIST_spi_nand_ecc_drf_test_resume_OFFSET)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_drf_start_pause_OFFSET                                              (13)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_drf_start_pause_MASK                                                (0x1 << RTL9310_USB2ECCBIST_spi_nand_ecc_drf_start_pause_OFFSET)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_drf_bist_done_OFFSET                                                (12)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_drf_bist_done_MASK                                                  (0x1 << RTL9310_USB2ECCBIST_spi_nand_ecc_drf_bist_done_OFFSET)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_drf_bist_fail_OFFSET                                                (11)
  #define RTL9310_USB2ECCBIST_spi_nand_ecc_drf_bist_fail_MASK                                                  (0x1 << RTL9310_USB2ECCBIST_spi_nand_ecc_drf_bist_fail_OFFSET)

/*
 * Feature: ANA_PHY
 */
#define RTL9310_USB_H_PHY_CTRL_ADDR                                                                            (0x500)
  #define RTL9310_USB_H_PHY_CTRL_SLB_HS_OFFSET                                                                 (30)
  #define RTL9310_USB_H_PHY_CTRL_SLB_HS_MASK                                                                   (0x1 << RTL9310_USB_H_PHY_CTRL_SLB_HS_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_LDO_PW_OFFSET                                                                 (29)
  #define RTL9310_USB_H_PHY_CTRL_LDO_PW_MASK                                                                   (0x1 << RTL9310_USB_H_PHY_CTRL_LDO_PW_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_LF_PD_R_OFFSET                                                                (28)
  #define RTL9310_USB_H_PHY_CTRL_LF_PD_R_MASK                                                                  (0x1 << RTL9310_USB_H_PHY_CTRL_LF_PD_R_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_BY_PASS_ON_OFFSET                                                             (27)
  #define RTL9310_USB_H_PHY_CTRL_BY_PASS_ON_MASK                                                               (0x1 << RTL9310_USB_H_PHY_CTRL_BY_PASS_ON_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_TXBITSTUFF_EN_OFFSET                                                          (26)
  #define RTL9310_USB_H_PHY_CTRL_TXBITSTUFF_EN_MASK                                                            (0x1 << RTL9310_USB_H_PHY_CTRL_TXBITSTUFF_EN_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_CLKTSTEN_OFFSET                                                               (25)
  #define RTL9310_USB_H_PHY_CTRL_CLKTSTEN_MASK                                                                 (0x1 << RTL9310_USB_H_PHY_CTRL_CLKTSTEN_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_UPHY_SW_RSTN_OFFSET                                                           (14)
  #define RTL9310_USB_H_PHY_CTRL_UPHY_SW_RSTN_MASK                                                             (0x1 << RTL9310_USB_H_PHY_CTRL_UPHY_SW_RSTN_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_UTMI_RESET_0_OFFSET                                                           (12)
  #define RTL9310_USB_H_PHY_CTRL_UTMI_RESET_0_MASK                                                             (0x1 << RTL9310_USB_H_PHY_CTRL_UTMI_RESET_0_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_FORCE_SLB_0_OFFSET                                                            (11)
  #define RTL9310_USB_H_PHY_CTRL_FORCE_SLB_0_MASK                                                              (0x1 << RTL9310_USB_H_PHY_CTRL_FORCE_SLB_0_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_SLB_DONE_0_OFFSET                                                             (10)
  #define RTL9310_USB_H_PHY_CTRL_SLB_DONE_0_MASK                                                               (0x1 << RTL9310_USB_H_PHY_CTRL_SLB_DONE_0_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_SLB_FAIL_0_OFFSET                                                             (9)
  #define RTL9310_USB_H_PHY_CTRL_SLB_FAIL_0_MASK                                                               (0x1 << RTL9310_USB_H_PHY_CTRL_SLB_FAIL_0_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_CKUSABLE_OUTP_0_OFFSET                                                        (8)
  #define RTL9310_USB_H_PHY_CTRL_CKUSABLE_OUTP_0_MASK                                                          (0x1 << RTL9310_USB_H_PHY_CTRL_CKUSABLE_OUTP_0_OFFSET)
  #define RTL9310_USB_H_PHY_CTRL_VSTATUS_IN_0_OFFSET                                                           (0)
  #define RTL9310_USB_H_PHY_CTRL_VSTATUS_IN_0_MASK                                                             (0xFF << RTL9310_USB_H_PHY_CTRL_VSTATUS_IN_0_OFFSET)

#define RTL9310_PCIE_PHY_CTRL_ADDR                                                                             (0x504)
  #define RTL9310_PCIE_PHY_CTRL_POW_CPHY_OFFSET                                                                (31)
  #define RTL9310_PCIE_PHY_CTRL_POW_CPHY_MASK                                                                  (0x1 << RTL9310_PCIE_PHY_CTRL_POW_CPHY_OFFSET)
  #define RTL9310_PCIE_PHY_CTRL_PHY_TEST_MODE_OFFSET                                                           (30)
  #define RTL9310_PCIE_PHY_CTRL_PHY_TEST_MODE_MASK                                                             (0x1 << RTL9310_PCIE_PHY_CTRL_PHY_TEST_MODE_OFFSET)
  #define RTL9310_PCIE_PHY_CTRL_CPHY_ISOLATE_OFFSET                                                            (25)
  #define RTL9310_PCIE_PHY_CTRL_CPHY_ISOLATE_MASK                                                              (0x1 << RTL9310_PCIE_PHY_CTRL_CPHY_ISOLATE_OFFSET)

/*
 * Feature: IP_ENABLE
 */
#define RTL9310_IP_EN_CTRL_ADDR                                                                                (0x600)
  #define RTL9310_IP_EN_CTRL_en_ecc_OFFSET                                                                     (31)
  #define RTL9310_IP_EN_CTRL_en_ecc_MASK                                                                       (0x1 << RTL9310_IP_EN_CTRL_en_ecc_OFFSET)
  #define RTL9310_IP_EN_CTRL_en_serial_nand_OFFSET                                                             (30)
  #define RTL9310_IP_EN_CTRL_en_serial_nand_MASK                                                               (0x1 << RTL9310_IP_EN_CTRL_en_serial_nand_OFFSET)
  #define RTL9310_IP_EN_CTRL_en_pcie_dev_OFFSET                                                                (29)
  #define RTL9310_IP_EN_CTRL_en_pcie_dev_MASK                                                                  (0x1 << RTL9310_IP_EN_CTRL_en_pcie_dev_OFFSET)
  #define RTL9310_IP_EN_CTRL_en_ipsec_OFFSET                                                                   (11)
  #define RTL9310_IP_EN_CTRL_en_ipsec_MASK                                                                     (0x1 << RTL9310_IP_EN_CTRL_en_ipsec_OFFSET)
  #define RTL9310_IP_EN_CTRL_en_gdma1_OFFSET                                                                   (9)
  #define RTL9310_IP_EN_CTRL_en_gdma1_MASK                                                                     (0x1 << RTL9310_IP_EN_CTRL_en_gdma1_OFFSET)
  #define RTL9310_IP_EN_CTRL_en_gdma0_OFFSET                                                                   (8)
  #define RTL9310_IP_EN_CTRL_en_gdma0_MASK                                                                     (0x1 << RTL9310_IP_EN_CTRL_en_gdma0_OFFSET)
  #define RTL9310_IP_EN_CTRL_en_p0usbphy_OFFSET                                                                (7)
  #define RTL9310_IP_EN_CTRL_en_p0usbphy_MASK                                                                  (0x1 << RTL9310_IP_EN_CTRL_en_p0usbphy_OFFSET)
  #define RTL9310_IP_EN_CTRL_en_p0usbhost_OFFSET                                                               (3)
  #define RTL9310_IP_EN_CTRL_en_p0usbhost_MASK                                                                 (0x1 << RTL9310_IP_EN_CTRL_en_p0usbhost_OFFSET)

#define RTL9310_SYS_MISC_CTRL0_ADDR                                                                            (0x614)
  #define RTL9310_SYS_MISC_CTRL0_PCIE_PHY_DEBUG_EN_OFFSET                                                      (31)
  #define RTL9310_SYS_MISC_CTRL0_PCIE_PHY_DEBUG_EN_MASK                                                        (0x1 << RTL9310_SYS_MISC_CTRL0_PCIE_PHY_DEBUG_EN_OFFSET)
  #define RTL9310_SYS_MISC_CTRL0_DBGO_SHIFT_OFFSET                                                             (24)
  #define RTL9310_SYS_MISC_CTRL0_DBGO_SHIFT_MASK                                                               (0xF << RTL9310_SYS_MISC_CTRL0_DBGO_SHIFT_OFFSET)
  #define RTL9310_SYS_MISC_CTRL0_DBG_GRP_SEL_OFFSET                                                            (16)
  #define RTL9310_SYS_MISC_CTRL0_DBG_GRP_SEL_MASK                                                              (0x1F << RTL9310_SYS_MISC_CTRL0_DBG_GRP_SEL_OFFSET)
  #define RTL9310_SYS_MISC_CTRL0_DBG_BLK_SEL_OFFSET                                                            (12)
  #define RTL9310_SYS_MISC_CTRL0_DBG_BLK_SEL_MASK                                                              (0xF << RTL9310_SYS_MISC_CTRL0_DBG_BLK_SEL_OFFSET)
  #define RTL9310_SYS_MISC_CTRL0_DBG_SUBGRP_SEL_OFFSET                                                         (8)
  #define RTL9310_SYS_MISC_CTRL0_DBG_SUBGRP_SEL_MASK                                                           (0xF << RTL9310_SYS_MISC_CTRL0_DBG_SUBGRP_SEL_OFFSET)
  #define RTL9310_SYS_MISC_CTRL0_OCP_EXTDBG_SEL_OFFSET                                                         (0)
  #define RTL9310_SYS_MISC_CTRL0_OCP_EXTDBG_SEL_MASK                                                           (0x7F << RTL9310_SYS_MISC_CTRL0_OCP_EXTDBG_SEL_OFFSET)

#define RTL9310_DSS0_CTRL_ADDR                                                                                 (0x630)
  #define RTL9310_DSS0_CTRL_dss_rst_n_OFFSET                                                                   (5)
  #define RTL9310_DSS0_CTRL_dss_rst_n_MASK                                                                     (0x1 << RTL9310_DSS0_CTRL_dss_rst_n_OFFSET)
  #define RTL9310_DSS0_CTRL_wire_sel_OFFSET                                                                    (4)
  #define RTL9310_DSS0_CTRL_wire_sel_MASK                                                                      (0x1 << RTL9310_DSS0_CTRL_wire_sel_OFFSET)
  #define RTL9310_DSS0_CTRL_speed_en_OFFSET                                                                    (3)
  #define RTL9310_DSS0_CTRL_speed_en_MASK                                                                      (0x1 << RTL9310_DSS0_CTRL_speed_en_OFFSET)
  #define RTL9310_DSS0_CTRL_ro_sel_OFFSET                                                                      (0)
  #define RTL9310_DSS0_CTRL_ro_sel_MASK                                                                        (0x7 << RTL9310_DSS0_CTRL_ro_sel_OFFSET)

#define RTL9310_DSS0_DATA_ADDR                                                                                 (0x634)
  #define RTL9310_DSS0_DATA_ready_OFFSET                                                                       (31)
  #define RTL9310_DSS0_DATA_ready_MASK                                                                         (0x1 << RTL9310_DSS0_DATA_ready_OFFSET)
  #define RTL9310_DSS0_DATA_count_out_OFFSET                                                                   (0)
  #define RTL9310_DSS0_DATA_count_out_MASK                                                                     (0xFFFFF << RTL9310_DSS0_DATA_count_out_OFFSET)

#define RTL9310_DSS1_CTRL_ADDR                                                                                 (0x638)
  #define RTL9310_DSS1_CTRL_dss_rst_n_OFFSET                                                                   (5)
  #define RTL9310_DSS1_CTRL_dss_rst_n_MASK                                                                     (0x1 << RTL9310_DSS1_CTRL_dss_rst_n_OFFSET)
  #define RTL9310_DSS1_CTRL_wire_sel_OFFSET                                                                    (4)
  #define RTL9310_DSS1_CTRL_wire_sel_MASK                                                                      (0x1 << RTL9310_DSS1_CTRL_wire_sel_OFFSET)
  #define RTL9310_DSS1_CTRL_speed_en_OFFSET                                                                    (3)
  #define RTL9310_DSS1_CTRL_speed_en_MASK                                                                      (0x1 << RTL9310_DSS1_CTRL_speed_en_OFFSET)
  #define RTL9310_DSS1_CTRL_ro_sel_OFFSET                                                                      (0)
  #define RTL9310_DSS1_CTRL_ro_sel_MASK                                                                        (0x7 << RTL9310_DSS1_CTRL_ro_sel_OFFSET)

#define RTL9310_DSS1_DATA_ADDR                                                                                 (0x63C)
  #define RTL9310_DSS1_DATA_ready_OFFSET                                                                       (31)
  #define RTL9310_DSS1_DATA_ready_MASK                                                                         (0x1 << RTL9310_DSS1_DATA_ready_OFFSET)
  #define RTL9310_DSS1_DATA_count_out_OFFSET                                                                   (0)
  #define RTL9310_DSS1_DATA_count_out_MASK                                                                     (0xFFFFF << RTL9310_DSS1_DATA_count_out_OFFSET)

#define RTL9310_VOL_PROBE_ADDR                                                                                 (0x650)
  #define RTL9310_VOL_PROBE_core0_voltprobe_gnd_ctrl_OFFSET                                                    (31)
  #define RTL9310_VOL_PROBE_core0_voltprobe_gnd_ctrl_MASK                                                      (0x1 << RTL9310_VOL_PROBE_core0_voltprobe_gnd_ctrl_OFFSET)
  #define RTL9310_VOL_PROBE_core0_voltprobe_pwr_ctrl_OFFSET                                                    (30)
  #define RTL9310_VOL_PROBE_core0_voltprobe_pwr_ctrl_MASK                                                      (0x1 << RTL9310_VOL_PROBE_core0_voltprobe_pwr_ctrl_OFFSET)
  #define RTL9310_VOL_PROBE_core1_voltprobe_gnd_ctrl_OFFSET                                                    (27)
  #define RTL9310_VOL_PROBE_core1_voltprobe_gnd_ctrl_MASK                                                      (0x1 << RTL9310_VOL_PROBE_core1_voltprobe_gnd_ctrl_OFFSET)
  #define RTL9310_VOL_PROBE_core1_voltprobe_pwr_ctrl_OFFSET                                                    (26)
  #define RTL9310_VOL_PROBE_core1_voltprobe_pwr_ctrl_MASK                                                      (0x1 << RTL9310_VOL_PROBE_core1_voltprobe_pwr_ctrl_OFFSET)

#define RTL9310_DPI_DLL_ADDR                                                                                   (0x660)
  #define RTL9310_DPI_DLL_pll_stable_OFFSET                                                                    (31)
  #define RTL9310_DPI_DLL_pll_stable_MASK                                                                      (0x1 << RTL9310_DPI_DLL_pll_stable_OFFSET)
  #define RTL9310_DPI_DLL_reg_clken_dcphy_OFFSET                                                               (30)
  #define RTL9310_DPI_DLL_reg_clken_dcphy_MASK                                                                 (0x1 << RTL9310_DPI_DLL_reg_clken_dcphy_OFFSET)
  #define RTL9310_DPI_DLL_reg_clken_pllreg_OFFSET                                                              (29)
  #define RTL9310_DPI_DLL_reg_clken_pllreg_MASK                                                                (0x1 << RTL9310_DPI_DLL_reg_clken_pllreg_OFFSET)
  #define RTL9310_DPI_DLL_ref_cmd_rst_n_rx_OFFSET                                                              (28)
  #define RTL9310_DPI_DLL_ref_cmd_rst_n_rx_MASK                                                                (0x1 << RTL9310_DPI_DLL_ref_cmd_rst_n_rx_OFFSET)
  #define RTL9310_DPI_DLL_ref_cmd_rst_n_tx_OFFSET                                                              (27)
  #define RTL9310_DPI_DLL_ref_cmd_rst_n_tx_MASK                                                                (0x1 << RTL9310_DPI_DLL_ref_cmd_rst_n_tx_OFFSET)
  #define RTL9310_DPI_DLL_reg_bypass_en_rx_OFFSET                                                              (26)
  #define RTL9310_DPI_DLL_reg_bypass_en_rx_MASK                                                                (0x1 << RTL9310_DPI_DLL_reg_bypass_en_rx_OFFSET)
  #define RTL9310_DPI_DLL_reg_bypass_en_tx_OFFSET                                                              (25)
  #define RTL9310_DPI_DLL_reg_bypass_en_tx_MASK                                                                (0x1 << RTL9310_DPI_DLL_reg_bypass_en_tx_OFFSET)
  #define RTL9310_DPI_DLL_reg_force_rst_n_rx_OFFSET                                                            (24)
  #define RTL9310_DPI_DLL_reg_force_rst_n_rx_MASK                                                              (0x1 << RTL9310_DPI_DLL_reg_force_rst_n_rx_OFFSET)
  #define RTL9310_DPI_DLL_reg_force_rst_n_tx_OFFSET                                                            (23)
  #define RTL9310_DPI_DLL_reg_force_rst_n_tx_MASK                                                              (0x1 << RTL9310_DPI_DLL_reg_force_rst_n_tx_OFFSET)
  #define RTL9310_DPI_DLL_reg_ref_rst_en_rx_OFFSET                                                             (22)
  #define RTL9310_DPI_DLL_reg_ref_rst_en_rx_MASK                                                               (0x1 << RTL9310_DPI_DLL_reg_ref_rst_en_rx_OFFSET)
  #define RTL9310_DPI_DLL_reg_ref_rst_en_tx_OFFSET                                                             (21)
  #define RTL9310_DPI_DLL_reg_ref_rst_en_tx_MASK                                                               (0x1 << RTL9310_DPI_DLL_reg_ref_rst_en_tx_OFFSET)
  #define RTL9310_DPI_DLL_dpi_dll_voltageprobe_pwr_en_OFFSET                                                   (20)
  #define RTL9310_DPI_DLL_dpi_dll_voltageprobe_pwr_en_MASK                                                     (0x1 << RTL9310_DPI_DLL_dpi_dll_voltageprobe_pwr_en_OFFSET)
  #define RTL9310_DPI_DLL_dpi_dll_voltageprobe_gnd_en_OFFSET                                                   (19)
  #define RTL9310_DPI_DLL_dpi_dll_voltageprobe_gnd_en_MASK                                                     (0x1 << RTL9310_DPI_DLL_dpi_dll_voltageprobe_gnd_en_OFFSET)

#define RTL9310_OCP_DBG_ADDR                                                                                   (0x670)
  #define RTL9310_OCP_DBG_debug_bus_sel_OFFSET                                                                 (28)
  #define RTL9310_OCP_DBG_debug_bus_sel_MASK                                                                   (0xF << RTL9310_OCP_DBG_debug_bus_sel_OFFSET)
  #define RTL9310_OCP_DBG_debug_lxdata_sel_OFFSET                                                              (25)
  #define RTL9310_OCP_DBG_debug_lxdata_sel_MASK                                                                (0x7 << RTL9310_OCP_DBG_debug_lxdata_sel_OFFSET)
  #define RTL9310_OCP_DBG_debug_data_sel_OFFSET                                                                (23)
  #define RTL9310_OCP_DBG_debug_data_sel_MASK                                                                  (0x3 << RTL9310_OCP_DBG_debug_data_sel_OFFSET)

/*
 * Feature: SPI Flash
 */
#define RTL9310_SFCR_ADDR                                                                                      (0x1200)
  #define RTL9310_SFCR_SPI_CLK_DIV_OFFSET                                                                      (29)
  #define RTL9310_SFCR_SPI_CLK_DIV_MASK                                                                        (0x7 << RTL9310_SFCR_SPI_CLK_DIV_OFFSET)
  #define RTL9310_SFCR_RBO_OFFSET                                                                              (28)
  #define RTL9310_SFCR_RBO_MASK                                                                                (0x1 << RTL9310_SFCR_RBO_OFFSET)
  #define RTL9310_SFCR_WBO_OFFSET                                                                              (27)
  #define RTL9310_SFCR_WBO_MASK                                                                                (0x1 << RTL9310_SFCR_WBO_OFFSET)
  #define RTL9310_SFCR_SPI_TCS_OFFSET                                                                          (22)
  #define RTL9310_SFCR_SPI_TCS_MASK                                                                            (0x1F << RTL9310_SFCR_SPI_TCS_OFFSET)
  #define RTL9310_SFCR_NO_USE21_OFFSET                                                                         (21)
  #define RTL9310_SFCR_NO_USE21_MASK                                                                           (0x1 << RTL9310_SFCR_NO_USE21_OFFSET)
  #define RTL9310_SFCR_OCP0_FRQ_SLOWER_OFFSET                                                                  (12)
  #define RTL9310_SFCR_OCP0_FRQ_SLOWER_MASK                                                                    (0x1 << RTL9310_SFCR_OCP0_FRQ_SLOWER_OFFSET)
  #define RTL9310_SFCR_HW_RESET_EN_OFFSET                                                                      (9)
  #define RTL9310_SFCR_HW_RESET_EN_MASK                                                                        (0x1 << RTL9310_SFCR_HW_RESET_EN_OFFSET)
  #define RTL9310_SFCR_RST_CMD_DIS_OFFSET                                                                      (8)
  #define RTL9310_SFCR_RST_CMD_DIS_MASK                                                                        (0x1 << RTL9310_SFCR_RST_CMD_DIS_OFFSET)
  #define RTL9310_SFCR_SPI_TCHSH_OFFSET                                                                        (4)
  #define RTL9310_SFCR_SPI_TCHSH_MASK                                                                          (0xF << RTL9310_SFCR_SPI_TCHSH_OFFSET)
  #define RTL9310_SFCR_SPI_TSLCH_OFFSET                                                                        (0)
  #define RTL9310_SFCR_SPI_TSLCH_MASK                                                                          (0xF << RTL9310_SFCR_SPI_TSLCH_OFFSET)

#define RTL9310_SFCR2_ADDR                                                                                     (0x1204)
  #define RTL9310_SFCR2_SFCMD_OFFSET                                                                           (24)
  #define RTL9310_SFCR2_SFCMD_MASK                                                                             (0xFF << RTL9310_SFCR2_SFCMD_OFFSET)
  #define RTL9310_SFCR2_SFSIZE_OFFSET                                                                          (21)
  #define RTL9310_SFCR2_SFSIZE_MASK                                                                            (0x7 << RTL9310_SFCR2_SFSIZE_OFFSET)
  #define RTL9310_SFCR2_RD_OPT_OFFSET                                                                          (20)
  #define RTL9310_SFCR2_RD_OPT_MASK                                                                            (0x1 << RTL9310_SFCR2_RD_OPT_OFFSET)
  #define RTL9310_SFCR2_CMD_IO_OFFSET                                                                          (18)
  #define RTL9310_SFCR2_CMD_IO_MASK                                                                            (0x3 << RTL9310_SFCR2_CMD_IO_OFFSET)
  #define RTL9310_SFCR2_ADDR_IO_OFFSET                                                                         (16)
  #define RTL9310_SFCR2_ADDR_IO_MASK                                                                           (0x3 << RTL9310_SFCR2_ADDR_IO_OFFSET)
  #define RTL9310_SFCR2_DUMMY_CYCLES_OFFSET                                                                    (13)
  #define RTL9310_SFCR2_DUMMY_CYCLES_MASK                                                                      (0x7 << RTL9310_SFCR2_DUMMY_CYCLES_OFFSET)
  #define RTL9310_SFCR2_DATA_IO_OFFSET                                                                         (11)
  #define RTL9310_SFCR2_DATA_IO_MASK                                                                           (0x3 << RTL9310_SFCR2_DATA_IO_OFFSET)
  #define RTL9310_SFCR2_HOLD_TILL_SFDR2_OFFSET                                                                 (10)
  #define RTL9310_SFCR2_HOLD_TILL_SFDR2_MASK                                                                   (0x1 << RTL9310_SFCR2_HOLD_TILL_SFDR2_OFFSET)
  #define RTL9310_SFCR2_MMIO_4B_ADDR_EN_OFFSET                                                                 (9)
  #define RTL9310_SFCR2_MMIO_4B_ADDR_EN_MASK                                                                   (0x1 << RTL9310_SFCR2_MMIO_4B_ADDR_EN_OFFSET)

#define RTL9310_SFCSR_ADDR                                                                                     (0x1208)
  #define RTL9310_SFCSR_SPI_CSB0_OFFSET                                                                        (31)
  #define RTL9310_SFCSR_SPI_CSB0_MASK                                                                          (0x1 << RTL9310_SFCSR_SPI_CSB0_OFFSET)
  #define RTL9310_SFCSR_SPI_CSB1_OFFSET                                                                        (30)
  #define RTL9310_SFCSR_SPI_CSB1_MASK                                                                          (0x1 << RTL9310_SFCSR_SPI_CSB1_OFFSET)
  #define RTL9310_SFCSR_LEN_OFFSET                                                                             (28)
  #define RTL9310_SFCSR_LEN_MASK                                                                               (0x3 << RTL9310_SFCSR_LEN_OFFSET)
  #define RTL9310_SFCSR_SPI_RDY_OFFSET                                                                         (27)
  #define RTL9310_SFCSR_SPI_RDY_MASK                                                                           (0x1 << RTL9310_SFCSR_SPI_RDY_OFFSET)
  #define RTL9310_SFCSR_IO_WIDTH_OFFSET                                                                        (25)
  #define RTL9310_SFCSR_IO_WIDTH_MASK                                                                          (0x3 << RTL9310_SFCSR_IO_WIDTH_OFFSET)
  #define RTL9310_SFCSR_CHIP_SEL_OFFSET                                                                        (24)
  #define RTL9310_SFCSR_CHIP_SEL_MASK                                                                          (0x1 << RTL9310_SFCSR_CHIP_SEL_OFFSET)
  #define RTL9310_SFCSR_CMD_BYTE_OFFSET                                                                        (16)
  #define RTL9310_SFCSR_CMD_BYTE_MASK                                                                          (0xFF << RTL9310_SFCSR_CMD_BYTE_OFFSET)
  #define RTL9310_SFCSR_NO_USE15_OFFSET                                                                        (12)
  #define RTL9310_SFCSR_NO_USE15_MASK                                                                          (0xF << RTL9310_SFCSR_NO_USE15_OFFSET)
  #define RTL9310_SFCSR_SPI_CSB0_STS_OFFSET                                                                    (11)
  #define RTL9310_SFCSR_SPI_CSB0_STS_MASK                                                                      (0x1 << RTL9310_SFCSR_SPI_CSB0_STS_OFFSET)
  #define RTL9310_SFCSR_SPI_CSB1_STS_OFFSET                                                                    (10)
  #define RTL9310_SFCSR_SPI_CSB1_STS_MASK                                                                      (0x1 << RTL9310_SFCSR_SPI_CSB1_STS_OFFSET)
  #define RTL9310_SFCSR_NO_USE09_OFFSET                                                                        (5)
  #define RTL9310_SFCSR_NO_USE09_MASK                                                                          (0x1F << RTL9310_SFCSR_NO_USE09_OFFSET)
  #define RTL9310_SFCSR_SPI_IDLE_OFFSET                                                                        (4)
  #define RTL9310_SFCSR_SPI_IDLE_MASK                                                                          (0x1 << RTL9310_SFCSR_SPI_IDLE_OFFSET)
  #define RTL9310_SFCSR_MIO_PIO_ERR_OFFSET                                                                     (0)
  #define RTL9310_SFCSR_MIO_PIO_ERR_MASK                                                                       (0x1 << RTL9310_SFCSR_MIO_PIO_ERR_OFFSET)

#define RTL9310_SFDR_ADDR                                                                                      (0x120C)
  #define RTL9310_SFDR_DATA3_OFFSET                                                                            (24)
  #define RTL9310_SFDR_DATA3_MASK                                                                              (0xFF << RTL9310_SFDR_DATA3_OFFSET)
  #define RTL9310_SFDR_DATA2_OFFSET                                                                            (16)
  #define RTL9310_SFDR_DATA2_MASK                                                                              (0xFF << RTL9310_SFDR_DATA2_OFFSET)
  #define RTL9310_SFDR_DATA1_OFFSET                                                                            (8)
  #define RTL9310_SFDR_DATA1_MASK                                                                              (0xFF << RTL9310_SFDR_DATA1_OFFSET)
  #define RTL9310_SFDR_DATA0_OFFSET                                                                            (0)
  #define RTL9310_SFDR_DATA0_MASK                                                                              (0xFF << RTL9310_SFDR_DATA0_OFFSET)

#define RTL9310_SFDR2_ADDR                                                                                     (0x1210)
  #define RTL9310_SFDR2_DATA3_OFFSET                                                                           (24)
  #define RTL9310_SFDR2_DATA3_MASK                                                                             (0xFF << RTL9310_SFDR2_DATA3_OFFSET)
  #define RTL9310_SFDR2_DATA2_OFFSET                                                                           (16)
  #define RTL9310_SFDR2_DATA2_MASK                                                                             (0xFF << RTL9310_SFDR2_DATA2_OFFSET)
  #define RTL9310_SFDR2_DATA1_OFFSET                                                                           (8)
  #define RTL9310_SFDR2_DATA1_MASK                                                                             (0xFF << RTL9310_SFDR2_DATA1_OFFSET)
  #define RTL9310_SFDR2_DATA0_OFFSET                                                                           (0)
  #define RTL9310_SFDR2_DATA0_MASK                                                                             (0xFF << RTL9310_SFDR2_DATA0_OFFSET)

#define RTL9310_SFRDR_ADDR                                                                                     (0x1218)
  #define RTL9310_SFRDR_IO3_DELAY_OFFSET                                                                       (24)
  #define RTL9310_SFRDR_IO3_DELAY_MASK                                                                         (0x1F << RTL9310_SFRDR_IO3_DELAY_OFFSET)
  #define RTL9310_SFRDR_IO2_DELAY_OFFSET                                                                       (16)
  #define RTL9310_SFRDR_IO2_DELAY_MASK                                                                         (0x1F << RTL9310_SFRDR_IO2_DELAY_OFFSET)
  #define RTL9310_SFRDR_IO1_DELAY_OFFSET                                                                       (8)
  #define RTL9310_SFRDR_IO1_DELAY_MASK                                                                         (0x1F << RTL9310_SFRDR_IO1_DELAY_OFFSET)
  #define RTL9310_SFRDR_IO0_DELAY_OFFSET                                                                       (0)
  #define RTL9310_SFRDR_IO0_DELAY_MASK                                                                         (0x1F << RTL9310_SFRDR_IO0_DELAY_OFFSET)

#define RTL9310_SFPPR_ADDR                                                                                     (0x121C)
  #define RTL9310_SFPPR_RST_RCV_TIME_OFFSET                                                                    (0)
  #define RTL9310_SFPPR_RST_RCV_TIME_MASK                                                                      (0xF << RTL9310_SFPPR_RST_RCV_TIME_OFFSET)

/*
 * Feature: UART0
 */
#define RTL9310_UART0_PBR_THR_DLL_ADDR                                                                         (0x2000)
  #define RTL9310_UART0_PBR_THR_DLL_RBR_THR_DLL_OFFSET                                                         (24)
  #define RTL9310_UART0_PBR_THR_DLL_RBR_THR_DLL_MASK                                                           (0xFF << RTL9310_UART0_PBR_THR_DLL_RBR_THR_DLL_OFFSET)

#define RTL9310_UART0_IER_DLM_ADDR                                                                             (0x2004)
  #define RTL9310_UART0_IER_DLM_IER_DLM_OFFSET                                                                 (24)
  #define RTL9310_UART0_IER_DLM_IER_DLM_MASK                                                                   (0xFF << RTL9310_UART0_IER_DLM_IER_DLM_OFFSET)

#define RTL9310_UART0_IIR_FCR_ADDR                                                                             (0x2008)
  #define RTL9310_UART0_IIR_FCR_IIR_FCR_1_OFFSET                                                               (30)
  #define RTL9310_UART0_IIR_FCR_IIR_FCR_1_MASK                                                                 (0x3 << RTL9310_UART0_IIR_FCR_IIR_FCR_1_OFFSET)
  #define RTL9310_UART0_IIR_FCR_IIR_FCR_0_OFFSET                                                               (24)
  #define RTL9310_UART0_IIR_FCR_IIR_FCR_0_MASK                                                                 (0xF << RTL9310_UART0_IIR_FCR_IIR_FCR_0_OFFSET)

#define RTL9310_UART0_LCR_ADDR                                                                                 (0x200C)
  #define RTL9310_UART0_LCR_DLAB_OFFSET                                                                        (31)
  #define RTL9310_UART0_LCR_DLAB_MASK                                                                          (0x1 << RTL9310_UART0_LCR_DLAB_OFFSET)
  #define RTL9310_UART0_LCR_BRK_OFFSET                                                                         (30)
  #define RTL9310_UART0_LCR_BRK_MASK                                                                           (0x1 << RTL9310_UART0_LCR_BRK_OFFSET)
  #define RTL9310_UART0_LCR_EPS_OFFSET                                                                         (28)
  #define RTL9310_UART0_LCR_EPS_MASK                                                                           (0x3 << RTL9310_UART0_LCR_EPS_OFFSET)
  #define RTL9310_UART0_LCR_PEN_OFFSET                                                                         (27)
  #define RTL9310_UART0_LCR_PEN_MASK                                                                           (0x1 << RTL9310_UART0_LCR_PEN_OFFSET)
  #define RTL9310_UART0_LCR_STB_OFFSET                                                                         (26)
  #define RTL9310_UART0_LCR_STB_MASK                                                                           (0x1 << RTL9310_UART0_LCR_STB_OFFSET)
  #define RTL9310_UART0_LCR_WLS_1_OFFSET                                                                       (25)
  #define RTL9310_UART0_LCR_WLS_1_MASK                                                                         (0x1 << RTL9310_UART0_LCR_WLS_1_OFFSET)
  #define RTL9310_UART0_LCR_WLS_0_OFFSET                                                                       (24)
  #define RTL9310_UART0_LCR_WLS_0_MASK                                                                         (0x1 << RTL9310_UART0_LCR_WLS_0_OFFSET)

#define RTL9310_UART0_MCR_ADDR                                                                                 (0x2010)
  #define RTL9310_UART0_MCR_LXCLK_SEL_OFFSET                                                                   (30)
  #define RTL9310_UART0_MCR_LXCLK_SEL_MASK                                                                     (0x1 << RTL9310_UART0_MCR_LXCLK_SEL_OFFSET)
  #define RTL9310_UART0_MCR_AFE_OFFSET                                                                         (29)
  #define RTL9310_UART0_MCR_AFE_MASK                                                                           (0x1 << RTL9310_UART0_MCR_AFE_OFFSET)
  #define RTL9310_UART0_MCR_LOOP_OFFSET                                                                        (28)
  #define RTL9310_UART0_MCR_LOOP_MASK                                                                          (0x1 << RTL9310_UART0_MCR_LOOP_OFFSET)
  #define RTL9310_UART0_MCR_OUT2_OFFSET                                                                        (27)
  #define RTL9310_UART0_MCR_OUT2_MASK                                                                          (0x1 << RTL9310_UART0_MCR_OUT2_OFFSET)
  #define RTL9310_UART0_MCR_OUT1_OFFSET                                                                        (26)
  #define RTL9310_UART0_MCR_OUT1_MASK                                                                          (0x1 << RTL9310_UART0_MCR_OUT1_OFFSET)
  #define RTL9310_UART0_MCR_RTS_OFFSET                                                                         (25)
  #define RTL9310_UART0_MCR_RTS_MASK                                                                           (0x1 << RTL9310_UART0_MCR_RTS_OFFSET)
  #define RTL9310_UART0_MCR_DTR_OFFSET                                                                         (24)
  #define RTL9310_UART0_MCR_DTR_MASK                                                                           (0x1 << RTL9310_UART0_MCR_DTR_OFFSET)

#define RTL9310_UART0_LSR_ADDR                                                                                 (0x2014)
  #define RTL9310_UART0_LSR_RFE_OFFSET                                                                         (31)
  #define RTL9310_UART0_LSR_RFE_MASK                                                                           (0x1 << RTL9310_UART0_LSR_RFE_OFFSET)
  #define RTL9310_UART0_LSR_TEMT_OFFSET                                                                        (30)
  #define RTL9310_UART0_LSR_TEMT_MASK                                                                          (0x1 << RTL9310_UART0_LSR_TEMT_OFFSET)
  #define RTL9310_UART0_LSR_THRE_OFFSET                                                                        (29)
  #define RTL9310_UART0_LSR_THRE_MASK                                                                          (0x1 << RTL9310_UART0_LSR_THRE_OFFSET)
  #define RTL9310_UART0_LSR_BI_OFFSET                                                                          (28)
  #define RTL9310_UART0_LSR_BI_MASK                                                                            (0x1 << RTL9310_UART0_LSR_BI_OFFSET)
  #define RTL9310_UART0_LSR_FE_OFFSET                                                                          (27)
  #define RTL9310_UART0_LSR_FE_MASK                                                                            (0x1 << RTL9310_UART0_LSR_FE_OFFSET)
  #define RTL9310_UART0_LSR_PE_OFFSET                                                                          (26)
  #define RTL9310_UART0_LSR_PE_MASK                                                                            (0x1 << RTL9310_UART0_LSR_PE_OFFSET)
  #define RTL9310_UART0_LSR_OE_OFFSET                                                                          (25)
  #define RTL9310_UART0_LSR_OE_MASK                                                                            (0x1 << RTL9310_UART0_LSR_OE_OFFSET)
  #define RTL9310_UART0_LSR_DR_OFFSET                                                                          (24)
  #define RTL9310_UART0_LSR_DR_MASK                                                                            (0x1 << RTL9310_UART0_LSR_DR_OFFSET)

#define RTL9310_UART0_MSR_ADDR                                                                                 (0x2018)
  #define RTL9310_UART0_MSR_DCD_OFFSET                                                                         (31)
  #define RTL9310_UART0_MSR_DCD_MASK                                                                           (0x1 << RTL9310_UART0_MSR_DCD_OFFSET)
  #define RTL9310_UART0_MSR_RI_OFFSET                                                                          (30)
  #define RTL9310_UART0_MSR_RI_MASK                                                                            (0x1 << RTL9310_UART0_MSR_RI_OFFSET)
  #define RTL9310_UART0_MSR_DSR_OFFSET                                                                         (29)
  #define RTL9310_UART0_MSR_DSR_MASK                                                                           (0x1 << RTL9310_UART0_MSR_DSR_OFFSET)
  #define RTL9310_UART0_MSR_CTS_OFFSET                                                                         (28)
  #define RTL9310_UART0_MSR_CTS_MASK                                                                           (0x1 << RTL9310_UART0_MSR_CTS_OFFSET)
  #define RTL9310_UART0_MSR_DDCD_OFFSET                                                                        (27)
  #define RTL9310_UART0_MSR_DDCD_MASK                                                                          (0x1 << RTL9310_UART0_MSR_DDCD_OFFSET)
  #define RTL9310_UART0_MSR_TERI_OFFSET                                                                        (26)
  #define RTL9310_UART0_MSR_TERI_MASK                                                                          (0x1 << RTL9310_UART0_MSR_TERI_OFFSET)
  #define RTL9310_UART0_MSR_DDSR_OFFSET                                                                        (25)
  #define RTL9310_UART0_MSR_DDSR_MASK                                                                          (0x1 << RTL9310_UART0_MSR_DDSR_OFFSET)
  #define RTL9310_UART0_MSR_DCTS_OFFSET                                                                        (24)
  #define RTL9310_UART0_MSR_DCTS_MASK                                                                          (0x1 << RTL9310_UART0_MSR_DCTS_OFFSET)

/*
 * Feature: UART1
 */
#define RTL9310_UART1_PBR_THR_DLL_ADDR                                                                         (0x2100)
  #define RTL9310_UART1_PBR_THR_DLL_RBR_THR_DLL_OFFSET                                                         (24)
  #define RTL9310_UART1_PBR_THR_DLL_RBR_THR_DLL_MASK                                                           (0xFF << RTL9310_UART1_PBR_THR_DLL_RBR_THR_DLL_OFFSET)

#define RTL9310_UART1_IER_DLM_ADDR                                                                             (0x2104)
  #define RTL9310_UART1_IER_DLM_IER_DLM_OFFSET                                                                 (24)
  #define RTL9310_UART1_IER_DLM_IER_DLM_MASK                                                                   (0xFF << RTL9310_UART1_IER_DLM_IER_DLM_OFFSET)

#define RTL9310_UART1_IIR_FCR_ADDR                                                                             (0x2108)
  #define RTL9310_UART1_IIR_FCR_IIR_FCR_1_OFFSET                                                               (30)
  #define RTL9310_UART1_IIR_FCR_IIR_FCR_1_MASK                                                                 (0x3 << RTL9310_UART1_IIR_FCR_IIR_FCR_1_OFFSET)
  #define RTL9310_UART1_IIR_FCR_IIR_FCR_0_OFFSET                                                               (24)
  #define RTL9310_UART1_IIR_FCR_IIR_FCR_0_MASK                                                                 (0xF << RTL9310_UART1_IIR_FCR_IIR_FCR_0_OFFSET)

#define RTL9310_UART1_LCR_ADDR                                                                                 (0x210C)
  #define RTL9310_UART1_LCR_DLAB_OFFSET                                                                        (31)
  #define RTL9310_UART1_LCR_DLAB_MASK                                                                          (0x1 << RTL9310_UART1_LCR_DLAB_OFFSET)
  #define RTL9310_UART1_LCR_BRK_OFFSET                                                                         (30)
  #define RTL9310_UART1_LCR_BRK_MASK                                                                           (0x1 << RTL9310_UART1_LCR_BRK_OFFSET)
  #define RTL9310_UART1_LCR_EPS_OFFSET                                                                         (28)
  #define RTL9310_UART1_LCR_EPS_MASK                                                                           (0x3 << RTL9310_UART1_LCR_EPS_OFFSET)
  #define RTL9310_UART1_LCR_PEN_OFFSET                                                                         (27)
  #define RTL9310_UART1_LCR_PEN_MASK                                                                           (0x1 << RTL9310_UART1_LCR_PEN_OFFSET)
  #define RTL9310_UART1_LCR_STB_OFFSET                                                                         (26)
  #define RTL9310_UART1_LCR_STB_MASK                                                                           (0x1 << RTL9310_UART1_LCR_STB_OFFSET)
  #define RTL9310_UART1_LCR_WLS_1_OFFSET                                                                       (25)
  #define RTL9310_UART1_LCR_WLS_1_MASK                                                                         (0x1 << RTL9310_UART1_LCR_WLS_1_OFFSET)
  #define RTL9310_UART1_LCR_WLS_0_OFFSET                                                                       (24)
  #define RTL9310_UART1_LCR_WLS_0_MASK                                                                         (0x1 << RTL9310_UART1_LCR_WLS_0_OFFSET)

#define RTL9310_UART1_MCR_ADDR                                                                                 (0x2110)
  #define RTL9310_UART1_MCR_LXCLK_SEL_OFFSET                                                                   (30)
  #define RTL9310_UART1_MCR_LXCLK_SEL_MASK                                                                     (0x1 << RTL9310_UART1_MCR_LXCLK_SEL_OFFSET)
  #define RTL9310_UART1_MCR_AFE_OFFSET                                                                         (29)
  #define RTL9310_UART1_MCR_AFE_MASK                                                                           (0x1 << RTL9310_UART1_MCR_AFE_OFFSET)
  #define RTL9310_UART1_MCR_LOOP_OFFSET                                                                        (28)
  #define RTL9310_UART1_MCR_LOOP_MASK                                                                          (0x1 << RTL9310_UART1_MCR_LOOP_OFFSET)
  #define RTL9310_UART1_MCR_OUT2_OFFSET                                                                        (27)
  #define RTL9310_UART1_MCR_OUT2_MASK                                                                          (0x1 << RTL9310_UART1_MCR_OUT2_OFFSET)
  #define RTL9310_UART1_MCR_OUT1_OFFSET                                                                        (26)
  #define RTL9310_UART1_MCR_OUT1_MASK                                                                          (0x1 << RTL9310_UART1_MCR_OUT1_OFFSET)
  #define RTL9310_UART1_MCR_RTS_OFFSET                                                                         (25)
  #define RTL9310_UART1_MCR_RTS_MASK                                                                           (0x1 << RTL9310_UART1_MCR_RTS_OFFSET)
  #define RTL9310_UART1_MCR_DTR_OFFSET                                                                         (24)
  #define RTL9310_UART1_MCR_DTR_MASK                                                                           (0x1 << RTL9310_UART1_MCR_DTR_OFFSET)

#define RTL9310_UART1_LSR_ADDR                                                                                 (0x2114)
  #define RTL9310_UART1_LSR_RFE_OFFSET                                                                         (31)
  #define RTL9310_UART1_LSR_RFE_MASK                                                                           (0x1 << RTL9310_UART1_LSR_RFE_OFFSET)
  #define RTL9310_UART1_LSR_TEMT_OFFSET                                                                        (30)
  #define RTL9310_UART1_LSR_TEMT_MASK                                                                          (0x1 << RTL9310_UART1_LSR_TEMT_OFFSET)
  #define RTL9310_UART1_LSR_THRE_OFFSET                                                                        (29)
  #define RTL9310_UART1_LSR_THRE_MASK                                                                          (0x1 << RTL9310_UART1_LSR_THRE_OFFSET)
  #define RTL9310_UART1_LSR_BI_OFFSET                                                                          (28)
  #define RTL9310_UART1_LSR_BI_MASK                                                                            (0x1 << RTL9310_UART1_LSR_BI_OFFSET)
  #define RTL9310_UART1_LSR_FE_OFFSET                                                                          (27)
  #define RTL9310_UART1_LSR_FE_MASK                                                                            (0x1 << RTL9310_UART1_LSR_FE_OFFSET)
  #define RTL9310_UART1_LSR_PE_OFFSET                                                                          (26)
  #define RTL9310_UART1_LSR_PE_MASK                                                                            (0x1 << RTL9310_UART1_LSR_PE_OFFSET)
  #define RTL9310_UART1_LSR_OE_OFFSET                                                                          (25)
  #define RTL9310_UART1_LSR_OE_MASK                                                                            (0x1 << RTL9310_UART1_LSR_OE_OFFSET)
  #define RTL9310_UART1_LSR_DR_OFFSET                                                                          (24)
  #define RTL9310_UART1_LSR_DR_MASK                                                                            (0x1 << RTL9310_UART1_LSR_DR_OFFSET)

#define RTL9310_UART1_MSR_ADDR                                                                                 (0x2118)
  #define RTL9310_UART1_MSR_DCD_OFFSET                                                                         (31)
  #define RTL9310_UART1_MSR_DCD_MASK                                                                           (0x1 << RTL9310_UART1_MSR_DCD_OFFSET)
  #define RTL9310_UART1_MSR_RI_OFFSET                                                                          (30)
  #define RTL9310_UART1_MSR_RI_MASK                                                                            (0x1 << RTL9310_UART1_MSR_RI_OFFSET)
  #define RTL9310_UART1_MSR_DSR_OFFSET                                                                         (29)
  #define RTL9310_UART1_MSR_DSR_MASK                                                                           (0x1 << RTL9310_UART1_MSR_DSR_OFFSET)
  #define RTL9310_UART1_MSR_CTS_OFFSET                                                                         (28)
  #define RTL9310_UART1_MSR_CTS_MASK                                                                           (0x1 << RTL9310_UART1_MSR_CTS_OFFSET)
  #define RTL9310_UART1_MSR_DDCD_OFFSET                                                                        (27)
  #define RTL9310_UART1_MSR_DDCD_MASK                                                                          (0x1 << RTL9310_UART1_MSR_DDCD_OFFSET)
  #define RTL9310_UART1_MSR_TERI_OFFSET                                                                        (26)
  #define RTL9310_UART1_MSR_TERI_MASK                                                                          (0x1 << RTL9310_UART1_MSR_TERI_OFFSET)
  #define RTL9310_UART1_MSR_DDSR_OFFSET                                                                        (25)
  #define RTL9310_UART1_MSR_DDSR_MASK                                                                          (0x1 << RTL9310_UART1_MSR_DDSR_OFFSET)
  #define RTL9310_UART1_MSR_DCTS_OFFSET                                                                        (24)
  #define RTL9310_UART1_MSR_DCTS_MASK                                                                          (0x1 << RTL9310_UART1_MSR_DCTS_OFFSET)

/*
 * Feature: DLY_INTC
 */
#define RTL9310_TC4_DLY_INTR_ADDR                                                                              (0x3090)
  #define RTL9310_TC4_DLY_INTR_ITI_TRIG_OFFSET                                                                 (31)
  #define RTL9310_TC4_DLY_INTR_ITI_TRIG_MASK                                                                   (0x1 << RTL9310_TC4_DLY_INTR_ITI_TRIG_OFFSET)
  #define RTL9310_TC4_DLY_INTR_DELAYED_IP_SEL_OFFSET                                                           (0)
  #define RTL9310_TC4_DLY_INTR_DELAYED_IP_SEL_MASK                                                             (0xF << RTL9310_TC4_DLY_INTR_DELAYED_IP_SEL_OFFSET)

#define RTL9310_TC5_DLY_INTR_ADDR                                                                              (0x3094)
  #define RTL9310_TC5_DLY_INTR_ITI_TRIG_OFFSET                                                                 (31)
  #define RTL9310_TC5_DLY_INTR_ITI_TRIG_MASK                                                                   (0x1 << RTL9310_TC5_DLY_INTR_ITI_TRIG_OFFSET)
  #define RTL9310_TC5_DLY_INTR_DELAYED_IP_SEL_OFFSET                                                           (0)
  #define RTL9310_TC5_DLY_INTR_DELAYED_IP_SEL_MASK                                                             (0xF << RTL9310_TC5_DLY_INTR_DELAYED_IP_SEL_OFFSET)

#define RTL9310_TC6_DLY_INTR_ADDR                                                                              (0x3098)
  #define RTL9310_TC6_DLY_INTR_ITI_TRIG_OFFSET                                                                 (31)
  #define RTL9310_TC6_DLY_INTR_ITI_TRIG_MASK                                                                   (0x1 << RTL9310_TC6_DLY_INTR_ITI_TRIG_OFFSET)
  #define RTL9310_TC6_DLY_INTR_DELAYED_IP_SEL_OFFSET                                                           (0)
  #define RTL9310_TC6_DLY_INTR_DELAYED_IP_SEL_MASK                                                             (0xF << RTL9310_TC6_DLY_INTR_DELAYED_IP_SEL_OFFSET)

/*
 * Feature: TIMER
 */
#define RTL9310_TC0DATA_ADDR                                                                                   (0x3200)
  #define RTL9310_TC0DATA_TC0DATA_OFFSET                                                                       (0)
  #define RTL9310_TC0DATA_TC0DATA_MASK                                                                         (0xFFFFFFF << RTL9310_TC0DATA_TC0DATA_OFFSET)

#define RTL9310_TC0CNT_ADDR                                                                                    (0x3204)
  #define RTL9310_TC0CNT_TC0VALUE_OFFSET                                                                       (0)
  #define RTL9310_TC0CNT_TC0VALUE_MASK                                                                         (0xFFFFFFF << RTL9310_TC0CNT_TC0VALUE_OFFSET)

#define RTL9310_TC0CTRL_ADDR                                                                                   (0x3208)
  #define RTL9310_TC0CTRL_TC0EN_OFFSET                                                                         (28)
  #define RTL9310_TC0CTRL_TC0EN_MASK                                                                           (0x1 << RTL9310_TC0CTRL_TC0EN_OFFSET)
  #define RTL9310_TC0CTRL_TC0MODE_OFFSET                                                                       (24)
  #define RTL9310_TC0CTRL_TC0MODE_MASK                                                                         (0x1 << RTL9310_TC0CTRL_TC0MODE_OFFSET)
  #define RTL9310_TC0CTRL_TC0DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9310_TC0CTRL_TC0DIVFACTOR_MASK                                                                    (0xFFFF << RTL9310_TC0CTRL_TC0DIVFACTOR_OFFSET)

#define RTL9310_TC0INTR_ADDR                                                                                   (0x320C)
  #define RTL9310_TC0INTR_TC0IE_OFFSET                                                                         (20)
  #define RTL9310_TC0INTR_TC0IE_MASK                                                                           (0x1 << RTL9310_TC0INTR_TC0IE_OFFSET)
  #define RTL9310_TC0INTR_TC0IP_OFFSET                                                                         (16)
  #define RTL9310_TC0INTR_TC0IP_MASK                                                                           (0x1 << RTL9310_TC0INTR_TC0IP_OFFSET)

#define RTL9310_TC1DATA_ADDR                                                                                   (0x3210)
  #define RTL9310_TC1DATA_TC1DATA_OFFSET                                                                       (0)
  #define RTL9310_TC1DATA_TC1DATA_MASK                                                                         (0xFFFFFFF << RTL9310_TC1DATA_TC1DATA_OFFSET)

#define RTL9310_TC1CNTR_ADDR                                                                                   (0x3214)
  #define RTL9310_TC1CNTR_TC1VALUE_OFFSET                                                                      (0)
  #define RTL9310_TC1CNTR_TC1VALUE_MASK                                                                        (0xFFFFFFF << RTL9310_TC1CNTR_TC1VALUE_OFFSET)

#define RTL9310_TC1CTRL_ADDR                                                                                   (0x3218)
  #define RTL9310_TC1CTRL_TC1EN_OFFSET                                                                         (28)
  #define RTL9310_TC1CTRL_TC1EN_MASK                                                                           (0x1 << RTL9310_TC1CTRL_TC1EN_OFFSET)
  #define RTL9310_TC1CTRL_TC1MODE_OFFSET                                                                       (24)
  #define RTL9310_TC1CTRL_TC1MODE_MASK                                                                         (0x1 << RTL9310_TC1CTRL_TC1MODE_OFFSET)
  #define RTL9310_TC1CTRL_TC1DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9310_TC1CTRL_TC1DIVFACTOR_MASK                                                                    (0xFFFF << RTL9310_TC1CTRL_TC1DIVFACTOR_OFFSET)

#define RTL9310_TC1INTR_ADDR                                                                                   (0x321C)
  #define RTL9310_TC1INTR_TC1IE_OFFSET                                                                         (20)
  #define RTL9310_TC1INTR_TC1IE_MASK                                                                           (0x1 << RTL9310_TC1INTR_TC1IE_OFFSET)
  #define RTL9310_TC1INTR_TC1IP_OFFSET                                                                         (16)
  #define RTL9310_TC1INTR_TC1IP_MASK                                                                           (0x1 << RTL9310_TC1INTR_TC1IP_OFFSET)

#define RTL9310_TC2DATA_ADDR                                                                                   (0x3220)
  #define RTL9310_TC2DATA_TC1DATA_OFFSET                                                                       (0)
  #define RTL9310_TC2DATA_TC1DATA_MASK                                                                         (0xFFFFFFF << RTL9310_TC2DATA_TC1DATA_OFFSET)

#define RTL9310_TC2CNTR_ADDR                                                                                   (0x3224)
  #define RTL9310_TC2CNTR_TC2VALUE_OFFSET                                                                      (0)
  #define RTL9310_TC2CNTR_TC2VALUE_MASK                                                                        (0xFFFFFFF << RTL9310_TC2CNTR_TC2VALUE_OFFSET)

#define RTL9310_TC2CTRL_ADDR                                                                                   (0x3228)
  #define RTL9310_TC2CTRL_TC2EN_OFFSET                                                                         (28)
  #define RTL9310_TC2CTRL_TC2EN_MASK                                                                           (0x1 << RTL9310_TC2CTRL_TC2EN_OFFSET)
  #define RTL9310_TC2CTRL_TC2MODE_OFFSET                                                                       (24)
  #define RTL9310_TC2CTRL_TC2MODE_MASK                                                                         (0x1 << RTL9310_TC2CTRL_TC2MODE_OFFSET)
  #define RTL9310_TC2CTRL_TC2DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9310_TC2CTRL_TC2DIVFACTOR_MASK                                                                    (0xFFFF << RTL9310_TC2CTRL_TC2DIVFACTOR_OFFSET)

#define RTL9310_TC2INTR_ADDR                                                                                   (0x322C)
  #define RTL9310_TC2INTR_TC2IE_OFFSET                                                                         (20)
  #define RTL9310_TC2INTR_TC2IE_MASK                                                                           (0x1 << RTL9310_TC2INTR_TC2IE_OFFSET)
  #define RTL9310_TC2INTR_TC2IP_OFFSET                                                                         (16)
  #define RTL9310_TC2INTR_TC2IP_MASK                                                                           (0x1 << RTL9310_TC2INTR_TC2IP_OFFSET)

#define RTL9310_TC3DATA_ADDR                                                                                   (0x3230)
  #define RTL9310_TC3DATA_TC1DATA_OFFSET                                                                       (0)
  #define RTL9310_TC3DATA_TC1DATA_MASK                                                                         (0xFFFFFFF << RTL9310_TC3DATA_TC1DATA_OFFSET)

#define RTL9310_TC3CNTR_ADDR                                                                                   (0x3234)
  #define RTL9310_TC3CNTR_TC3VALUE_OFFSET                                                                      (0)
  #define RTL9310_TC3CNTR_TC3VALUE_MASK                                                                        (0xFFFFFFF << RTL9310_TC3CNTR_TC3VALUE_OFFSET)

#define RTL9310_TC3CTRL_ADDR                                                                                   (0x3238)
  #define RTL9310_TC3CTRL_TC3EN_OFFSET                                                                         (28)
  #define RTL9310_TC3CTRL_TC3EN_MASK                                                                           (0x1 << RTL9310_TC3CTRL_TC3EN_OFFSET)
  #define RTL9310_TC3CTRL_TC3MODE_OFFSET                                                                       (24)
  #define RTL9310_TC3CTRL_TC3MODE_MASK                                                                         (0x1 << RTL9310_TC3CTRL_TC3MODE_OFFSET)
  #define RTL9310_TC3CTRL_TC3DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9310_TC3CTRL_TC3DIVFACTOR_MASK                                                                    (0xFFFF << RTL9310_TC3CTRL_TC3DIVFACTOR_OFFSET)

#define RTL9310_TC3INTR_ADDR                                                                                   (0x323C)
  #define RTL9310_TC3INTR_TC3IE_OFFSET                                                                         (20)
  #define RTL9310_TC3INTR_TC3IE_MASK                                                                           (0x1 << RTL9310_TC3INTR_TC3IE_OFFSET)
  #define RTL9310_TC3INTR_TC3IP_OFFSET                                                                         (16)
  #define RTL9310_TC3INTR_TC3IP_MASK                                                                           (0x1 << RTL9310_TC3INTR_TC3IP_OFFSET)

#define RTL9310_TC4DATA_ADDR                                                                                   (0x3240)
  #define RTL9310_TC4DATA_TC1DATA_OFFSET                                                                       (0)
  #define RTL9310_TC4DATA_TC1DATA_MASK                                                                         (0xFFFFFFF << RTL9310_TC4DATA_TC1DATA_OFFSET)

#define RTL9310_TC4CNTR_ADDR                                                                                   (0x3244)
  #define RTL9310_TC4CNTR_TC4VALUE_OFFSET                                                                      (0)
  #define RTL9310_TC4CNTR_TC4VALUE_MASK                                                                        (0xFFFFFFF << RTL9310_TC4CNTR_TC4VALUE_OFFSET)

#define RTL9310_TC4CTRL_ADDR                                                                                   (0x3248)
  #define RTL9310_TC4CTRL_TC4EN_OFFSET                                                                         (28)
  #define RTL9310_TC4CTRL_TC4EN_MASK                                                                           (0x1 << RTL9310_TC4CTRL_TC4EN_OFFSET)
  #define RTL9310_TC4CTRL_TC4MODE_OFFSET                                                                       (24)
  #define RTL9310_TC4CTRL_TC4MODE_MASK                                                                         (0x1 << RTL9310_TC4CTRL_TC4MODE_OFFSET)
  #define RTL9310_TC4CTRL_TC4DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9310_TC4CTRL_TC4DIVFACTOR_MASK                                                                    (0xFFFF << RTL9310_TC4CTRL_TC4DIVFACTOR_OFFSET)

#define RTL9310_TC4INTR_ADDR                                                                                   (0x324C)
  #define RTL9310_TC4INTR_TC4IE_OFFSET                                                                         (20)
  #define RTL9310_TC4INTR_TC4IE_MASK                                                                           (0x1 << RTL9310_TC4INTR_TC4IE_OFFSET)
  #define RTL9310_TC4INTR_TC4IP_OFFSET                                                                         (16)
  #define RTL9310_TC4INTR_TC4IP_MASK                                                                           (0x1 << RTL9310_TC4INTR_TC4IP_OFFSET)

#define RTL9310_TC5DATA_ADDR                                                                                   (0x3250)
  #define RTL9310_TC5DATA_TC1DATA_OFFSET                                                                       (0)
  #define RTL9310_TC5DATA_TC1DATA_MASK                                                                         (0xFFFFFFF << RTL9310_TC5DATA_TC1DATA_OFFSET)

#define RTL9310_TC5CNTR_ADDR                                                                                   (0x3254)
  #define RTL9310_TC5CNTR_TC5VALUE_OFFSET                                                                      (0)
  #define RTL9310_TC5CNTR_TC5VALUE_MASK                                                                        (0xFFFFFFF << RTL9310_TC5CNTR_TC5VALUE_OFFSET)

#define RTL9310_TC5CTRL_ADDR                                                                                   (0x3258)
  #define RTL9310_TC5CTRL_TC5EN_OFFSET                                                                         (28)
  #define RTL9310_TC5CTRL_TC5EN_MASK                                                                           (0x1 << RTL9310_TC5CTRL_TC5EN_OFFSET)
  #define RTL9310_TC5CTRL_TC5MODE_OFFSET                                                                       (24)
  #define RTL9310_TC5CTRL_TC5MODE_MASK                                                                         (0x1 << RTL9310_TC5CTRL_TC5MODE_OFFSET)
  #define RTL9310_TC5CTRL_TC5DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9310_TC5CTRL_TC5DIVFACTOR_MASK                                                                    (0xFFFF << RTL9310_TC5CTRL_TC5DIVFACTOR_OFFSET)

#define RTL9310_TC5INTR_ADDR                                                                                   (0x325C)
  #define RTL9310_TC5INTR_TC5IE_OFFSET                                                                         (20)
  #define RTL9310_TC5INTR_TC5IE_MASK                                                                           (0x1 << RTL9310_TC5INTR_TC5IE_OFFSET)
  #define RTL9310_TC5INTR_TC5IP_OFFSET                                                                         (16)
  #define RTL9310_TC5INTR_TC5IP_MASK                                                                           (0x1 << RTL9310_TC5INTR_TC5IP_OFFSET)

#define RTL9310_WDTCNTRR_ADDR                                                                                  (0x3260)
  #define RTL9310_WDTCNTRR_WDT_KICK_OFFSET                                                                     (31)
  #define RTL9310_WDTCNTRR_WDT_KICK_MASK                                                                       (0x1 << RTL9310_WDTCNTRR_WDT_KICK_OFFSET)

#define RTL9310_WDTINTRR_ADDR                                                                                  (0x3264)
  #define RTL9310_WDTINTRR_PH1_IP_OFFSET                                                                       (31)
  #define RTL9310_WDTINTRR_PH1_IP_MASK                                                                         (0x1 << RTL9310_WDTINTRR_PH1_IP_OFFSET)
  #define RTL9310_WDTINTRR_PH2_IP_OFFSET                                                                       (30)
  #define RTL9310_WDTINTRR_PH2_IP_MASK                                                                         (0x1 << RTL9310_WDTINTRR_PH2_IP_OFFSET)

#define RTL9310_WDT_CTRL_ADDR                                                                                  (0x3268)
  #define RTL9310_WDT_CTRL_WDT_E_OFFSET                                                                        (31)
  #define RTL9310_WDT_CTRL_WDT_E_MASK                                                                          (0x1 << RTL9310_WDT_CTRL_WDT_E_OFFSET)
  #define RTL9310_WDT_CTRL_WDT_CLK_SC_OFFSET                                                                   (29)
  #define RTL9310_WDT_CTRL_WDT_CLK_SC_MASK                                                                     (0x3 << RTL9310_WDT_CTRL_WDT_CLK_SC_OFFSET)
  #define RTL9310_WDT_CTRL_PH1_TO_OFFSET                                                                       (22)
  #define RTL9310_WDT_CTRL_PH1_TO_MASK                                                                         (0x1F << RTL9310_WDT_CTRL_PH1_TO_OFFSET)
  #define RTL9310_WDT_CTRL_PH2_TO_OFFSET                                                                       (15)
  #define RTL9310_WDT_CTRL_PH2_TO_MASK                                                                         (0x1F << RTL9310_WDT_CTRL_PH2_TO_OFFSET)
  #define RTL9310_WDT_CTRL_WDT_RESET_MODE_OFFSET                                                               (0)
  #define RTL9310_WDT_CTRL_WDT_RESET_MODE_MASK                                                                 (0x3 << RTL9310_WDT_CTRL_WDT_RESET_MODE_OFFSET)

#define RTL9310_TC6DATA_ADDR                                                                                   (0x3270)
  #define RTL9310_TC6DATA_TC6DATA_OFFSET                                                                       (0)
  #define RTL9310_TC6DATA_TC6DATA_MASK                                                                         (0xFFFFFFF << RTL9310_TC6DATA_TC6DATA_OFFSET)

#define RTL9310_TC6CNTR_ADDR                                                                                   (0x3274)
  #define RTL9310_TC6CNTR_TC6VALUE_OFFSET                                                                      (0)
  #define RTL9310_TC6CNTR_TC6VALUE_MASK                                                                        (0xFFFFFFF << RTL9310_TC6CNTR_TC6VALUE_OFFSET)

#define RTL9310_TC6CTRL_ADDR                                                                                   (0x3278)
  #define RTL9310_TC6CTRL_TC6EN_OFFSET                                                                         (28)
  #define RTL9310_TC6CTRL_TC6EN_MASK                                                                           (0x1 << RTL9310_TC6CTRL_TC6EN_OFFSET)
  #define RTL9310_TC6CTRL_TC6MODE_OFFSET                                                                       (24)
  #define RTL9310_TC6CTRL_TC6MODE_MASK                                                                         (0x1 << RTL9310_TC6CTRL_TC6MODE_OFFSET)
  #define RTL9310_TC6CTRL_TC6DIVFACTOR_OFFSET                                                                  (0)
  #define RTL9310_TC6CTRL_TC6DIVFACTOR_MASK                                                                    (0xFFFF << RTL9310_TC6CTRL_TC6DIVFACTOR_OFFSET)

#define RTL9310_TC6INTR_ADDR                                                                                   (0x327C)
  #define RTL9310_TC6INTR_TC6IE_OFFSET                                                                         (20)
  #define RTL9310_TC6INTR_TC6IE_MASK                                                                           (0x1 << RTL9310_TC6INTR_TC6IE_OFFSET)
  #define RTL9310_TC6INTR_TC6IP_OFFSET                                                                         (16)
  #define RTL9310_TC6INTR_TC6IP_MASK                                                                           (0x1 << RTL9310_TC6INTR_TC6IP_OFFSET)

/*
 * Feature: GPIO
 */
#define RTL9310_PABCD_CNR_ADDR                                                                                 (0x3300)
  #define RTL9310_PABCD_CNR_PFC_A_OFFSET                                                                       (24)
  #define RTL9310_PABCD_CNR_PFC_A_MASK                                                                         (0xFF << RTL9310_PABCD_CNR_PFC_A_OFFSET)
  #define RTL9310_PABCD_CNR_PFC_B_OFFSET                                                                       (16)
  #define RTL9310_PABCD_CNR_PFC_B_MASK                                                                         (0xFF << RTL9310_PABCD_CNR_PFC_B_OFFSET)
  #define RTL9310_PABCD_CNR_PFC_C_OFFSET                                                                       (8)
  #define RTL9310_PABCD_CNR_PFC_C_MASK                                                                         (0xFF << RTL9310_PABCD_CNR_PFC_C_OFFSET)
  #define RTL9310_PABCD_CNR_PFC_D_OFFSET                                                                       (0)
  #define RTL9310_PABCD_CNR_PFC_D_MASK                                                                         (0xFF << RTL9310_PABCD_CNR_PFC_D_OFFSET)

#define RTL9310_PABCD_DIR_ADDR                                                                                 (0x3308)
  #define RTL9310_PABCD_DIR_DRC_A_OFFSET                                                                       (24)
  #define RTL9310_PABCD_DIR_DRC_A_MASK                                                                         (0xFF << RTL9310_PABCD_DIR_DRC_A_OFFSET)
  #define RTL9310_PABCD_DIR_DRC_B_OFFSET                                                                       (16)
  #define RTL9310_PABCD_DIR_DRC_B_MASK                                                                         (0xFF << RTL9310_PABCD_DIR_DRC_B_OFFSET)
  #define RTL9310_PABCD_DIR_DRC_C_OFFSET                                                                       (8)
  #define RTL9310_PABCD_DIR_DRC_C_MASK                                                                         (0xFF << RTL9310_PABCD_DIR_DRC_C_OFFSET)
  #define RTL9310_PABCD_DIR_DRC_D_OFFSET                                                                       (0)
  #define RTL9310_PABCD_DIR_DRC_D_MASK                                                                         (0xFF << RTL9310_PABCD_DIR_DRC_D_OFFSET)

#define RTL9310_PABCD_DAT_ADDR                                                                                 (0x330C)
  #define RTL9310_PABCD_DAT_PD_A_OFFSET                                                                        (24)
  #define RTL9310_PABCD_DAT_PD_A_MASK                                                                          (0xFF << RTL9310_PABCD_DAT_PD_A_OFFSET)
  #define RTL9310_PABCD_DAT_PD_B_OFFSET                                                                        (16)
  #define RTL9310_PABCD_DAT_PD_B_MASK                                                                          (0xFF << RTL9310_PABCD_DAT_PD_B_OFFSET)
  #define RTL9310_PABCD_DAT_PD_C_OFFSET                                                                        (8)
  #define RTL9310_PABCD_DAT_PD_C_MASK                                                                          (0xFF << RTL9310_PABCD_DAT_PD_C_OFFSET)
  #define RTL9310_PABCD_DAT_PD_D_OFFSET                                                                        (0)
  #define RTL9310_PABCD_DAT_PD_D_MASK                                                                          (0xFF << RTL9310_PABCD_DAT_PD_D_OFFSET)

#define RTL9310_PABCD_ISR_ADDR                                                                                 (0x3310)
  #define RTL9310_PABCD_ISR_IPS_A_OFFSET                                                                       (24)
  #define RTL9310_PABCD_ISR_IPS_A_MASK                                                                         (0xFF << RTL9310_PABCD_ISR_IPS_A_OFFSET)
  #define RTL9310_PABCD_ISR_IPS_B_OFFSET                                                                       (16)
  #define RTL9310_PABCD_ISR_IPS_B_MASK                                                                         (0xFF << RTL9310_PABCD_ISR_IPS_B_OFFSET)
  #define RTL9310_PABCD_ISR_IPS_C_OFFSET                                                                       (8)
  #define RTL9310_PABCD_ISR_IPS_C_MASK                                                                         (0xFF << RTL9310_PABCD_ISR_IPS_C_OFFSET)
  #define RTL9310_PABCD_ISR_IPS_D_OFFSET                                                                       (0)
  #define RTL9310_PABCD_ISR_IPS_D_MASK                                                                         (0xFF << RTL9310_PABCD_ISR_IPS_D_OFFSET)

#define RTL9310_PAB_IMR_ADDR                                                                                   (0x3314)
  #define RTL9310_PAB_IMR_PA7_IM_OFFSET                                                                        (30)
  #define RTL9310_PAB_IMR_PA7_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PA7_IM_OFFSET)
  #define RTL9310_PAB_IMR_PA6_IM_OFFSET                                                                        (28)
  #define RTL9310_PAB_IMR_PA6_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PA6_IM_OFFSET)
  #define RTL9310_PAB_IMR_PA5_IM_OFFSET                                                                        (26)
  #define RTL9310_PAB_IMR_PA5_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PA5_IM_OFFSET)
  #define RTL9310_PAB_IMR_PA4_IM_OFFSET                                                                        (24)
  #define RTL9310_PAB_IMR_PA4_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PA4_IM_OFFSET)
  #define RTL9310_PAB_IMR_PA3_IM_OFFSET                                                                        (22)
  #define RTL9310_PAB_IMR_PA3_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PA3_IM_OFFSET)
  #define RTL9310_PAB_IMR_PA2_IM_OFFSET                                                                        (20)
  #define RTL9310_PAB_IMR_PA2_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PA2_IM_OFFSET)
  #define RTL9310_PAB_IMR_PA1_IM_OFFSET                                                                        (18)
  #define RTL9310_PAB_IMR_PA1_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PA1_IM_OFFSET)
  #define RTL9310_PAB_IMR_PA0_IM_OFFSET                                                                        (16)
  #define RTL9310_PAB_IMR_PA0_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PA0_IM_OFFSET)
  #define RTL9310_PAB_IMR_PB7_IM_OFFSET                                                                        (14)
  #define RTL9310_PAB_IMR_PB7_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PB7_IM_OFFSET)
  #define RTL9310_PAB_IMR_PB6_IM_OFFSET                                                                        (12)
  #define RTL9310_PAB_IMR_PB6_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PB6_IM_OFFSET)
  #define RTL9310_PAB_IMR_PB5_IM_OFFSET                                                                        (10)
  #define RTL9310_PAB_IMR_PB5_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PB5_IM_OFFSET)
  #define RTL9310_PAB_IMR_PB4_IM_OFFSET                                                                        (8)
  #define RTL9310_PAB_IMR_PB4_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PB4_IM_OFFSET)
  #define RTL9310_PAB_IMR_PB3_IM_OFFSET                                                                        (6)
  #define RTL9310_PAB_IMR_PB3_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PB3_IM_OFFSET)
  #define RTL9310_PAB_IMR_PB2_IM_OFFSET                                                                        (4)
  #define RTL9310_PAB_IMR_PB2_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PB2_IM_OFFSET)
  #define RTL9310_PAB_IMR_PB1_IM_OFFSET                                                                        (2)
  #define RTL9310_PAB_IMR_PB1_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PB1_IM_OFFSET)
  #define RTL9310_PAB_IMR_PB0_IM_OFFSET                                                                        (0)
  #define RTL9310_PAB_IMR_PB0_IM_MASK                                                                          (0x3 << RTL9310_PAB_IMR_PB0_IM_OFFSET)

#define RTL9310_PCD_IMR_ADDR                                                                                   (0x3318)
  #define RTL9310_PCD_IMR_PC7_IM_OFFSET                                                                        (30)
  #define RTL9310_PCD_IMR_PC7_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PC7_IM_OFFSET)
  #define RTL9310_PCD_IMR_PC6_IM_OFFSET                                                                        (28)
  #define RTL9310_PCD_IMR_PC6_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PC6_IM_OFFSET)
  #define RTL9310_PCD_IMR_PC5_IM_OFFSET                                                                        (26)
  #define RTL9310_PCD_IMR_PC5_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PC5_IM_OFFSET)
  #define RTL9310_PCD_IMR_PC4_IM_OFFSET                                                                        (24)
  #define RTL9310_PCD_IMR_PC4_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PC4_IM_OFFSET)
  #define RTL9310_PCD_IMR_PC3_IM_OFFSET                                                                        (22)
  #define RTL9310_PCD_IMR_PC3_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PC3_IM_OFFSET)
  #define RTL9310_PCD_IMR_PC2_IM_OFFSET                                                                        (20)
  #define RTL9310_PCD_IMR_PC2_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PC2_IM_OFFSET)
  #define RTL9310_PCD_IMR_PC1_IM_OFFSET                                                                        (18)
  #define RTL9310_PCD_IMR_PC1_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PC1_IM_OFFSET)
  #define RTL9310_PCD_IMR_PC0_IM_OFFSET                                                                        (16)
  #define RTL9310_PCD_IMR_PC0_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PC0_IM_OFFSET)
  #define RTL9310_PCD_IMR_PD7_IM_OFFSET                                                                        (14)
  #define RTL9310_PCD_IMR_PD7_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PD7_IM_OFFSET)
  #define RTL9310_PCD_IMR_PD6_IM_OFFSET                                                                        (12)
  #define RTL9310_PCD_IMR_PD6_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PD6_IM_OFFSET)
  #define RTL9310_PCD_IMR_PD5_IM_OFFSET                                                                        (10)
  #define RTL9310_PCD_IMR_PD5_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PD5_IM_OFFSET)
  #define RTL9310_PCD_IMR_PD4_IM_OFFSET                                                                        (8)
  #define RTL9310_PCD_IMR_PD4_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PD4_IM_OFFSET)
  #define RTL9310_PCD_IMR_PD3_IM_OFFSET                                                                        (6)
  #define RTL9310_PCD_IMR_PD3_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PD3_IM_OFFSET)
  #define RTL9310_PCD_IMR_PD2_IM_OFFSET                                                                        (4)
  #define RTL9310_PCD_IMR_PD2_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PD2_IM_OFFSET)
  #define RTL9310_PCD_IMR_PD1_IM_OFFSET                                                                        (2)
  #define RTL9310_PCD_IMR_PD1_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PD1_IM_OFFSET)
  #define RTL9310_PCD_IMR_PD0_IM_OFFSET                                                                        (0)
  #define RTL9310_PCD_IMR_PD0_IM_MASK                                                                          (0x3 << RTL9310_PCD_IMR_PD0_IM_OFFSET)

/*
 * Feature: Lexra_BUS_TO_MONT
 */
#define RTL9310_LBPSTCR_ADDR                                                                                   (0x5200)
  #define RTL9310_LBPSTCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9310_LBPSTCR_LX_TCEN_MASK                                                                         (0x1 << RTL9310_LBPSTCR_LX_TCEN_OFFSET)
  #define RTL9310_LBPSTCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9310_LBPSTCR_LX_TCT_MASK                                                                          (0x7 << RTL9310_LBPSTCR_LX_TCT_OFFSET)

#define RTL9310_LBPSTIR_ADDR                                                                                   (0x5204)
  #define RTL9310_LBPSTIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9310_LBPSTIR_LX_IP_MASK                                                                           (0x1 << RTL9310_LBPSTIR_LX_IP_OFFSET)

#define RTL9310_LBPSTMAR_ADDR                                                                                  (0x5208)
  #define RTL9310_LBPSTMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9310_LBPSTMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9310_LBPSTMAR_LX_TO_ADDR_OFFSET)

#define RTL9310_LB0MTCR_ADDR                                                                                   (0x5210)
  #define RTL9310_LB0MTCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9310_LB0MTCR_LX_TCEN_MASK                                                                         (0x1 << RTL9310_LB0MTCR_LX_TCEN_OFFSET)
  #define RTL9310_LB0MTCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9310_LB0MTCR_LX_TCT_MASK                                                                          (0x7 << RTL9310_LB0MTCR_LX_TCT_OFFSET)

#define RTL9310_LB0MTIR_ADDR                                                                                   (0x5214)
  #define RTL9310_LB0MTIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9310_LB0MTIR_LX_IP_MASK                                                                           (0x1 << RTL9310_LB0MTIR_LX_IP_OFFSET)

#define RTL9310_LB0MTMAR_ADDR                                                                                  (0x5218)
  #define RTL9310_LB0MTMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9310_LB0MTMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9310_LB0MTMAR_LX_TO_ADDR_OFFSET)

#define RTL9310_LB0STCR_ADDR                                                                                   (0x5220)
  #define RTL9310_LB0STCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9310_LB0STCR_LX_TCEN_MASK                                                                         (0x1 << RTL9310_LB0STCR_LX_TCEN_OFFSET)
  #define RTL9310_LB0STCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9310_LB0STCR_LX_TCT_MASK                                                                          (0x7 << RTL9310_LB0STCR_LX_TCT_OFFSET)

#define RTL9310_LB0STIR_ADDR                                                                                   (0x5224)
  #define RTL9310_LB0STIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9310_LB0STIR_LX_IP_MASK                                                                           (0x1 << RTL9310_LB0STIR_LX_IP_OFFSET)

#define RTL9310_LB0STMAR_ADDR                                                                                  (0x5228)
  #define RTL9310_LB0STMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9310_LB0STMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9310_LB0STMAR_LX_TO_ADDR_OFFSET)

#define RTL9310_LB1MTCR_ADDR                                                                                   (0x5230)
  #define RTL9310_LB1MTCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9310_LB1MTCR_LX_TCEN_MASK                                                                         (0x1 << RTL9310_LB1MTCR_LX_TCEN_OFFSET)
  #define RTL9310_LB1MTCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9310_LB1MTCR_LX_TCT_MASK                                                                          (0x7 << RTL9310_LB1MTCR_LX_TCT_OFFSET)

#define RTL9310_LB1MTIR_ADDR                                                                                   (0x5234)
  #define RTL9310_LB1MTIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9310_LB1MTIR_LX_IP_MASK                                                                           (0x1 << RTL9310_LB1MTIR_LX_IP_OFFSET)

#define RTL9310_LB1MTMAR_ADDR                                                                                  (0x5238)
  #define RTL9310_LB1MTMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9310_LB1MTMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9310_LB1MTMAR_LX_TO_ADDR_OFFSET)

#define RTL9310_LB1STCR_ADDR                                                                                   (0x5240)
  #define RTL9310_LB1STCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9310_LB1STCR_LX_TCEN_MASK                                                                         (0x1 << RTL9310_LB1STCR_LX_TCEN_OFFSET)
  #define RTL9310_LB1STCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9310_LB1STCR_LX_TCT_MASK                                                                          (0x7 << RTL9310_LB1STCR_LX_TCT_OFFSET)

#define RTL9310_LB1STIR_ADDR                                                                                   (0x5244)
  #define RTL9310_LB1STIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9310_LB1STIR_LX_IP_MASK                                                                           (0x1 << RTL9310_LB1STIR_LX_IP_OFFSET)

#define RTL9310_LB1STMAR_ADDR                                                                                  (0x5248)
  #define RTL9310_LB1STMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9310_LB1STMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9310_LB1STMAR_LX_TO_ADDR_OFFSET)

#define RTL9310_LB2MTCR_ADDR                                                                                   (0x5250)
  #define RTL9310_LB2MTCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9310_LB2MTCR_LX_TCEN_MASK                                                                         (0x1 << RTL9310_LB2MTCR_LX_TCEN_OFFSET)
  #define RTL9310_LB2MTCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9310_LB2MTCR_LX_TCT_MASK                                                                          (0x7 << RTL9310_LB2MTCR_LX_TCT_OFFSET)

#define RTL9310_LB2MTIR_ADDR                                                                                   (0x5254)
  #define RTL9310_LB2MTIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9310_LB2MTIR_LX_IP_MASK                                                                           (0x1 << RTL9310_LB2MTIR_LX_IP_OFFSET)

#define RTL9310_LB2MTMAR_ADDR                                                                                  (0x5258)
  #define RTL9310_LB2MTMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9310_LB2MTMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9310_LB2MTMAR_LX_TO_ADDR_OFFSET)

#define RTL9310_LB2STCR_ADDR                                                                                   (0x5260)
  #define RTL9310_LB2STCR_LX_TCEN_OFFSET                                                                       (31)
  #define RTL9310_LB2STCR_LX_TCEN_MASK                                                                         (0x1 << RTL9310_LB2STCR_LX_TCEN_OFFSET)
  #define RTL9310_LB2STCR_LX_TCT_OFFSET                                                                        (28)
  #define RTL9310_LB2STCR_LX_TCT_MASK                                                                          (0x7 << RTL9310_LB2STCR_LX_TCT_OFFSET)

#define RTL9310_LB2STIR_ADDR                                                                                   (0x5264)
  #define RTL9310_LB2STIR_LX_IP_OFFSET                                                                         (31)
  #define RTL9310_LB2STIR_LX_IP_MASK                                                                           (0x1 << RTL9310_LB2STIR_LX_IP_OFFSET)

#define RTL9310_LB2STMAR_ADDR                                                                                  (0x5268)
  #define RTL9310_LB2STMAR_LX_TO_ADDR_OFFSET                                                                   (0)
  #define RTL9310_LB2STMAR_LX_TO_ADDR_MASK                                                                     (0xFFFFFFFF << RTL9310_LB2STMAR_LX_TO_ADDR_OFFSET)

/*
 * Feature: BUS_TRAF_GEN
 */
#define RTL9310_LX0_GDMA_CTRL_ADDR                                                                             (0xA000)
  #define RTL9310_LX0_GDMA_CTRL_ENABLE_OFFSET                                                                  (31)
  #define RTL9310_LX0_GDMA_CTRL_ENABLE_MASK                                                                    (0x1 << RTL9310_LX0_GDMA_CTRL_ENABLE_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_POLL_OFFSET                                                                    (30)
  #define RTL9310_LX0_GDMA_CTRL_POLL_MASK                                                                      (0x1 << RTL9310_LX0_GDMA_CTRL_POLL_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_BUS_TRAF_GEN_OFFSET                                                            (28)
  #define RTL9310_LX0_GDMA_CTRL_BUS_TRAF_GEN_MASK                                                              (0x3 << RTL9310_LX0_GDMA_CTRL_BUS_TRAF_GEN_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_FUNC_OFFSET                                                                    (24)
  #define RTL9310_LX0_GDMA_CTRL_FUNC_MASK                                                                      (0xF << RTL9310_LX0_GDMA_CTRL_FUNC_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_DUMMY23_OFFSET                                                                 (23)
  #define RTL9310_LX0_GDMA_CTRL_DUMMY23_MASK                                                                   (0x1 << RTL9310_LX0_GDMA_CTRL_DUMMY23_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_SWAP_TYPE_OFFSET                                                               (22)
  #define RTL9310_LX0_GDMA_CTRL_SWAP_TYPE_MASK                                                                 (0x1 << RTL9310_LX0_GDMA_CTRL_SWAP_TYPE_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_ENT_SIZE_OFFSET                                                                (20)
  #define RTL9310_LX0_GDMA_CTRL_ENT_SIZE_MASK                                                                  (0x3 << RTL9310_LX0_GDMA_CTRL_ENT_SIZE_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_DUMMY19_10_OFFSET                                                              (10)
  #define RTL9310_LX0_GDMA_CTRL_DUMMY19_10_MASK                                                                (0x3FF << RTL9310_LX0_GDMA_CTRL_DUMMY19_10_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_DIS_CHECK_DDR_OFFSET                                                           (9)
  #define RTL9310_LX0_GDMA_CTRL_DIS_CHECK_DDR_MASK                                                             (0x1 << RTL9310_LX0_GDMA_CTRL_DIS_CHECK_DDR_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_DEBUG_SEL_OFFSET                                                               (8)
  #define RTL9310_LX0_GDMA_CTRL_DEBUG_SEL_MASK                                                                 (0x1 << RTL9310_LX0_GDMA_CTRL_DEBUG_SEL_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_BURST_SIZE_OFFSET                                                              (6)
  #define RTL9310_LX0_GDMA_CTRL_BURST_SIZE_MASK                                                                (0x3 << RTL9310_LX0_GDMA_CTRL_BURST_SIZE_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_ENOUGH_THR_OFFSET                                                              (4)
  #define RTL9310_LX0_GDMA_CTRL_ENOUGH_THR_MASK                                                                (0x3 << RTL9310_LX0_GDMA_CTRL_ENOUGH_THR_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_DST_LOW_THR_OFFSET                                                             (2)
  #define RTL9310_LX0_GDMA_CTRL_DST_LOW_THR_MASK                                                               (0x3 << RTL9310_LX0_GDMA_CTRL_DST_LOW_THR_OFFSET)
  #define RTL9310_LX0_GDMA_CTRL_SRC_LOW_TH_OFFSET                                                              (0)
  #define RTL9310_LX0_GDMA_CTRL_SRC_LOW_TH_MASK                                                                (0x3 << RTL9310_LX0_GDMA_CTRL_SRC_LOW_TH_OFFSET)

#define RTL9310_LX0_GDMA_IM_ADDR                                                                               (0xA004)
  #define RTL9310_LX0_GDMA_IM_COMP_IE_OFFSET                                                                   (31)
  #define RTL9310_LX0_GDMA_IM_COMP_IE_MASK                                                                     (0x1 << RTL9310_LX0_GDMA_IM_COMP_IE_OFFSET)
  #define RTL9310_LX0_GDMA_IM_DUMMY30_29_OFFSET                                                                (29)
  #define RTL9310_LX0_GDMA_IM_DUMMY30_29_MASK                                                                  (0x3 << RTL9310_LX0_GDMA_IM_DUMMY30_29_OFFSET)
  #define RTL9310_LX0_GDMA_IM_NEED_CPU_IE_OFFSET                                                               (28)
  #define RTL9310_LX0_GDMA_IM_NEED_CPU_IE_MASK                                                                 (0x1 << RTL9310_LX0_GDMA_IM_NEED_CPU_IE_OFFSET)
  #define RTL9310_LX0_GDMA_IM_RD_PKT_IE_OFFSET                                                                 (27)
  #define RTL9310_LX0_GDMA_IM_RD_PKT_IE_MASK                                                                   (0x1 << RTL9310_LX0_GDMA_IM_RD_PKT_IE_OFFSET)
  #define RTL9310_LX0_GDMA_IM_ERR_RCHK_IE_OFFSET                                                               (26)
  #define RTL9310_LX0_GDMA_IM_ERR_RCHK_IE_MASK                                                                 (0x1 << RTL9310_LX0_GDMA_IM_ERR_RCHK_IE_OFFSET)
  #define RTL9310_LX0_GDMA_IM_ERR_RPRD_IE_OFFSET                                                               (25)
  #define RTL9310_LX0_GDMA_IM_ERR_RPRD_IE_MASK                                                                 (0x1 << RTL9310_LX0_GDMA_IM_ERR_RPRD_IE_OFFSET)
  #define RTL9310_LX0_GDMA_IM_ERR_RRP_IE_OFFSET                                                                (24)
  #define RTL9310_LX0_GDMA_IM_ERR_RRP_IE_MASK                                                                  (0x1 << RTL9310_LX0_GDMA_IM_ERR_RRP_IE_OFFSET)
  #define RTL9310_LX0_GDMA_IM_WR_PKT_IE_OFFSET                                                                 (23)
  #define RTL9310_LX0_GDMA_IM_WR_PKT_IE_MASK                                                                   (0x1 << RTL9310_LX0_GDMA_IM_WR_PKT_IE_OFFSET)
  #define RTL9310_LX0_GDMA_IM_DUMMY22_OFFSET                                                                   (22)
  #define RTL9310_LX0_GDMA_IM_DUMMY22_MASK                                                                     (0x1 << RTL9310_LX0_GDMA_IM_DUMMY22_OFFSET)
  #define RTL9310_LX0_GDMA_IM_ERR_WPRD_IE_OFFSET                                                               (21)
  #define RTL9310_LX0_GDMA_IM_ERR_WPRD_IE_MASK                                                                 (0x1 << RTL9310_LX0_GDMA_IM_ERR_WPRD_IE_OFFSET)
  #define RTL9310_LX0_GDMA_IM_ERR_WRP_IE_OFFSET                                                                (20)
  #define RTL9310_LX0_GDMA_IM_ERR_WRP_IE_MASK                                                                  (0x1 << RTL9310_LX0_GDMA_IM_ERR_WRP_IE_OFFSET)
  #define RTL9310_LX0_GDMA_IM_DUMMY19_0_OFFSET                                                                 (0)
  #define RTL9310_LX0_GDMA_IM_DUMMY19_0_MASK                                                                   (0xFFFFF << RTL9310_LX0_GDMA_IM_DUMMY19_0_OFFSET)

#define RTL9310_LX0_GDMA_IS_ADDR                                                                               (0xA008)
  #define RTL9310_LX0_GDMA_IS_COMP_IP_OFFSET                                                                   (31)
  #define RTL9310_LX0_GDMA_IS_COMP_IP_MASK                                                                     (0x1 << RTL9310_LX0_GDMA_IS_COMP_IP_OFFSET)
  #define RTL9310_LX0_GDMA_IS_NEED_CPU_IP_OFFSET                                                               (28)
  #define RTL9310_LX0_GDMA_IS_NEED_CPU_IP_MASK                                                                 (0x1 << RTL9310_LX0_GDMA_IS_NEED_CPU_IP_OFFSET)
  #define RTL9310_LX0_GDMA_IS_RD_PKT_IP_OFFSET                                                                 (27)
  #define RTL9310_LX0_GDMA_IS_RD_PKT_IP_MASK                                                                   (0x1 << RTL9310_LX0_GDMA_IS_RD_PKT_IP_OFFSET)
  #define RTL9310_LX0_GDMA_IS_ERR_RCHK_IP_OFFSET                                                               (26)
  #define RTL9310_LX0_GDMA_IS_ERR_RCHK_IP_MASK                                                                 (0x1 << RTL9310_LX0_GDMA_IS_ERR_RCHK_IP_OFFSET)
  #define RTL9310_LX0_GDMA_IS_ERR_RPRD_IP_OFFSET                                                               (25)
  #define RTL9310_LX0_GDMA_IS_ERR_RPRD_IP_MASK                                                                 (0x1 << RTL9310_LX0_GDMA_IS_ERR_RPRD_IP_OFFSET)
  #define RTL9310_LX0_GDMA_IS_ERR_RRP_IP_OFFSET                                                                (24)
  #define RTL9310_LX0_GDMA_IS_ERR_RRP_IP_MASK                                                                  (0x1 << RTL9310_LX0_GDMA_IS_ERR_RRP_IP_OFFSET)
  #define RTL9310_LX0_GDMA_IS_WR_PKT_IP_OFFSET                                                                 (23)
  #define RTL9310_LX0_GDMA_IS_WR_PKT_IP_MASK                                                                   (0x1 << RTL9310_LX0_GDMA_IS_WR_PKT_IP_OFFSET)
  #define RTL9310_LX0_GDMA_IS_ERR_WPRD_IP_OFFSET                                                               (21)
  #define RTL9310_LX0_GDMA_IS_ERR_WPRD_IP_MASK                                                                 (0x1 << RTL9310_LX0_GDMA_IS_ERR_WPRD_IP_OFFSET)
  #define RTL9310_LX0_GDMA_IS_ERR_WRP_IP_OFFSET                                                                (20)
  #define RTL9310_LX0_GDMA_IS_ERR_WRP_IP_MASK                                                                  (0x1 << RTL9310_LX0_GDMA_IS_ERR_WRP_IP_OFFSET)

#define RTL9310_LX0_GDMA_ICVL_ADDR                                                                             (0xA00C)
  #define RTL9310_LX0_GDMA_ICVL_ICVL_OFFSET                                                                    (0)
  #define RTL9310_LX0_GDMA_ICVL_ICVL_MASK                                                                      (0xFFFFFFFF << RTL9310_LX0_GDMA_ICVL_ICVL_OFFSET)

#define RTL9310_LX0_BTG_WRITE_CTRL_ADDR                                                                        (0xA100)
  #define RTL9310_LX0_BTG_WRITE_CTRL_ENABLE_OFFSET                                                             (31)
  #define RTL9310_LX0_BTG_WRITE_CTRL_ENABLE_MASK                                                               (0x1 << RTL9310_LX0_BTG_WRITE_CTRL_ENABLE_OFFSET)
  #define RTL9310_LX0_BTG_WRITE_CTRL_NO_USE30_OFFSET                                                           (23)
  #define RTL9310_LX0_BTG_WRITE_CTRL_NO_USE30_MASK                                                             (0xFF << RTL9310_LX0_BTG_WRITE_CTRL_NO_USE30_OFFSET)
  #define RTL9310_LX0_BTG_WRITE_CTRL_REC_ERR_OFFSET                                                            (22)
  #define RTL9310_LX0_BTG_WRITE_CTRL_REC_ERR_MASK                                                              (0x1 << RTL9310_LX0_BTG_WRITE_CTRL_REC_ERR_OFFSET)
  #define RTL9310_LX0_BTG_WRITE_CTRL_PREC_OFFSET                                                               (21)
  #define RTL9310_LX0_BTG_WRITE_CTRL_PREC_MASK                                                                 (0x1 << RTL9310_LX0_BTG_WRITE_CTRL_PREC_OFFSET)
  #define RTL9310_LX0_BTG_WRITE_CTRL_INFINITE_OFFSET                                                           (20)
  #define RTL9310_LX0_BTG_WRITE_CTRL_INFINITE_MASK                                                             (0x1 << RTL9310_LX0_BTG_WRITE_CTRL_INFINITE_OFFSET)
  #define RTL9310_LX0_BTG_WRITE_CTRL_NO_USE19_OFFSET                                                           (18)
  #define RTL9310_LX0_BTG_WRITE_CTRL_NO_USE19_MASK                                                             (0x3 << RTL9310_LX0_BTG_WRITE_CTRL_NO_USE19_OFFSET)
  #define RTL9310_LX0_BTG_WRITE_CTRL_BURST_LEN_OFFSET                                                          (16)
  #define RTL9310_LX0_BTG_WRITE_CTRL_BURST_LEN_MASK                                                            (0x3 << RTL9310_LX0_BTG_WRITE_CTRL_BURST_LEN_OFFSET)
  #define RTL9310_LX0_BTG_WRITE_CTRL_NO_USE15_OFFSET                                                           (13)
  #define RTL9310_LX0_BTG_WRITE_CTRL_NO_USE15_MASK                                                             (0x7 << RTL9310_LX0_BTG_WRITE_CTRL_NO_USE15_OFFSET)
  #define RTL9310_LX0_BTG_WRITE_CTRL_PKT_LEN_OFFSET                                                            (5)
  #define RTL9310_LX0_BTG_WRITE_CTRL_PKT_LEN_MASK                                                              (0xFF << RTL9310_LX0_BTG_WRITE_CTRL_PKT_LEN_OFFSET)
  #define RTL9310_LX0_BTG_WRITE_CTRL_NO_USE04_OFFSET                                                           (0)
  #define RTL9310_LX0_BTG_WRITE_CTRL_NO_USE04_MASK                                                             (0x1F << RTL9310_LX0_BTG_WRITE_CTRL_NO_USE04_OFFSET)

#define RTL9310_LX0_BTG_WRITE_ITER_ADDR                                                                        (0xA104)
  #define RTL9310_LX0_BTG_WRITE_ITER_ITER_OFFSET                                                               (0)
  #define RTL9310_LX0_BTG_WRITE_ITER_ITER_MASK                                                                 (0xFFFFFFFF << RTL9310_LX0_BTG_WRITE_ITER_ITER_OFFSET)

#define RTL9310_LX0_BTG_WRITE_RESP_TIME_ADDR                                                                   (0xA108)
  #define RTL9310_LX0_BTG_WRITE_RESP_TIME_RESP_TIME_OFFSET                                                     (0)
  #define RTL9310_LX0_BTG_WRITE_RESP_TIME_RESP_TIME_MASK                                                       (0xFFFFFFFF << RTL9310_LX0_BTG_WRITE_RESP_TIME_RESP_TIME_OFFSET)

#define RTL9310_LX0_BTG_WRITE_PERI_ADDR                                                                        (0xA10C)
  #define RTL9310_LX0_BTG_WRITE_PERI_PERIOD_OFFSET                                                             (0)
  #define RTL9310_LX0_BTG_WRITE_PERI_PERIOD_MASK                                                               (0xFFFFFFFF << RTL9310_LX0_BTG_WRITE_PERI_PERIOD_OFFSET)

#define RTL9310_LX0_BTG_WRITE_ADDR_ADDR                                                                        (0xA110)
  #define RTL9310_LX0_BTG_WRITE_ADDR_BASE_ADDR_OFFSET                                                          (0)
  #define RTL9310_LX0_BTG_WRITE_ADDR_BASE_ADDR_MASK                                                            (0xFFFFFFFF << RTL9310_LX0_BTG_WRITE_ADDR_BASE_ADDR_OFFSET)

#define RTL9310_LX0_BTG_WRITE_ADDR_MASK_ADDR                                                                   (0xA114)
  #define RTL9310_LX0_BTG_WRITE_ADDR_MASK_ADDR_MSK_OFFSET                                                      (0)
  #define RTL9310_LX0_BTG_WRITE_ADDR_MASK_ADDR_MSK_MASK                                                        (0xFFFFFFFF << RTL9310_LX0_BTG_WRITE_ADDR_MASK_ADDR_MSK_OFFSET)

#define RTL9310_LX0_BTG_WRITE_GAP_ADDR                                                                         (0xA118)
  #define RTL9310_LX0_BTG_WRITE_GAP_DEC_GAP_OFFSET                                                             (31)
  #define RTL9310_LX0_BTG_WRITE_GAP_DEC_GAP_MASK                                                               (0x1 << RTL9310_LX0_BTG_WRITE_GAP_DEC_GAP_OFFSET)
  #define RTL9310_LX0_BTG_WRITE_GAP_NO_USE30_OFFSET                                                            (16)
  #define RTL9310_LX0_BTG_WRITE_GAP_NO_USE30_MASK                                                              (0x7FFF << RTL9310_LX0_BTG_WRITE_GAP_NO_USE30_OFFSET)
  #define RTL9310_LX0_BTG_WRITE_GAP_ADDR_GAP_OFFSET                                                            (0)
  #define RTL9310_LX0_BTG_WRITE_GAP_ADDR_GAP_MASK                                                              (0xFFFF << RTL9310_LX0_BTG_WRITE_GAP_ADDR_GAP_OFFSET)

#define RTL9310_LX0_BTG_WRITE_CURR_ADDR_ADDR                                                                   (0xA11C)
  #define RTL9310_LX0_BTG_WRITE_CURR_ADDR_CUR_ADDR_OFFSET                                                      (0)
  #define RTL9310_LX0_BTG_WRITE_CURR_ADDR_CUR_ADDR_MASK                                                        (0xFFFFFFFF << RTL9310_LX0_BTG_WRITE_CURR_ADDR_CUR_ADDR_OFFSET)

#define RTL9310_LX0_BTG_WRITE_RESP_FAIL_ADDR_ADDR                                                              (0xA120)
  #define RTL9310_LX0_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_OFFSET                                                (0)
  #define RTL9310_LX0_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_MASK                                                  (0xFFFFFFFF << RTL9310_LX0_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_OFFSET)

#define RTL9310_LX0_BTG_WRITE_PERI_FAIL_ADDR_ADDR                                                              (0xA124)
  #define RTL9310_LX0_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_OFFSET                                                (0)
  #define RTL9310_LX0_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_MASK                                                  (0xFFFFFFFF << RTL9310_LX0_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_OFFSET)

#define RTL9310_LX0_BTG_WRITE_MAX_RESP_TIME_ADDR                                                               (0xA12C)
  #define RTL9310_LX0_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET                                             (0)
  #define RTL9310_LX0_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_MASK                                               (0xFFFFFFFF << RTL9310_LX0_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET)

#define RTL9310_LX0_BTC_WRITE_IN_VEC_ADDR(index)                                                               (0xA130 + (((index) << 2))) /* index: 0-15 */
  #define RTL9310_LX0_BTC_WRITE_IN_VEC_IN_VEC_OFFSET                                                           (0)
  #define RTL9310_LX0_BTC_WRITE_IN_VEC_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9310_LX0_BTC_WRITE_IN_VEC_IN_VEC_OFFSET)

#define RTL9310_LX0_BTG_READ_CTRL_ADDR                                                                         (0xA200)
  #define RTL9310_LX0_BTG_READ_CTRL_ENABLE_OFFSET                                                              (31)
  #define RTL9310_LX0_BTG_READ_CTRL_ENABLE_MASK                                                                (0x1 << RTL9310_LX0_BTG_READ_CTRL_ENABLE_OFFSET)
  #define RTL9310_LX0_BTG_READ_CTRL_NO_USE30_OFFSET                                                            (26)
  #define RTL9310_LX0_BTG_READ_CTRL_NO_USE30_MASK                                                              (0x1F << RTL9310_LX0_BTG_READ_CTRL_NO_USE30_OFFSET)
  #define RTL9310_LX0_BTG_READ_CTRL_CHK_MODE_OFFSET                                                            (24)
  #define RTL9310_LX0_BTG_READ_CTRL_CHK_MODE_MASK                                                              (0x3 << RTL9310_LX0_BTG_READ_CTRL_CHK_MODE_OFFSET)
  #define RTL9310_LX0_BTG_READ_CTRL_NO_USE23_OFFSET                                                            (23)
  #define RTL9310_LX0_BTG_READ_CTRL_NO_USE23_MASK                                                              (0x1 << RTL9310_LX0_BTG_READ_CTRL_NO_USE23_OFFSET)
  #define RTL9310_LX0_BTG_READ_CTRL_REC_ERR_OFFSET                                                             (22)
  #define RTL9310_LX0_BTG_READ_CTRL_REC_ERR_MASK                                                               (0x1 << RTL9310_LX0_BTG_READ_CTRL_REC_ERR_OFFSET)
  #define RTL9310_LX0_BTG_READ_CTRL_PREC_OFFSET                                                                (21)
  #define RTL9310_LX0_BTG_READ_CTRL_PREC_MASK                                                                  (0x1 << RTL9310_LX0_BTG_READ_CTRL_PREC_OFFSET)
  #define RTL9310_LX0_BTG_READ_CTRL_INFINITE_OFFSET                                                            (20)
  #define RTL9310_LX0_BTG_READ_CTRL_INFINITE_MASK                                                              (0x1 << RTL9310_LX0_BTG_READ_CTRL_INFINITE_OFFSET)
  #define RTL9310_LX0_BTG_READ_CTRL_NO_USE19_OFFSET                                                            (18)
  #define RTL9310_LX0_BTG_READ_CTRL_NO_USE19_MASK                                                              (0x3 << RTL9310_LX0_BTG_READ_CTRL_NO_USE19_OFFSET)
  #define RTL9310_LX0_BTG_READ_CTRL_BURST_LEN_OFFSET                                                           (16)
  #define RTL9310_LX0_BTG_READ_CTRL_BURST_LEN_MASK                                                             (0x3 << RTL9310_LX0_BTG_READ_CTRL_BURST_LEN_OFFSET)
  #define RTL9310_LX0_BTG_READ_CTRL_NO_USE15_OFFSET                                                            (13)
  #define RTL9310_LX0_BTG_READ_CTRL_NO_USE15_MASK                                                              (0x7 << RTL9310_LX0_BTG_READ_CTRL_NO_USE15_OFFSET)
  #define RTL9310_LX0_BTG_READ_CTRL_PKT_LEN_OFFSET                                                             (5)
  #define RTL9310_LX0_BTG_READ_CTRL_PKT_LEN_MASK                                                               (0xFF << RTL9310_LX0_BTG_READ_CTRL_PKT_LEN_OFFSET)
  #define RTL9310_LX0_BTG_READ_CTRL_NO_USE04_OFFSET                                                            (0)
  #define RTL9310_LX0_BTG_READ_CTRL_NO_USE04_MASK                                                              (0x1F << RTL9310_LX0_BTG_READ_CTRL_NO_USE04_OFFSET)

#define RTL9310_LX0_BTG_READ_ITER_ADDR                                                                         (0xA204)
  #define RTL9310_LX0_BTG_READ_ITER_ITER_OFFSET                                                                (0)
  #define RTL9310_LX0_BTG_READ_ITER_ITER_MASK                                                                  (0xFFFFFFFF << RTL9310_LX0_BTG_READ_ITER_ITER_OFFSET)

#define RTL9310_LX0_BTG_READ_RESP_TIME_ADDR                                                                    (0xA208)
  #define RTL9310_LX0_BTG_READ_RESP_TIME_RESP_TIME_OFFSET                                                      (0)
  #define RTL9310_LX0_BTG_READ_RESP_TIME_RESP_TIME_MASK                                                        (0xFFFFFFFF << RTL9310_LX0_BTG_READ_RESP_TIME_RESP_TIME_OFFSET)

#define RTL9310_LX0_BTG_READ_PERI_ADDR                                                                         (0xA20C)
  #define RTL9310_LX0_BTG_READ_PERI_PERIOD_OFFSET                                                              (0)
  #define RTL9310_LX0_BTG_READ_PERI_PERIOD_MASK                                                                (0xFFFFFFFF << RTL9310_LX0_BTG_READ_PERI_PERIOD_OFFSET)

#define RTL9310_LX0_BTG_READ_ADDR_ADDR                                                                         (0xA210)
  #define RTL9310_LX0_BTG_READ_ADDR_BASE_ADDR_OFFSET                                                           (0)
  #define RTL9310_LX0_BTG_READ_ADDR_BASE_ADDR_MASK                                                             (0xFFFFFFFF << RTL9310_LX0_BTG_READ_ADDR_BASE_ADDR_OFFSET)

#define RTL9310_LX0_BTG_READ_ADDR_MASK_ADDR                                                                    (0xA214)
  #define RTL9310_LX0_BTG_READ_ADDR_MASK_ADDR_MSK_OFFSET                                                       (0)
  #define RTL9310_LX0_BTG_READ_ADDR_MASK_ADDR_MSK_MASK                                                         (0xFFFFFFFF << RTL9310_LX0_BTG_READ_ADDR_MASK_ADDR_MSK_OFFSET)

#define RTL9310_LX0_BTG_READ_GAP_ADDR                                                                          (0xA218)
  #define RTL9310_LX0_BTG_READ_GAP_DEC_GAP_OFFSET                                                              (31)
  #define RTL9310_LX0_BTG_READ_GAP_DEC_GAP_MASK                                                                (0x1 << RTL9310_LX0_BTG_READ_GAP_DEC_GAP_OFFSET)
  #define RTL9310_LX0_BTG_READ_GAP_NO_USE30_OFFSET                                                             (16)
  #define RTL9310_LX0_BTG_READ_GAP_NO_USE30_MASK                                                               (0x7FFF << RTL9310_LX0_BTG_READ_GAP_NO_USE30_OFFSET)
  #define RTL9310_LX0_BTG_READ_GAP_ADDR_GAP_OFFSET                                                             (0)
  #define RTL9310_LX0_BTG_READ_GAP_ADDR_GAP_MASK                                                               (0xFFFF << RTL9310_LX0_BTG_READ_GAP_ADDR_GAP_OFFSET)

#define RTL9310_LX0_BTG_READ_CURR_ADDR_ADDR                                                                    (0xA21C)
  #define RTL9310_LX0_BTG_READ_CURR_ADDR_CUR_ADDR_OFFSET                                                       (0)
  #define RTL9310_LX0_BTG_READ_CURR_ADDR_CUR_ADDR_MASK                                                         (0xFFFFFFFF << RTL9310_LX0_BTG_READ_CURR_ADDR_CUR_ADDR_OFFSET)

#define RTL9310_LX0_BTG_READ_RESP_FAIL_ADDR_ADDR                                                               (0xA220)
  #define RTL9310_LX0_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_OFFSET                                                 (0)
  #define RTL9310_LX0_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_MASK                                                   (0xFFFFFFFF << RTL9310_LX0_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_OFFSET)

#define RTL9310_LX0_BTG_READ_PERI_FAIL_ADDR_ADDR                                                               (0xA224)
  #define RTL9310_LX0_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_OFFSET                                                 (0)
  #define RTL9310_LX0_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_MASK                                                   (0xFFFFFFFF << RTL9310_LX0_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_OFFSET)

#define RTL9310_LX0_BTG_READ_VERI_FAIL_ADDR_ADDR                                                               (0xA228)
  #define RTL9310_LX0_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_OFFSET                                                  (0)
  #define RTL9310_LX0_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_MASK                                                    (0xFFFFFFFF << RTL9310_LX0_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_OFFSET)

#define RTL9310_LX0_BTG_READ_MAX_RESP_TIME_ADDR                                                                (0xA22C)
  #define RTL9310_LX0_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET                                              (0)
  #define RTL9310_LX0_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_MASK                                                (0xFFFFFFFF << RTL9310_LX0_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET)

#define RTL9310_LX0_BTG_READ_IN_VEC0_ADDR                                                                      (0xA230)
  #define RTL9310_LX0_BTG_READ_IN_VEC0_IN_VEC_OFFSET                                                           (0)
  #define RTL9310_LX0_BTG_READ_IN_VEC0_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9310_LX0_BTG_READ_IN_VEC0_IN_VEC_OFFSET)

#define RTL9310_LX0_BTG_READ_IN_VEC1_ADDR                                                                      (0xA234)
  #define RTL9310_LX0_BTG_READ_IN_VEC1_IN_VEC_OFFSET                                                           (0)
  #define RTL9310_LX0_BTG_READ_IN_VEC1_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9310_LX0_BTG_READ_IN_VEC1_IN_VEC_OFFSET)

#define RTL9310_LX0_BTG_READ_IN_VEC2_ADDR                                                                      (0xA238)
  #define RTL9310_LX0_BTG_READ_IN_VEC2_IN_VEC_OFFSET                                                           (0)
  #define RTL9310_LX0_BTG_READ_IN_VEC2_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9310_LX0_BTG_READ_IN_VEC2_IN_VEC_OFFSET)

#define RTL9310_LX0_BTG_READ_IN_VEC_IDX_ADDR(index)                                                            (0xA23C + (((index) << 2))) /* index: 0-12 */
  #define RTL9310_LX0_BTG_READ_IN_VEC_IDX_IN_VEC_OFFSET                                                        (0)
  #define RTL9310_LX0_BTG_READ_IN_VEC_IDX_IN_VEC_MASK                                                          (0xFFFFFFFF << RTL9310_LX0_BTG_READ_IN_VEC_IDX_IN_VEC_OFFSET)

/*
 * Feature: BUS_TRAF_GEN
 */
#define RTL9310_LX1_GDMA_CTRL_ADDR                                                                             (0x18000)
  #define RTL9310_LX1_GDMA_CTRL_ENABLE_OFFSET                                                                  (31)
  #define RTL9310_LX1_GDMA_CTRL_ENABLE_MASK                                                                    (0x1 << RTL9310_LX1_GDMA_CTRL_ENABLE_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_POLL_OFFSET                                                                    (30)
  #define RTL9310_LX1_GDMA_CTRL_POLL_MASK                                                                      (0x1 << RTL9310_LX1_GDMA_CTRL_POLL_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_BUS_TRAF_GEN_OFFSET                                                            (28)
  #define RTL9310_LX1_GDMA_CTRL_BUS_TRAF_GEN_MASK                                                              (0x3 << RTL9310_LX1_GDMA_CTRL_BUS_TRAF_GEN_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_FUNC_OFFSET                                                                    (24)
  #define RTL9310_LX1_GDMA_CTRL_FUNC_MASK                                                                      (0xF << RTL9310_LX1_GDMA_CTRL_FUNC_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_DUMMY23_OFFSET                                                                 (23)
  #define RTL9310_LX1_GDMA_CTRL_DUMMY23_MASK                                                                   (0x1 << RTL9310_LX1_GDMA_CTRL_DUMMY23_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_SWAP_TYPE_OFFSET                                                               (22)
  #define RTL9310_LX1_GDMA_CTRL_SWAP_TYPE_MASK                                                                 (0x1 << RTL9310_LX1_GDMA_CTRL_SWAP_TYPE_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_ENT_SIZE_OFFSET                                                                (20)
  #define RTL9310_LX1_GDMA_CTRL_ENT_SIZE_MASK                                                                  (0x3 << RTL9310_LX1_GDMA_CTRL_ENT_SIZE_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_DUMMY19_10_OFFSET                                                              (10)
  #define RTL9310_LX1_GDMA_CTRL_DUMMY19_10_MASK                                                                (0x3FF << RTL9310_LX1_GDMA_CTRL_DUMMY19_10_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_DIS_CHECK_DDR_OFFSET                                                           (9)
  #define RTL9310_LX1_GDMA_CTRL_DIS_CHECK_DDR_MASK                                                             (0x1 << RTL9310_LX1_GDMA_CTRL_DIS_CHECK_DDR_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_DEBUG_SEL_OFFSET                                                               (8)
  #define RTL9310_LX1_GDMA_CTRL_DEBUG_SEL_MASK                                                                 (0x1 << RTL9310_LX1_GDMA_CTRL_DEBUG_SEL_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_BURST_SIZE_OFFSET                                                              (6)
  #define RTL9310_LX1_GDMA_CTRL_BURST_SIZE_MASK                                                                (0x3 << RTL9310_LX1_GDMA_CTRL_BURST_SIZE_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_ENOUGH_THR_OFFSET                                                              (4)
  #define RTL9310_LX1_GDMA_CTRL_ENOUGH_THR_MASK                                                                (0x3 << RTL9310_LX1_GDMA_CTRL_ENOUGH_THR_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_DST_LOW_THR_OFFSET                                                             (2)
  #define RTL9310_LX1_GDMA_CTRL_DST_LOW_THR_MASK                                                               (0x3 << RTL9310_LX1_GDMA_CTRL_DST_LOW_THR_OFFSET)
  #define RTL9310_LX1_GDMA_CTRL_SRC_LOW_TH_OFFSET                                                              (0)
  #define RTL9310_LX1_GDMA_CTRL_SRC_LOW_TH_MASK                                                                (0x3 << RTL9310_LX1_GDMA_CTRL_SRC_LOW_TH_OFFSET)

#define RTL9310_LX1_GDMA_IM_ADDR                                                                               (0x18004)
  #define RTL9310_LX1_GDMA_IM_COMP_IE_OFFSET                                                                   (31)
  #define RTL9310_LX1_GDMA_IM_COMP_IE_MASK                                                                     (0x1 << RTL9310_LX1_GDMA_IM_COMP_IE_OFFSET)
  #define RTL9310_LX1_GDMA_IM_DUMMY30_29_OFFSET                                                                (29)
  #define RTL9310_LX1_GDMA_IM_DUMMY30_29_MASK                                                                  (0x3 << RTL9310_LX1_GDMA_IM_DUMMY30_29_OFFSET)
  #define RTL9310_LX1_GDMA_IM_NEED_CPU_IE_OFFSET                                                               (28)
  #define RTL9310_LX1_GDMA_IM_NEED_CPU_IE_MASK                                                                 (0x1 << RTL9310_LX1_GDMA_IM_NEED_CPU_IE_OFFSET)
  #define RTL9310_LX1_GDMA_IM_RD_PKT_IE_OFFSET                                                                 (27)
  #define RTL9310_LX1_GDMA_IM_RD_PKT_IE_MASK                                                                   (0x1 << RTL9310_LX1_GDMA_IM_RD_PKT_IE_OFFSET)
  #define RTL9310_LX1_GDMA_IM_ERR_RCHK_IE_OFFSET                                                               (26)
  #define RTL9310_LX1_GDMA_IM_ERR_RCHK_IE_MASK                                                                 (0x1 << RTL9310_LX1_GDMA_IM_ERR_RCHK_IE_OFFSET)
  #define RTL9310_LX1_GDMA_IM_ERR_RPRD_IE_OFFSET                                                               (25)
  #define RTL9310_LX1_GDMA_IM_ERR_RPRD_IE_MASK                                                                 (0x1 << RTL9310_LX1_GDMA_IM_ERR_RPRD_IE_OFFSET)
  #define RTL9310_LX1_GDMA_IM_ERR_RRP_IE_OFFSET                                                                (24)
  #define RTL9310_LX1_GDMA_IM_ERR_RRP_IE_MASK                                                                  (0x1 << RTL9310_LX1_GDMA_IM_ERR_RRP_IE_OFFSET)
  #define RTL9310_LX1_GDMA_IM_WR_PKT_IE_OFFSET                                                                 (23)
  #define RTL9310_LX1_GDMA_IM_WR_PKT_IE_MASK                                                                   (0x1 << RTL9310_LX1_GDMA_IM_WR_PKT_IE_OFFSET)
  #define RTL9310_LX1_GDMA_IM_DUMMY22_OFFSET                                                                   (22)
  #define RTL9310_LX1_GDMA_IM_DUMMY22_MASK                                                                     (0x1 << RTL9310_LX1_GDMA_IM_DUMMY22_OFFSET)
  #define RTL9310_LX1_GDMA_IM_ERR_WPRD_IE_OFFSET                                                               (21)
  #define RTL9310_LX1_GDMA_IM_ERR_WPRD_IE_MASK                                                                 (0x1 << RTL9310_LX1_GDMA_IM_ERR_WPRD_IE_OFFSET)
  #define RTL9310_LX1_GDMA_IM_ERR_WRP_IE_OFFSET                                                                (20)
  #define RTL9310_LX1_GDMA_IM_ERR_WRP_IE_MASK                                                                  (0x1 << RTL9310_LX1_GDMA_IM_ERR_WRP_IE_OFFSET)
  #define RTL9310_LX1_GDMA_IM_DUMMY19_0_OFFSET                                                                 (0)
  #define RTL9310_LX1_GDMA_IM_DUMMY19_0_MASK                                                                   (0xFFFFF << RTL9310_LX1_GDMA_IM_DUMMY19_0_OFFSET)

#define RTL9310_LX1_GDMA_IS_ADDR                                                                               (0x18008)
  #define RTL9310_LX1_GDMA_IS_COMP_IP_OFFSET                                                                   (31)
  #define RTL9310_LX1_GDMA_IS_COMP_IP_MASK                                                                     (0x1 << RTL9310_LX1_GDMA_IS_COMP_IP_OFFSET)
  #define RTL9310_LX1_GDMA_IS_NEED_CPU_IP_OFFSET                                                               (28)
  #define RTL9310_LX1_GDMA_IS_NEED_CPU_IP_MASK                                                                 (0x1 << RTL9310_LX1_GDMA_IS_NEED_CPU_IP_OFFSET)
  #define RTL9310_LX1_GDMA_IS_RD_PKT_IP_OFFSET                                                                 (27)
  #define RTL9310_LX1_GDMA_IS_RD_PKT_IP_MASK                                                                   (0x1 << RTL9310_LX1_GDMA_IS_RD_PKT_IP_OFFSET)
  #define RTL9310_LX1_GDMA_IS_ERR_RCHK_IP_OFFSET                                                               (26)
  #define RTL9310_LX1_GDMA_IS_ERR_RCHK_IP_MASK                                                                 (0x1 << RTL9310_LX1_GDMA_IS_ERR_RCHK_IP_OFFSET)
  #define RTL9310_LX1_GDMA_IS_ERR_RPRD_IP_OFFSET                                                               (25)
  #define RTL9310_LX1_GDMA_IS_ERR_RPRD_IP_MASK                                                                 (0x1 << RTL9310_LX1_GDMA_IS_ERR_RPRD_IP_OFFSET)
  #define RTL9310_LX1_GDMA_IS_ERR_RRP_IP_OFFSET                                                                (24)
  #define RTL9310_LX1_GDMA_IS_ERR_RRP_IP_MASK                                                                  (0x1 << RTL9310_LX1_GDMA_IS_ERR_RRP_IP_OFFSET)
  #define RTL9310_LX1_GDMA_IS_WR_PKT_IP_OFFSET                                                                 (23)
  #define RTL9310_LX1_GDMA_IS_WR_PKT_IP_MASK                                                                   (0x1 << RTL9310_LX1_GDMA_IS_WR_PKT_IP_OFFSET)
  #define RTL9310_LX1_GDMA_IS_ERR_WPRD_IP_OFFSET                                                               (21)
  #define RTL9310_LX1_GDMA_IS_ERR_WPRD_IP_MASK                                                                 (0x1 << RTL9310_LX1_GDMA_IS_ERR_WPRD_IP_OFFSET)
  #define RTL9310_LX1_GDMA_IS_ERR_WRP_IP_OFFSET                                                                (20)
  #define RTL9310_LX1_GDMA_IS_ERR_WRP_IP_MASK                                                                  (0x1 << RTL9310_LX1_GDMA_IS_ERR_WRP_IP_OFFSET)

#define RTL9310_LX1_GDMA_ICVL_ADDR                                                                             (0x1800C)
  #define RTL9310_LX1_GDMA_ICVL_ICVL_OFFSET                                                                    (0)
  #define RTL9310_LX1_GDMA_ICVL_ICVL_MASK                                                                      (0xFFFFFFFF << RTL9310_LX1_GDMA_ICVL_ICVL_OFFSET)

#define RTL9310_LX1_BTG_WRITE_CTRL_ADDR                                                                        (0x18100)
  #define RTL9310_LX1_BTG_WRITE_CTRL_ENABLE_OFFSET                                                             (31)
  #define RTL9310_LX1_BTG_WRITE_CTRL_ENABLE_MASK                                                               (0x1 << RTL9310_LX1_BTG_WRITE_CTRL_ENABLE_OFFSET)
  #define RTL9310_LX1_BTG_WRITE_CTRL_NO_USE30_OFFSET                                                           (23)
  #define RTL9310_LX1_BTG_WRITE_CTRL_NO_USE30_MASK                                                             (0xFF << RTL9310_LX1_BTG_WRITE_CTRL_NO_USE30_OFFSET)
  #define RTL9310_LX1_BTG_WRITE_CTRL_REC_ERR_OFFSET                                                            (22)
  #define RTL9310_LX1_BTG_WRITE_CTRL_REC_ERR_MASK                                                              (0x1 << RTL9310_LX1_BTG_WRITE_CTRL_REC_ERR_OFFSET)
  #define RTL9310_LX1_BTG_WRITE_CTRL_PREC_OFFSET                                                               (21)
  #define RTL9310_LX1_BTG_WRITE_CTRL_PREC_MASK                                                                 (0x1 << RTL9310_LX1_BTG_WRITE_CTRL_PREC_OFFSET)
  #define RTL9310_LX1_BTG_WRITE_CTRL_INFINITE_OFFSET                                                           (20)
  #define RTL9310_LX1_BTG_WRITE_CTRL_INFINITE_MASK                                                             (0x1 << RTL9310_LX1_BTG_WRITE_CTRL_INFINITE_OFFSET)
  #define RTL9310_LX1_BTG_WRITE_CTRL_NO_USE19_OFFSET                                                           (18)
  #define RTL9310_LX1_BTG_WRITE_CTRL_NO_USE19_MASK                                                             (0x3 << RTL9310_LX1_BTG_WRITE_CTRL_NO_USE19_OFFSET)
  #define RTL9310_LX1_BTG_WRITE_CTRL_BURST_LEN_OFFSET                                                          (16)
  #define RTL9310_LX1_BTG_WRITE_CTRL_BURST_LEN_MASK                                                            (0x3 << RTL9310_LX1_BTG_WRITE_CTRL_BURST_LEN_OFFSET)
  #define RTL9310_LX1_BTG_WRITE_CTRL_NO_USE15_OFFSET                                                           (13)
  #define RTL9310_LX1_BTG_WRITE_CTRL_NO_USE15_MASK                                                             (0x7 << RTL9310_LX1_BTG_WRITE_CTRL_NO_USE15_OFFSET)
  #define RTL9310_LX1_BTG_WRITE_CTRL_PKT_LEN_OFFSET                                                            (5)
  #define RTL9310_LX1_BTG_WRITE_CTRL_PKT_LEN_MASK                                                              (0xFF << RTL9310_LX1_BTG_WRITE_CTRL_PKT_LEN_OFFSET)
  #define RTL9310_LX1_BTG_WRITE_CTRL_NO_USE04_OFFSET                                                           (0)
  #define RTL9310_LX1_BTG_WRITE_CTRL_NO_USE04_MASK                                                             (0x1F << RTL9310_LX1_BTG_WRITE_CTRL_NO_USE04_OFFSET)

#define RTL9310_LX1_BTG_WRITE_ITER_ADDR                                                                        (0x18104)
  #define RTL9310_LX1_BTG_WRITE_ITER_ITER_OFFSET                                                               (0)
  #define RTL9310_LX1_BTG_WRITE_ITER_ITER_MASK                                                                 (0xFFFFFFFF << RTL9310_LX1_BTG_WRITE_ITER_ITER_OFFSET)

#define RTL9310_LX1_BTG_WRITE_RESP_TIME_ADDR                                                                   (0x18108)
  #define RTL9310_LX1_BTG_WRITE_RESP_TIME_RESP_TIME_OFFSET                                                     (0)
  #define RTL9310_LX1_BTG_WRITE_RESP_TIME_RESP_TIME_MASK                                                       (0xFFFFFFFF << RTL9310_LX1_BTG_WRITE_RESP_TIME_RESP_TIME_OFFSET)

#define RTL9310_LX1_BTG_WRITE_PERI_ADDR                                                                        (0x1810C)
  #define RTL9310_LX1_BTG_WRITE_PERI_PERIOD_OFFSET                                                             (0)
  #define RTL9310_LX1_BTG_WRITE_PERI_PERIOD_MASK                                                               (0xFFFFFFFF << RTL9310_LX1_BTG_WRITE_PERI_PERIOD_OFFSET)

#define RTL9310_LX1_BTG_WRITE_ADDR_ADDR                                                                        (0x18110)
  #define RTL9310_LX1_BTG_WRITE_ADDR_BASE_ADDR_OFFSET                                                          (0)
  #define RTL9310_LX1_BTG_WRITE_ADDR_BASE_ADDR_MASK                                                            (0xFFFFFFFF << RTL9310_LX1_BTG_WRITE_ADDR_BASE_ADDR_OFFSET)

#define RTL9310_LX1_BTG_WRITE_ADDR_MASK_ADDR                                                                   (0x18114)
  #define RTL9310_LX1_BTG_WRITE_ADDR_MASK_ADDR_MSK_OFFSET                                                      (0)
  #define RTL9310_LX1_BTG_WRITE_ADDR_MASK_ADDR_MSK_MASK                                                        (0xFFFFFFFF << RTL9310_LX1_BTG_WRITE_ADDR_MASK_ADDR_MSK_OFFSET)

#define RTL9310_LX1_BTG_WRITE_GAP_ADDR                                                                         (0x18118)
  #define RTL9310_LX1_BTG_WRITE_GAP_DEC_GAP_OFFSET                                                             (31)
  #define RTL9310_LX1_BTG_WRITE_GAP_DEC_GAP_MASK                                                               (0x1 << RTL9310_LX1_BTG_WRITE_GAP_DEC_GAP_OFFSET)
  #define RTL9310_LX1_BTG_WRITE_GAP_NO_USE30_OFFSET                                                            (16)
  #define RTL9310_LX1_BTG_WRITE_GAP_NO_USE30_MASK                                                              (0x7FFF << RTL9310_LX1_BTG_WRITE_GAP_NO_USE30_OFFSET)
  #define RTL9310_LX1_BTG_WRITE_GAP_ADDR_GAP_OFFSET                                                            (0)
  #define RTL9310_LX1_BTG_WRITE_GAP_ADDR_GAP_MASK                                                              (0xFFFF << RTL9310_LX1_BTG_WRITE_GAP_ADDR_GAP_OFFSET)

#define RTL9310_LX1_BTG_WRITE_CURR_ADDR_ADDR                                                                   (0x1811C)
  #define RTL9310_LX1_BTG_WRITE_CURR_ADDR_CUR_ADDR_OFFSET                                                      (0)
  #define RTL9310_LX1_BTG_WRITE_CURR_ADDR_CUR_ADDR_MASK                                                        (0xFFFFFFFF << RTL9310_LX1_BTG_WRITE_CURR_ADDR_CUR_ADDR_OFFSET)

#define RTL9310_LX1_BTG_WRITE_RESP_FAIL_ADDR_ADDR                                                              (0x18120)
  #define RTL9310_LX1_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_OFFSET                                                (0)
  #define RTL9310_LX1_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_MASK                                                  (0xFFFFFFFF << RTL9310_LX1_BTG_WRITE_RESP_FAIL_ADDR_RESP_ADDR_OFFSET)

#define RTL9310_LX1_BTG_WRITE_PERI_FAIL_ADDR_ADDR                                                              (0x18124)
  #define RTL9310_LX1_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_OFFSET                                                (0)
  #define RTL9310_LX1_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_MASK                                                  (0xFFFFFFFF << RTL9310_LX1_BTG_WRITE_PERI_FAIL_ADDR_PERI_ADDR_OFFSET)

#define RTL9310_LX1_BTG_WRITE_MAX_RESP_TIME_ADDR                                                               (0x1812C)
  #define RTL9310_LX1_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET                                             (0)
  #define RTL9310_LX1_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_MASK                                               (0xFFFFFFFF << RTL9310_LX1_BTG_WRITE_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET)

#define RTL9310_LX1_BTC_WRITE_IN_VEC_ADDR(index)                                                               (0x18130 + (((index) << 2))) /* index: 0-15 */
  #define RTL9310_LX1_BTC_WRITE_IN_VEC_IN_VEC_OFFSET                                                           (0)
  #define RTL9310_LX1_BTC_WRITE_IN_VEC_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9310_LX1_BTC_WRITE_IN_VEC_IN_VEC_OFFSET)

#define RTL9310_LX1_BTG_READ_CTRL_ADDR                                                                         (0x18200)
  #define RTL9310_LX1_BTG_READ_CTRL_ENABLE_OFFSET                                                              (31)
  #define RTL9310_LX1_BTG_READ_CTRL_ENABLE_MASK                                                                (0x1 << RTL9310_LX1_BTG_READ_CTRL_ENABLE_OFFSET)
  #define RTL9310_LX1_BTG_READ_CTRL_NO_USE30_OFFSET                                                            (26)
  #define RTL9310_LX1_BTG_READ_CTRL_NO_USE30_MASK                                                              (0x1F << RTL9310_LX1_BTG_READ_CTRL_NO_USE30_OFFSET)
  #define RTL9310_LX1_BTG_READ_CTRL_CHK_MODE_OFFSET                                                            (24)
  #define RTL9310_LX1_BTG_READ_CTRL_CHK_MODE_MASK                                                              (0x3 << RTL9310_LX1_BTG_READ_CTRL_CHK_MODE_OFFSET)
  #define RTL9310_LX1_BTG_READ_CTRL_NO_USE23_OFFSET                                                            (23)
  #define RTL9310_LX1_BTG_READ_CTRL_NO_USE23_MASK                                                              (0x1 << RTL9310_LX1_BTG_READ_CTRL_NO_USE23_OFFSET)
  #define RTL9310_LX1_BTG_READ_CTRL_REC_ERR_OFFSET                                                             (22)
  #define RTL9310_LX1_BTG_READ_CTRL_REC_ERR_MASK                                                               (0x1 << RTL9310_LX1_BTG_READ_CTRL_REC_ERR_OFFSET)
  #define RTL9310_LX1_BTG_READ_CTRL_PREC_OFFSET                                                                (21)
  #define RTL9310_LX1_BTG_READ_CTRL_PREC_MASK                                                                  (0x1 << RTL9310_LX1_BTG_READ_CTRL_PREC_OFFSET)
  #define RTL9310_LX1_BTG_READ_CTRL_INFINITE_OFFSET                                                            (20)
  #define RTL9310_LX1_BTG_READ_CTRL_INFINITE_MASK                                                              (0x1 << RTL9310_LX1_BTG_READ_CTRL_INFINITE_OFFSET)
  #define RTL9310_LX1_BTG_READ_CTRL_NO_USE19_OFFSET                                                            (18)
  #define RTL9310_LX1_BTG_READ_CTRL_NO_USE19_MASK                                                              (0x3 << RTL9310_LX1_BTG_READ_CTRL_NO_USE19_OFFSET)
  #define RTL9310_LX1_BTG_READ_CTRL_BURST_LEN_OFFSET                                                           (16)
  #define RTL9310_LX1_BTG_READ_CTRL_BURST_LEN_MASK                                                             (0x3 << RTL9310_LX1_BTG_READ_CTRL_BURST_LEN_OFFSET)
  #define RTL9310_LX1_BTG_READ_CTRL_NO_USE15_OFFSET                                                            (13)
  #define RTL9310_LX1_BTG_READ_CTRL_NO_USE15_MASK                                                              (0x7 << RTL9310_LX1_BTG_READ_CTRL_NO_USE15_OFFSET)
  #define RTL9310_LX1_BTG_READ_CTRL_PKT_LEN_OFFSET                                                             (5)
  #define RTL9310_LX1_BTG_READ_CTRL_PKT_LEN_MASK                                                               (0xFF << RTL9310_LX1_BTG_READ_CTRL_PKT_LEN_OFFSET)
  #define RTL9310_LX1_BTG_READ_CTRL_NO_USE04_OFFSET                                                            (0)
  #define RTL9310_LX1_BTG_READ_CTRL_NO_USE04_MASK                                                              (0x1F << RTL9310_LX1_BTG_READ_CTRL_NO_USE04_OFFSET)

#define RTL9310_LX1_BTG_READ_ITER_ADDR                                                                         (0x18204)
  #define RTL9310_LX1_BTG_READ_ITER_ITER_OFFSET                                                                (0)
  #define RTL9310_LX1_BTG_READ_ITER_ITER_MASK                                                                  (0xFFFFFFFF << RTL9310_LX1_BTG_READ_ITER_ITER_OFFSET)

#define RTL9310_LX1_BTG_READ_RESP_TIME_ADDR                                                                    (0x18208)
  #define RTL9310_LX1_BTG_READ_RESP_TIME_RESP_TIME_OFFSET                                                      (0)
  #define RTL9310_LX1_BTG_READ_RESP_TIME_RESP_TIME_MASK                                                        (0xFFFFFFFF << RTL9310_LX1_BTG_READ_RESP_TIME_RESP_TIME_OFFSET)

#define RTL9310_LX1_BTG_READ_PERI_ADDR                                                                         (0x1820C)
  #define RTL9310_LX1_BTG_READ_PERI_PERIOD_OFFSET                                                              (0)
  #define RTL9310_LX1_BTG_READ_PERI_PERIOD_MASK                                                                (0xFFFFFFFF << RTL9310_LX1_BTG_READ_PERI_PERIOD_OFFSET)

#define RTL9310_LX1_BTG_READ_ADDR_ADDR                                                                         (0x18210)
  #define RTL9310_LX1_BTG_READ_ADDR_BASE_ADDR_OFFSET                                                           (0)
  #define RTL9310_LX1_BTG_READ_ADDR_BASE_ADDR_MASK                                                             (0xFFFFFFFF << RTL9310_LX1_BTG_READ_ADDR_BASE_ADDR_OFFSET)

#define RTL9310_LX1_BTG_READ_ADDR_MASK_ADDR                                                                    (0x18214)
  #define RTL9310_LX1_BTG_READ_ADDR_MASK_ADDR_MSK_OFFSET                                                       (0)
  #define RTL9310_LX1_BTG_READ_ADDR_MASK_ADDR_MSK_MASK                                                         (0xFFFFFFFF << RTL9310_LX1_BTG_READ_ADDR_MASK_ADDR_MSK_OFFSET)

#define RTL9310_LX1_BTG_READ_GAP_ADDR                                                                          (0x18218)
  #define RTL9310_LX1_BTG_READ_GAP_DEC_GAP_OFFSET                                                              (31)
  #define RTL9310_LX1_BTG_READ_GAP_DEC_GAP_MASK                                                                (0x1 << RTL9310_LX1_BTG_READ_GAP_DEC_GAP_OFFSET)
  #define RTL9310_LX1_BTG_READ_GAP_NO_USE30_OFFSET                                                             (16)
  #define RTL9310_LX1_BTG_READ_GAP_NO_USE30_MASK                                                               (0x7FFF << RTL9310_LX1_BTG_READ_GAP_NO_USE30_OFFSET)
  #define RTL9310_LX1_BTG_READ_GAP_ADDR_GAP_OFFSET                                                             (0)
  #define RTL9310_LX1_BTG_READ_GAP_ADDR_GAP_MASK                                                               (0xFFFF << RTL9310_LX1_BTG_READ_GAP_ADDR_GAP_OFFSET)

#define RTL9310_LX1_BTG_READ_CURR_ADDR_ADDR                                                                    (0x1821C)
  #define RTL9310_LX1_BTG_READ_CURR_ADDR_CUR_ADDR_OFFSET                                                       (0)
  #define RTL9310_LX1_BTG_READ_CURR_ADDR_CUR_ADDR_MASK                                                         (0xFFFFFFFF << RTL9310_LX1_BTG_READ_CURR_ADDR_CUR_ADDR_OFFSET)

#define RTL9310_LX1_BTG_READ_RESP_FAIL_ADDR_ADDR                                                               (0x18220)
  #define RTL9310_LX1_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_OFFSET                                                 (0)
  #define RTL9310_LX1_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_MASK                                                   (0xFFFFFFFF << RTL9310_LX1_BTG_READ_RESP_FAIL_ADDR_RESP_ADDR_OFFSET)

#define RTL9310_LX1_BTG_READ_PERI_FAIL_ADDR_ADDR                                                               (0x18224)
  #define RTL9310_LX1_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_OFFSET                                                 (0)
  #define RTL9310_LX1_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_MASK                                                   (0xFFFFFFFF << RTL9310_LX1_BTG_READ_PERI_FAIL_ADDR_PERI_ADDR_OFFSET)

#define RTL9310_LX1_BTG_READ_VERI_FAIL_ADDR_ADDR                                                               (0x18228)
  #define RTL9310_LX1_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_OFFSET                                                  (0)
  #define RTL9310_LX1_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_MASK                                                    (0xFFFFFFFF << RTL9310_LX1_BTG_READ_VERI_FAIL_ADDR_CHK_ADDR_OFFSET)

#define RTL9310_LX1_BTG_READ_MAX_RESP_TIME_ADDR                                                                (0x1822C)
  #define RTL9310_LX1_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET                                              (0)
  #define RTL9310_LX1_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_MASK                                                (0xFFFFFFFF << RTL9310_LX1_BTG_READ_MAX_RESP_TIME_MAX_RESP_TIME_OFFSET)

#define RTL9310_LX1_BTG_READ_IN_VEC0_ADDR                                                                      (0x18230)
  #define RTL9310_LX1_BTG_READ_IN_VEC0_IN_VEC_OFFSET                                                           (0)
  #define RTL9310_LX1_BTG_READ_IN_VEC0_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9310_LX1_BTG_READ_IN_VEC0_IN_VEC_OFFSET)

#define RTL9310_LX1_BTG_READ_IN_VEC1_ADDR                                                                      (0x18234)
  #define RTL9310_LX1_BTG_READ_IN_VEC1_IN_VEC_OFFSET                                                           (0)
  #define RTL9310_LX1_BTG_READ_IN_VEC1_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9310_LX1_BTG_READ_IN_VEC1_IN_VEC_OFFSET)

#define RTL9310_LX1_BTG_READ_IN_VEC2_ADDR                                                                      (0x18238)
  #define RTL9310_LX1_BTG_READ_IN_VEC2_IN_VEC_OFFSET                                                           (0)
  #define RTL9310_LX1_BTG_READ_IN_VEC2_IN_VEC_MASK                                                             (0xFFFFFFFF << RTL9310_LX1_BTG_READ_IN_VEC2_IN_VEC_OFFSET)

#define RTL9310_LX1_BTG_READ_IN_VEC_IDX_ADDR(index)                                                            (0x1823C + (((index) << 2))) /* index: 0-12 */
  #define RTL9310_LX1_BTG_READ_IN_VEC_IDX_IN_VEC_OFFSET                                                        (0)
  #define RTL9310_LX1_BTG_READ_IN_VEC_IDX_IN_VEC_MASK                                                          (0xFFFFFFFF << RTL9310_LX1_BTG_READ_IN_VEC_IDX_IN_VEC_OFFSET)

/*
 * Feature: IPSEC_CRYPTO
 */
#define RTL9310_IPSEC_SRC_DESC_ADDR_ADDR                                                                       (0xC000)
  #define RTL9310_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_OFFSET                                                         (0)
  #define RTL9310_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_MASK                                                           (0xFFFFFFFF << RTL9310_IPSEC_SRC_DESC_ADDR_SDSA_SDCA_OFFSET)

#define RTL9310_IPSEC_DST_DESC_ADDR_ADDR                                                                       (0xC004)
  #define RTL9310_IPSEC_DST_DESC_ADDR_DDSA_DDCA_OFFSET                                                         (0)
  #define RTL9310_IPSEC_DST_DESC_ADDR_DDSA_DDCA_MASK                                                           (0xFFFFFFFF << RTL9310_IPSEC_DST_DESC_ADDR_DDSA_DDCA_OFFSET)

#define RTL9310_IPSEC_CMD_STS_ADDR                                                                             (0xC008)
  #define RTL9310_IPSEC_CMD_STS_SDUE_OFFSET                                                                    (15)
  #define RTL9310_IPSEC_CMD_STS_SDUE_MASK                                                                      (0x1 << RTL9310_IPSEC_CMD_STS_SDUE_OFFSET)
  #define RTL9310_IPSEC_CMD_STS_SDLE_OFFSET                                                                    (14)
  #define RTL9310_IPSEC_CMD_STS_SDLE_MASK                                                                      (0x1 << RTL9310_IPSEC_CMD_STS_SDLE_OFFSET)
  #define RTL9310_IPSEC_CMD_STS_DDUE_OFFSET                                                                    (13)
  #define RTL9310_IPSEC_CMD_STS_DDUE_MASK                                                                      (0x1 << RTL9310_IPSEC_CMD_STS_DDUE_OFFSET)
  #define RTL9310_IPSEC_CMD_STS_DDOK_OFFSET                                                                    (12)
  #define RTL9310_IPSEC_CMD_STS_DDOK_MASK                                                                      (0x1 << RTL9310_IPSEC_CMD_STS_DDOK_OFFSET)
  #define RTL9310_IPSEC_CMD_STS_DABF_OFFSET                                                                    (11)
  #define RTL9310_IPSEC_CMD_STS_DABF_MASK                                                                      (0x1 << RTL9310_IPSEC_CMD_STS_DABF_OFFSET)
  #define RTL9310_IPSEC_CMD_STS_DBGS_OFFSET                                                                    (8)
  #define RTL9310_IPSEC_CMD_STS_DBGS_MASK                                                                      (0x1 << RTL9310_IPSEC_CMD_STS_DBGS_OFFSET)
  #define RTL9310_IPSEC_CMD_STS_POLL_OFFSET                                                                    (1)
  #define RTL9310_IPSEC_CMD_STS_POLL_MASK                                                                      (0x1 << RTL9310_IPSEC_CMD_STS_POLL_OFFSET)
  #define RTL9310_IPSEC_CMD_STS_SRST_OFFSET                                                                    (0)
  #define RTL9310_IPSEC_CMD_STS_SRST_MASK                                                                      (0x1 << RTL9310_IPSEC_CMD_STS_SRST_OFFSET)

#define RTL9310_IPSEC_CTRL_ADDR                                                                                (0xC00C)
  #define RTL9310_IPSEC_CTRL_SDUEM_OFFSET                                                                      (15)
  #define RTL9310_IPSEC_CTRL_SDUEM_MASK                                                                        (0x1 << RTL9310_IPSEC_CTRL_SDUEM_OFFSET)
  #define RTL9310_IPSEC_CTRL_SDLEM_OFFSET                                                                      (14)
  #define RTL9310_IPSEC_CTRL_SDLEM_MASK                                                                        (0x1 << RTL9310_IPSEC_CTRL_SDLEM_OFFSET)
  #define RTL9310_IPSEC_CTRL_DDUEM_OFFSET                                                                      (13)
  #define RTL9310_IPSEC_CTRL_DDUEM_MASK                                                                        (0x1 << RTL9310_IPSEC_CTRL_DDUEM_OFFSET)
  #define RTL9310_IPSEC_CTRL_DDOKM_OFFSET                                                                      (12)
  #define RTL9310_IPSEC_CTRL_DDOKM_MASK                                                                        (0x1 << RTL9310_IPSEC_CTRL_DDOKM_OFFSET)
  #define RTL9310_IPSEC_CTRL_DABFM_OFFSET                                                                      (11)
  #define RTL9310_IPSEC_CTRL_DABFM_MASK                                                                        (0x1 << RTL9310_IPSEC_CTRL_DABFM_OFFSET)
  #define RTL9310_IPSEC_CTRL_LBKM_OFFSET                                                                       (8)
  #define RTL9310_IPSEC_CTRL_LBKM_MASK                                                                         (0x1 << RTL9310_IPSEC_CTRL_LBKM_OFFSET)
  #define RTL9310_IPSEC_CTRL_SAWB_OFFSET                                                                       (7)
  #define RTL9310_IPSEC_CTRL_SAWB_MASK                                                                         (0x1 << RTL9310_IPSEC_CTRL_SAWB_OFFSET)
  #define RTL9310_IPSEC_CTRL_CKE_OFFSET                                                                        (6)
  #define RTL9310_IPSEC_CTRL_CKE_MASK                                                                          (0x1 << RTL9310_IPSEC_CTRL_CKE_OFFSET)
  #define RTL9310_IPSEC_CTRL_DMBS_OFFSET                                                                       (3)
  #define RTL9310_IPSEC_CTRL_DMBS_MASK                                                                         (0x7 << RTL9310_IPSEC_CTRL_DMBS_OFFSET)
  #define RTL9310_IPSEC_CTRL_SMBS_OFFSET                                                                       (0)
  #define RTL9310_IPSEC_CTRL_SMBS_MASK                                                                         (0x7 << RTL9310_IPSEC_CTRL_SMBS_OFFSET)

/*
 * Feature: SPI_NAND_CTRL
 */
#define RTL9310_SNFCFR_ADDR                                                                                    (0x1A400)
  #define RTL9310_SNFCFR_NAFC_NF_OFFSET                                                                        (28)
  #define RTL9310_SNFCFR_NAFC_NF_MASK                                                                          (0x1 << RTL9310_SNFCFR_NAFC_NF_OFFSET)
  #define RTL9310_SNFCFR_DEBUG_SELECT_OFFSET                                                                   (24)
  #define RTL9310_SNFCFR_DEBUG_SELECT_MASK                                                                     (0x7 << RTL9310_SNFCFR_DEBUG_SELECT_OFFSET)
  #define RTL9310_SNFCFR_RBO_OFFSET                                                                            (22)
  #define RTL9310_SNFCFR_RBO_MASK                                                                              (0x1 << RTL9310_SNFCFR_RBO_OFFSET)
  #define RTL9310_SNFCFR_WBO_OFFSET                                                                            (21)
  #define RTL9310_SNFCFR_WBO_MASK                                                                              (0x1 << RTL9310_SNFCFR_WBO_OFFSET)
  #define RTL9310_SNFCFR_DMA_IE_OFFSET                                                                         (20)
  #define RTL9310_SNFCFR_DMA_IE_MASK                                                                           (0x1 << RTL9310_SNFCFR_DMA_IE_OFFSET)
  #define RTL9310_SNFCFR_SLV_ENDIAN_OFFSET                                                                     (14)
  #define RTL9310_SNFCFR_SLV_ENDIAN_MASK                                                                       (0x1 << RTL9310_SNFCFR_SLV_ENDIAN_OFFSET)
  #define RTL9310_SNFCFR_DMA_ENDIAN_OFFSET                                                                     (13)
  #define RTL9310_SNFCFR_DMA_ENDIAN_MASK                                                                       (0x1 << RTL9310_SNFCFR_DMA_ENDIAN_OFFSET)
  #define RTL9310_SNFCFR_PRECISE_OFFSET                                                                        (12)
  #define RTL9310_SNFCFR_PRECISE_MASK                                                                          (0x1 << RTL9310_SNFCFR_PRECISE_OFFSET)
  #define RTL9310_SNFCFR_PIPE_LAT_OFFSET                                                                       (8)
  #define RTL9310_SNFCFR_PIPE_LAT_MASK                                                                         (0x3 << RTL9310_SNFCFR_PIPE_LAT_OFFSET)
  #define RTL9310_SNFCFR_SPI_CLK_DIV_OFFSET                                                                    (4)
  #define RTL9310_SNFCFR_SPI_CLK_DIV_MASK                                                                      (0x7 << RTL9310_SNFCFR_SPI_CLK_DIV_OFFSET)
  #define RTL9310_SNFCFR_LBC_BSZ_OFFSET                                                                        (0)
  #define RTL9310_SNFCFR_LBC_BSZ_MASK                                                                          (0x3 << RTL9310_SNFCFR_LBC_BSZ_OFFSET)

#define RTL9310_SNFCCR_ADDR                                                                                    (0x1A404)
  #define RTL9310_SNFCCR_CECS1_OFFSET                                                                          (4)
  #define RTL9310_SNFCCR_CECS1_MASK                                                                            (0x1 << RTL9310_SNFCCR_CECS1_OFFSET)
  #define RTL9310_SNFCCR_CECS0_OFFSET                                                                          (0)
  #define RTL9310_SNFCCR_CECS0_MASK                                                                            (0x1 << RTL9310_SNFCCR_CECS0_OFFSET)

#define RTL9310_SNFWCMR_ADDR                                                                                   (0x1A408)
  #define RTL9310_SNFWCMR_W_IO_WIDTH_OFFSET                                                                    (28)
  #define RTL9310_SNFWCMR_W_IO_WIDTH_MASK                                                                      (0x3 << RTL9310_SNFWCMR_W_IO_WIDTH_OFFSET)
  #define RTL9310_SNFWCMR_W_LEN_OFFSET                                                                         (0)
  #define RTL9310_SNFWCMR_W_LEN_MASK                                                                           (0x3 << RTL9310_SNFWCMR_W_LEN_OFFSET)

#define RTL9310_SNFRCMR_ADDR                                                                                   (0x1A40C)
  #define RTL9310_SNFRCMR_R_IO_WIDTH_OFFSET                                                                    (28)
  #define RTL9310_SNFRCMR_R_IO_WIDTH_MASK                                                                      (0x3 << RTL9310_SNFRCMR_R_IO_WIDTH_OFFSET)
  #define RTL9310_SNFRCMR_R_LEN_OFFSET                                                                         (0)
  #define RTL9310_SNFRCMR_R_LEN_MASK                                                                           (0x3 << RTL9310_SNFRCMR_R_LEN_OFFSET)

#define RTL9310_SNFRDR_ADDR                                                                                    (0x1A410)
  #define RTL9310_SNFRDR_RDATA3_OFFSET                                                                         (24)
  #define RTL9310_SNFRDR_RDATA3_MASK                                                                           (0xFF << RTL9310_SNFRDR_RDATA3_OFFSET)
  #define RTL9310_SNFRDR_RDATA2_OFFSET                                                                         (16)
  #define RTL9310_SNFRDR_RDATA2_MASK                                                                           (0xFF << RTL9310_SNFRDR_RDATA2_OFFSET)
  #define RTL9310_SNFRDR_RDATA1_OFFSET                                                                         (8)
  #define RTL9310_SNFRDR_RDATA1_MASK                                                                           (0xFF << RTL9310_SNFRDR_RDATA1_OFFSET)
  #define RTL9310_SNFRDR_RDATA0_OFFSET                                                                         (0)
  #define RTL9310_SNFRDR_RDATA0_MASK                                                                           (0xFF << RTL9310_SNFRDR_RDATA0_OFFSET)

#define RTL9310_SNFWDR_ADDR                                                                                    (0x1A414)
  #define RTL9310_SNFWDR_WDATA3_OFFSET                                                                         (24)
  #define RTL9310_SNFWDR_WDATA3_MASK                                                                           (0xFF << RTL9310_SNFWDR_WDATA3_OFFSET)
  #define RTL9310_SNFWDR_WDATA2_OFFSET                                                                         (16)
  #define RTL9310_SNFWDR_WDATA2_MASK                                                                           (0xFF << RTL9310_SNFWDR_WDATA2_OFFSET)
  #define RTL9310_SNFWDR_WDATA1_OFFSET                                                                         (8)
  #define RTL9310_SNFWDR_WDATA1_MASK                                                                           (0xFF << RTL9310_SNFWDR_WDATA1_OFFSET)
  #define RTL9310_SNFWDR_WDATA0_OFFSET                                                                         (0)
  #define RTL9310_SNFWDR_WDATA0_MASK                                                                           (0xFF << RTL9310_SNFWDR_WDATA0_OFFSET)

#define RTL9310_SNFDTR_ADDR                                                                                    (0x1A418)
  #define RTL9310_SNFDTR_DMARWE_OFFSET                                                                         (0)
  #define RTL9310_SNFDTR_DMARWE_MASK                                                                           (0x1 << RTL9310_SNFDTR_DMARWE_OFFSET)

#define RTL9310_SNFDRSAR_ADDR                                                                                  (0x1A41C)
  #define RTL9310_SNFDRSAR_ADDR_OFFSET                                                                         (0)
  #define RTL9310_SNFDRSAR_ADDR_MASK                                                                           (0xFFFFFFFF << RTL9310_SNFDRSAR_ADDR_OFFSET)

#define RTL9310_SNFDIR_ADDR                                                                                    (0x1A420)
  #define RTL9310_SNFDIR_DMA_IP_OFFSET                                                                         (0)
  #define RTL9310_SNFDIR_DMA_IP_MASK                                                                           (0x1 << RTL9310_SNFDIR_DMA_IP_OFFSET)

#define RTL9310_SNFDLR_ADDR                                                                                    (0x1A424)
  #define RTL9310_SNFDLR_DMA_IO_WIDTH_OFFSET                                                                   (28)
  #define RTL9310_SNFDLR_DMA_IO_WIDTH_MASK                                                                     (0x3 << RTL9310_SNFDLR_DMA_IO_WIDTH_OFFSET)
  #define RTL9310_SNFDLR_LEN_OFFSET                                                                            (0)
  #define RTL9310_SNFDLR_LEN_MASK                                                                              (0xFFFF << RTL9310_SNFDLR_LEN_OFFSET)

#define RTL9310_SNFDCDSR_ADDR                                                                                  (0x1A428)
  #define RTL9310_SNFDCDSR_CLENC_OFFSET                                                                        (0)
  #define RTL9310_SNFDCDSR_CLENC_MASK                                                                          (0xFFFFF << RTL9310_SNFDCDSR_CLENC_OFFSET)

#define RTL9310_SNFSR_ADDR                                                                                     (0x1A440)
  #define RTL9310_SNFSR_CS1_OFFSET                                                                             (4)
  #define RTL9310_SNFSR_CS1_MASK                                                                               (0x1 << RTL9310_SNFSR_CS1_OFFSET)
  #define RTL9310_SNFSR_NFCOS_OFFSET                                                                           (3)
  #define RTL9310_SNFSR_NFCOS_MASK                                                                             (0x1 << RTL9310_SNFSR_NFCOS_OFFSET)
  #define RTL9310_SNFSR_NFDRS_OFFSET                                                                           (2)
  #define RTL9310_SNFSR_NFDRS_MASK                                                                             (0x1 << RTL9310_SNFSR_NFDRS_OFFSET)
  #define RTL9310_SNFSR_NFDWS_OFFSET                                                                           (1)
  #define RTL9310_SNFSR_NFDWS_MASK                                                                             (0x1 << RTL9310_SNFSR_NFDWS_OFFSET)
  #define RTL9310_SNFSR_CS0_OFFSET                                                                             (0)
  #define RTL9310_SNFSR_CS0_MASK                                                                               (0x1 << RTL9310_SNFSR_CS0_OFFSET)

/*
 * Feature: ECC_CTRL
 */
#define RTL9310_ECCFR_ADDR                                                                                     (0x1A600)
  #define RTL9310_ECCFR_ECC_CFG_OFFSET                                                                         (28)
  #define RTL9310_ECCFR_ECC_CFG_MASK                                                                           (0x3 << RTL9310_ECCFR_ECC_CFG_OFFSET)
  #define RTL9310_ECCFR_DEBUG_SELECT_OFFSET                                                                    (24)
  #define RTL9310_ECCFR_DEBUG_SELECT_MASK                                                                      (0x7 << RTL9310_ECCFR_DEBUG_SELECT_OFFSET)
  #define RTL9310_ECCFR_RBO_OFFSET                                                                             (22)
  #define RTL9310_ECCFR_RBO_MASK                                                                               (0x1 << RTL9310_ECCFR_RBO_OFFSET)
  #define RTL9310_ECCFR_WBO_OFFSET                                                                             (21)
  #define RTL9310_ECCFR_WBO_MASK                                                                               (0x1 << RTL9310_ECCFR_WBO_OFFSET)
  #define RTL9310_ECCFR_IE_OFFSET                                                                              (20)
  #define RTL9310_ECCFR_IE_MASK                                                                                (0x1 << RTL9310_ECCFR_IE_OFFSET)
  #define RTL9310_ECCFR_SLV_ENDIAN_OFFSET                                                                      (14)
  #define RTL9310_ECCFR_SLV_ENDIAN_MASK                                                                        (0x1 << RTL9310_ECCFR_SLV_ENDIAN_OFFSET)
  #define RTL9310_ECCFR_DMA_ENDIAN_OFFSET                                                                      (13)
  #define RTL9310_ECCFR_DMA_ENDIAN_MASK                                                                        (0x1 << RTL9310_ECCFR_DMA_ENDIAN_OFFSET)
  #define RTL9310_ECCFR_PRECISE_OFFSET                                                                         (12)
  #define RTL9310_ECCFR_PRECISE_MASK                                                                           (0x1 << RTL9310_ECCFR_PRECISE_OFFSET)
  #define RTL9310_ECCFR_LBC_BSZ_OFFSET                                                                         (0)
  #define RTL9310_ECCFR_LBC_BSZ_MASK                                                                           (0x3 << RTL9310_ECCFR_LBC_BSZ_OFFSET)

#define RTL9310_ECDTR_ADDR                                                                                     (0x1A608)
  #define RTL9310_ECDTR_DMARE_OFFSET                                                                           (0)
  #define RTL9310_ECDTR_DMARE_MASK                                                                             (0x1 << RTL9310_ECDTR_DMARE_OFFSET)

#define RTL9310_ECDSAR_ADDR                                                                                    (0x1A60C)
  #define RTL9310_ECDSAR_ADDR_OFFSET                                                                           (0)
  #define RTL9310_ECDSAR_ADDR_MASK                                                                             (0xFFFFFFFF << RTL9310_ECDSAR_ADDR_OFFSET)

#define RTL9310_ECDTAR_ADDR                                                                                    (0x1A610)
  #define RTL9310_ECDTAR_ADDR_OFFSET                                                                           (0)
  #define RTL9310_ECDTAR_ADDR_MASK                                                                             (0xFFFFFFFF << RTL9310_ECDTAR_ADDR_OFFSET)

#define RTL9310_ECSR_ADDR                                                                                      (0x1A614)
  #define RTL9310_ECSR_ECCN_OFFSET                                                                             (12)
  #define RTL9310_ECSR_ECCN_MASK                                                                               (0xFF << RTL9310_ECSR_ECCN_OFFSET)
  #define RTL9310_ECSR_ECER_OFFSET                                                                             (8)
  #define RTL9310_ECSR_ECER_MASK                                                                               (0x1 << RTL9310_ECSR_ECER_OFFSET)
  #define RTL9310_ECSR_ALL_ONE_OFFSET                                                                          (4)
  #define RTL9310_ECSR_ALL_ONE_MASK                                                                            (0x1 << RTL9310_ECSR_ALL_ONE_OFFSET)
  #define RTL9310_ECSR_EOS_OFFSET                                                                              (0)
  #define RTL9310_ECSR_EOS_MASK                                                                                (0x1 << RTL9310_ECSR_EOS_OFFSET)

#define RTL9310_ECIR_ADDR                                                                                      (0x1A618)
  #define RTL9310_ECIR_DMA_IP_OFFSET                                                                           (0)
  #define RTL9310_ECIR_DMA_IP_MASK                                                                             (0xFFFFF << RTL9310_ECIR_DMA_IP_OFFSET)

#define RTL9310_ECDCDSR_ADDR                                                                                   (0x1A61C)
  #define RTL9310_ECDCDSR_CLENC_OFFSET                                                                         (0)
  #define RTL9310_ECDCDSR_CLENC_MASK                                                                           (0xFFFFF << RTL9310_ECDCDSR_CLENC_OFFSET)

#define RTL9310_ECNAPR1_1_ADDR                                                                                 (0x1A640)
  #define RTL9310_ECNAPR1_1_NAPR1_1_OFFSET                                                                     (0)
  #define RTL9310_ECNAPR1_1_NAPR1_1_MASK                                                                       (0xFFFFFFFF << RTL9310_ECNAPR1_1_NAPR1_1_OFFSET)

#define RTL9310_ECNAPR1_2_ADDR                                                                                 (0x1A644)
  #define RTL9310_ECNAPR1_2_NAPR1_2_OFFSET                                                                     (0)
  #define RTL9310_ECNAPR1_2_NAPR1_2_MASK                                                                       (0xFFFFFFFF << RTL9310_ECNAPR1_2_NAPR1_2_OFFSET)

#define RTL9310_ECNAPR1_3_ADDR                                                                                 (0x1A648)
  #define RTL9310_ECNAPR1_3_NAPR1_3_OFFSET                                                                     (0)
  #define RTL9310_ECNAPR1_3_NAPR1_3_MASK                                                                       (0xFFFFFFFF << RTL9310_ECNAPR1_3_NAPR1_3_OFFSET)

#define RTL9310_ECNAPR2_1_ADDR                                                                                 (0x1A64C)
  #define RTL9310_ECNAPR2_1_NAPR2_1_OFFSET                                                                     (0)
  #define RTL9310_ECNAPR2_1_NAPR2_1_MASK                                                                       (0xFFFFFFFF << RTL9310_ECNAPR2_1_NAPR2_1_OFFSET)

#define RTL9310_ECNAPR2_2_ADDR                                                                                 (0x1A650)
  #define RTL9310_ECNAPR2_2_NAPR2_2_OFFSET                                                                     (0)
  #define RTL9310_ECNAPR2_2_NAPR2_2_MASK                                                                       (0xFFFFFFFF << RTL9310_ECNAPR2_2_NAPR2_2_OFFSET)

/*
 * Feature: DRAM_PRTCL
 */
#define RTL9310_CCR_ADDR                                                                                       (0x143000)
  #define RTL9310_CCR_CR_UPDATE_OFFSET                                                                         (31)
  #define RTL9310_CCR_CR_UPDATE_MASK                                                                           (0x1 << RTL9310_CCR_CR_UPDATE_OFFSET)
  #define RTL9310_CCR_NO_USE_30_OFFSET                                                                         (9)
  #define RTL9310_CCR_NO_USE_30_MASK                                                                           (0x3FFFFF << RTL9310_CCR_NO_USE_30_OFFSET)
  #define RTL9310_CCR_FLUSH_FIFO_OFFSET                                                                        (8)
  #define RTL9310_CCR_FLUSH_FIFO_MASK                                                                          (0x1 << RTL9310_CCR_FLUSH_FIFO_OFFSET)
  #define RTL9310_CCR_DPIT_OFFSET                                                                              (3)
  #define RTL9310_CCR_DPIT_MASK                                                                                (0x1 << RTL9310_CCR_DPIT_OFFSET)
  #define RTL9310_CCR_BTT_OFFSET                                                                               (2)
  #define RTL9310_CCR_BTT_MASK                                                                                 (0x1 << RTL9310_CCR_BTT_OFFSET)
  #define RTL9310_CCR_INIT_OFFSET                                                                              (0)
  #define RTL9310_CCR_INIT_MASK                                                                                (0x1 << RTL9310_CCR_INIT_OFFSET)

#define RTL9310_DCR_ADDR                                                                                       (0x143004)
  #define RTL9310_DCR_ZQC_OFFSET                                                                               (30)
  #define RTL9310_DCR_ZQC_MASK                                                                                 (0x1 << RTL9310_DCR_ZQC_OFFSET)
  #define RTL9310_DCR_NO_USE_29_OFFSET                                                                         (22)
  #define RTL9310_DCR_NO_USE_29_MASK                                                                           (0xFF << RTL9310_DCR_NO_USE_29_OFFSET)
  #define RTL9310_DCR_BG2_OFFSET                                                                               (21)
  #define RTL9310_DCR_BG2_MASK                                                                                 (0x1 << RTL9310_DCR_BG2_OFFSET)
  #define RTL9310_DCR_NO_USE_20_OFFSET                                                                         (20)
  #define RTL9310_DCR_NO_USE_20_MASK                                                                           (0x1 << RTL9310_DCR_NO_USE_20_OFFSET)
  #define RTL9310_DCR_GEAR_DOWN_OFFSET                                                                         (19)
  #define RTL9310_DCR_GEAR_DOWN_MASK                                                                           (0x1 << RTL9310_DCR_GEAR_DOWN_OFFSET)
  #define RTL9310_DCR_PAR_OFFSET                                                                               (18)
  #define RTL9310_DCR_PAR_MASK                                                                                 (0x1 << RTL9310_DCR_PAR_OFFSET)
  #define RTL9310_DCR_DBI_OFFSET                                                                               (17)
  #define RTL9310_DCR_DBI_MASK                                                                                 (0x1 << RTL9310_DCR_DBI_OFFSET)
  #define RTL9310_DCR_NO_USE_16_OFFSET                                                                         (13)
  #define RTL9310_DCR_NO_USE_16_MASK                                                                           (0xF << RTL9310_DCR_NO_USE_16_OFFSET)
  #define RTL9310_DCR_RANK2_OFFSET                                                                             (12)
  #define RTL9310_DCR_RANK2_MASK                                                                               (0x1 << RTL9310_DCR_RANK2_OFFSET)
  #define RTL9310_DCR_NO_USE_11_OFFSET                                                                         (11)
  #define RTL9310_DCR_NO_USE_11_MASK                                                                           (0x1 << RTL9310_DCR_NO_USE_11_OFFSET)
  #define RTL9310_DCR_DFI_RATE_OFFSET                                                                          (8)
  #define RTL9310_DCR_DFI_RATE_MASK                                                                            (0x7 << RTL9310_DCR_DFI_RATE_OFFSET)
  #define RTL9310_DCR_NO_USE_7_OFFSET                                                                          (7)
  #define RTL9310_DCR_NO_USE_7_MASK                                                                            (0x1 << RTL9310_DCR_NO_USE_7_OFFSET)
  #define RTL9310_DCR_HYBR_DQ_OFFSET                                                                           (6)
  #define RTL9310_DCR_HYBR_DQ_MASK                                                                             (0x1 << RTL9310_DCR_HYBR_DQ_OFFSET)
  #define RTL9310_DCR_HALF_DQ_OFFSET                                                                           (5)
  #define RTL9310_DCR_HALF_DQ_MASK                                                                             (0x1 << RTL9310_DCR_HALF_DQ_OFFSET)
  #define RTL9310_DCR_DQ_32_OFFSET                                                                             (4)
  #define RTL9310_DCR_DQ_32_MASK                                                                               (0x1 << RTL9310_DCR_DQ_32_OFFSET)
  #define RTL9310_DCR_SDR_OFFSET                                                                               (3)
  #define RTL9310_DCR_SDR_MASK                                                                                 (0x1 << RTL9310_DCR_SDR_OFFSET)
  #define RTL9310_DCR_DDR_OFFSET                                                                               (0)
  #define RTL9310_DCR_DDR_MASK                                                                                 (0x7 << RTL9310_DCR_DDR_OFFSET)

#define RTL9310_IOCR_ADDR                                                                                      (0x143008)
  #define RTL9310_IOCR_FPGA_DFI_OFFSET                                                                         (31)
  #define RTL9310_IOCR_FPGA_DFI_MASK                                                                           (0x1 << RTL9310_IOCR_FPGA_DFI_OFFSET)
  #define RTL9310_IOCR_FPGA_LP_OFFSET                                                                          (30)
  #define RTL9310_IOCR_FPGA_LP_MASK                                                                            (0x1 << RTL9310_IOCR_FPGA_LP_OFFSET)
  #define RTL9310_IOCR_TPHY_RDDATA_EN_OFFSET                                                                   (20)
  #define RTL9310_IOCR_TPHY_RDDATA_EN_MASK                                                                     (0x1F << RTL9310_IOCR_TPHY_RDDATA_EN_OFFSET)
  #define RTL9310_IOCR_TPHY_WLAT_OFFSET                                                                        (17)
  #define RTL9310_IOCR_TPHY_WLAT_MASK                                                                          (0x7 << RTL9310_IOCR_TPHY_WLAT_OFFSET)
  #define RTL9310_IOCR_TPHY_WRDATA_OFFSET                                                                      (12)
  #define RTL9310_IOCR_TPHY_WRDATA_MASK                                                                        (0x1F << RTL9310_IOCR_TPHY_WRDATA_OFFSET)
  #define RTL9310_IOCR_RD_PIPE_OFFSET                                                                          (8)
  #define RTL9310_IOCR_RD_PIPE_MASK                                                                            (0xF << RTL9310_IOCR_RD_PIPE_OFFSET)
  #define RTL9310_IOCR_NO_USE_7_OFFSET                                                                         (7)
  #define RTL9310_IOCR_NO_USE_7_MASK                                                                           (0x1 << RTL9310_IOCR_NO_USE_7_OFFSET)
  #define RTL9310_IOCR_HALF_CS_N_OFFSET                                                                        (6)
  #define RTL9310_IOCR_HALF_CS_N_MASK                                                                          (0x1 << RTL9310_IOCR_HALF_CS_N_OFFSET)
  #define RTL9310_IOCR_TRTW_2T_DIS_OFFSET                                                                      (5)
  #define RTL9310_IOCR_TRTW_2T_DIS_MASK                                                                        (0x1 << RTL9310_IOCR_TRTW_2T_DIS_OFFSET)
  #define RTL9310_IOCR_TWO_N_PRE_EN_OFFSET                                                                     (4)
  #define RTL9310_IOCR_TWO_N_PRE_EN_MASK                                                                       (0x1 << RTL9310_IOCR_TWO_N_PRE_EN_OFFSET)
  #define RTL9310_IOCR_STC_ODT_OFFSET                                                                          (3)
  #define RTL9310_IOCR_STC_ODT_MASK                                                                            (0x1 << RTL9310_IOCR_STC_ODT_OFFSET)
  #define RTL9310_IOCR_STC_CKE_OFFSET                                                                          (2)
  #define RTL9310_IOCR_STC_CKE_MASK                                                                            (0x1 << RTL9310_IOCR_STC_CKE_OFFSET)
  #define RTL9310_IOCR_NO_USE_1_OFFSET                                                                         (0)
  #define RTL9310_IOCR_NO_USE_1_MASK                                                                           (0x3 << RTL9310_IOCR_NO_USE_1_OFFSET)

#define RTL9310_CSR_ADDR                                                                                       (0x14300C)
  #define RTL9310_CSR_NO_USE_31_OFFSET                                                                         (11)
  #define RTL9310_CSR_NO_USE_31_MASK                                                                           (0x1FFFFF << RTL9310_CSR_NO_USE_31_OFFSET)
  #define RTL9310_CSR_BSTC_IDLE_OFFSET                                                                         (10)
  #define RTL9310_CSR_BSTC_IDLE_MASK                                                                           (0x1 << RTL9310_CSR_BSTC_IDLE_OFFSET)
  #define RTL9310_CSR_MUST_BE_ONE_OFFSET                                                                       (9)
  #define RTL9310_CSR_MUST_BE_ONE_MASK                                                                         (0x1 << RTL9310_CSR_MUST_BE_ONE_OFFSET)
  #define RTL9310_CSR_MEM_IDLE_OFFSET                                                                          (8)
  #define RTL9310_CSR_MEM_IDLE_MASK                                                                            (0x1 << RTL9310_CSR_MEM_IDLE_OFFSET)
  #define RTL9310_CSR_NO_USE_7_OFFSET                                                                          (0)
  #define RTL9310_CSR_NO_USE_7_MASK                                                                            (0xFF << RTL9310_CSR_NO_USE_7_OFFSET)

#define RTL9310_DRR_ADDR                                                                                       (0x143010)
  #define RTL9310_DRR_ZQCL_INV_OFFSET                                                                          (29)
  #define RTL9310_DRR_ZQCL_INV_MASK                                                                            (0x7 << RTL9310_DRR_ZQCL_INV_OFFSET)
  #define RTL9310_DRR_REF_DIS_OFFSET                                                                           (28)
  #define RTL9310_DRR_REF_DIS_MASK                                                                             (0x1 << RTL9310_DRR_REF_DIS_OFFSET)
  #define RTL9310_DRR_REF_NUM_OFFSET                                                                           (24)
  #define RTL9310_DRR_REF_NUM_MASK                                                                             (0xF << RTL9310_DRR_REF_NUM_OFFSET)
  #define RTL9310_DRR_tREF_OFFSET                                                                              (8)
  #define RTL9310_DRR_tREF_MASK                                                                                (0xFFFF << RTL9310_DRR_tREF_OFFSET)
  #define RTL9310_DRR_tRFC_OFFSET                                                                              (0)
  #define RTL9310_DRR_tRFC_MASK                                                                                (0xFF << RTL9310_DRR_tRFC_OFFSET)

#define RTL9310_TPR0_ADDR                                                                                      (0x143014)
  #define RTL9310_TPR0_tZQCS_OFFSET                                                                            (24)
  #define RTL9310_TPR0_tZQCS_MASK                                                                              (0xFF << RTL9310_TPR0_tZQCS_OFFSET)
  #define RTL9310_TPR0_tCKE_OFFSET                                                                             (17)
  #define RTL9310_TPR0_tCKE_MASK                                                                               (0xF << RTL9310_TPR0_tCKE_OFFSET)
  #define RTL9310_TPR0_tRTP_OFFSET                                                                             (13)
  #define RTL9310_TPR0_tRTP_MASK                                                                               (0xF << RTL9310_TPR0_tRTP_OFFSET)
  #define RTL9310_TPR0_tWR_OFFSET                                                                              (9)
  #define RTL9310_TPR0_tWR_MASK                                                                                (0xF << RTL9310_TPR0_tWR_OFFSET)
  #define RTL9310_TPR0_tRAS_OFFSET                                                                             (4)
  #define RTL9310_TPR0_tRAS_MASK                                                                               (0x1F << RTL9310_TPR0_tRAS_OFFSET)
  #define RTL9310_TPR0_tRP_OFFSET                                                                              (0)
  #define RTL9310_TPR0_tRP_MASK                                                                                (0xF << RTL9310_TPR0_tRP_OFFSET)

#define RTL9310_TPR1_ADDR                                                                                      (0x143018)
  #define RTL9310_TPR1_tFAW_OFFSET                                                                             (24)
  #define RTL9310_TPR1_tFAW_MASK                                                                               (0x1F << RTL9310_TPR1_tFAW_OFFSET)
  #define RTL9310_TPR1_tRTW_OFFSET                                                                             (20)
  #define RTL9310_TPR1_tRTW_MASK                                                                               (0xF << RTL9310_TPR1_tRTW_OFFSET)
  #define RTL9310_TPR1_tWTR_OFFSET                                                                             (17)
  #define RTL9310_TPR1_tWTR_MASK                                                                               (0x7 << RTL9310_TPR1_tWTR_OFFSET)
  #define RTL9310_TPR1_tCCD_OFFSET                                                                             (14)
  #define RTL9310_TPR1_tCCD_MASK                                                                               (0x7 << RTL9310_TPR1_tCCD_OFFSET)
  #define RTL9310_TPR1_tRCD_OFFSET                                                                             (10)
  #define RTL9310_TPR1_tRCD_MASK                                                                               (0xF << RTL9310_TPR1_tRCD_OFFSET)
  #define RTL9310_TPR1_tRC_OFFSET                                                                              (4)
  #define RTL9310_TPR1_tRC_MASK                                                                                (0x3F << RTL9310_TPR1_tRC_OFFSET)
  #define RTL9310_TPR1_tRRD_OFFSET                                                                             (0)
  #define RTL9310_TPR1_tRRD_MASK                                                                               (0xF << RTL9310_TPR1_tRRD_OFFSET)

#define RTL9310_TPR2_ADDR                                                                                      (0x14301C)
  #define RTL9310_TPR2_RST_tUS_OFFSET                                                                          (22)
  #define RTL9310_TPR2_RST_tUS_MASK                                                                            (0x3FF << RTL9310_TPR2_RST_tUS_OFFSET)
  #define RTL9310_TPR2_tUS_OFFSET                                                                              (12)
  #define RTL9310_TPR2_tUS_MASK                                                                                (0x3FF << RTL9310_TPR2_tUS_OFFSET)
  #define RTL9310_TPR2_tNS_OFFSET                                                                              (8)
  #define RTL9310_TPR2_tNS_MASK                                                                                (0xF << RTL9310_TPR2_tNS_OFFSET)
  #define RTL9310_TPR2_tMRD_OFFSET                                                                             (4)
  #define RTL9310_TPR2_tMRD_MASK                                                                               (0xF << RTL9310_TPR2_tMRD_OFFSET)
  #define RTL9310_TPR2_INIT_REF_NUM_OFFSET                                                                     (0)
  #define RTL9310_TPR2_INIT_REF_NUM_MASK                                                                       (0xF << RTL9310_TPR2_INIT_REF_NUM_OFFSET)

#define RTL9310_TPR3_ADDR                                                                                      (0x143020)
  #define RTL9310_TPR3_tCCD_R_OFFSET                                                                           (29)
  #define RTL9310_TPR3_tCCD_R_MASK                                                                             (0x7 << RTL9310_TPR3_tCCD_R_OFFSET)
  #define RTL9310_TPR3_NO_USE_28_OFFSET                                                                        (20)
  #define RTL9310_TPR3_NO_USE_28_MASK                                                                          (0x1FF << RTL9310_TPR3_NO_USE_28_OFFSET)
  #define RTL9310_TPR3_tWTR_S_OFFSET                                                                           (17)
  #define RTL9310_TPR3_tWTR_S_MASK                                                                             (0x7 << RTL9310_TPR3_tWTR_S_OFFSET)
  #define RTL9310_TPR3_tCCD_S_OFFSET                                                                           (14)
  #define RTL9310_TPR3_tCCD_S_MASK                                                                             (0x7 << RTL9310_TPR3_tCCD_S_OFFSET)
  #define RTL9310_TPR3_NO_USE_13_OFFSET                                                                        (7)
  #define RTL9310_TPR3_NO_USE_13_MASK                                                                          (0x7F << RTL9310_TPR3_NO_USE_13_OFFSET)
  #define RTL9310_TPR3_DPIN_CMD_LAT_OFFSET                                                                     (4)
  #define RTL9310_TPR3_DPIN_CMD_LAT_MASK                                                                       (0x7 << RTL9310_TPR3_DPIN_CMD_LAT_OFFSET)
  #define RTL9310_TPR3_NO_USE_3_OFFSET                                                                         (0)
  #define RTL9310_TPR3_NO_USE_3_MASK                                                                           (0xF << RTL9310_TPR3_NO_USE_3_OFFSET)

#define RTL9310_CMD_DPIN_NDGE_ADDR                                                                             (0x143024)
  #define RTL9310_CMD_DPIN_NDGE_CS_1_OFFSET                                                                    (31)
  #define RTL9310_CMD_DPIN_NDGE_CS_1_MASK                                                                      (0x1 << RTL9310_CMD_DPIN_NDGE_CS_1_OFFSET)
  #define RTL9310_CMD_DPIN_NDGE_PARITY_OFFSET                                                                  (26)
  #define RTL9310_CMD_DPIN_NDGE_PARITY_MASK                                                                    (0x1 << RTL9310_CMD_DPIN_NDGE_PARITY_OFFSET)
  #define RTL9310_CMD_DPIN_NDGE_ACT_N_OFFSET                                                                   (25)
  #define RTL9310_CMD_DPIN_NDGE_ACT_N_MASK                                                                     (0x1 << RTL9310_CMD_DPIN_NDGE_ACT_N_OFFSET)
  #define RTL9310_CMD_DPIN_NDGE_CS_N_OFFSET                                                                    (24)
  #define RTL9310_CMD_DPIN_NDGE_CS_N_MASK                                                                      (0x1 << RTL9310_CMD_DPIN_NDGE_CS_N_OFFSET)
  #define RTL9310_CMD_DPIN_NDGE_RAS_N_OFFSET                                                                   (23)
  #define RTL9310_CMD_DPIN_NDGE_RAS_N_MASK                                                                     (0x1 << RTL9310_CMD_DPIN_NDGE_RAS_N_OFFSET)
  #define RTL9310_CMD_DPIN_NDGE_CAS_N_OFFSET                                                                   (22)
  #define RTL9310_CMD_DPIN_NDGE_CAS_N_MASK                                                                     (0x1 << RTL9310_CMD_DPIN_NDGE_CAS_N_OFFSET)
  #define RTL9310_CMD_DPIN_NDGE_WE_N_OFFSET                                                                    (21)
  #define RTL9310_CMD_DPIN_NDGE_WE_N_MASK                                                                      (0x1 << RTL9310_CMD_DPIN_NDGE_WE_N_OFFSET)
  #define RTL9310_CMD_DPIN_NDGE_BA_OFFSET                                                                      (17)
  #define RTL9310_CMD_DPIN_NDGE_BA_MASK                                                                        (0xF << RTL9310_CMD_DPIN_NDGE_BA_OFFSET)
  #define RTL9310_CMD_DPIN_NDGE_ADDR_OFFSET                                                                    (0)
  #define RTL9310_CMD_DPIN_NDGE_ADDR_MASK                                                                      (0x1FFFF << RTL9310_CMD_DPIN_NDGE_ADDR_OFFSET)

#define RTL9310_CMD_DPIN_ADDR                                                                                  (0x143028)
  #define RTL9310_CMD_DPIN_CS_1_OFFSET                                                                         (31)
  #define RTL9310_CMD_DPIN_CS_1_MASK                                                                           (0x1 << RTL9310_CMD_DPIN_CS_1_OFFSET)
  #define RTL9310_CMD_DPIN_PARITY_OFFSET                                                                       (26)
  #define RTL9310_CMD_DPIN_PARITY_MASK                                                                         (0x1 << RTL9310_CMD_DPIN_PARITY_OFFSET)
  #define RTL9310_CMD_DPIN_ACT_N_OFFSET                                                                        (25)
  #define RTL9310_CMD_DPIN_ACT_N_MASK                                                                          (0x1 << RTL9310_CMD_DPIN_ACT_N_OFFSET)
  #define RTL9310_CMD_DPIN_CS_N_OFFSET                                                                         (24)
  #define RTL9310_CMD_DPIN_CS_N_MASK                                                                           (0x1 << RTL9310_CMD_DPIN_CS_N_OFFSET)
  #define RTL9310_CMD_DPIN_RAS_N_OFFSET                                                                        (23)
  #define RTL9310_CMD_DPIN_RAS_N_MASK                                                                          (0x1 << RTL9310_CMD_DPIN_RAS_N_OFFSET)
  #define RTL9310_CMD_DPIN_CAS_N_OFFSET                                                                        (22)
  #define RTL9310_CMD_DPIN_CAS_N_MASK                                                                          (0x1 << RTL9310_CMD_DPIN_CAS_N_OFFSET)
  #define RTL9310_CMD_DPIN_WE_N_OFFSET                                                                         (21)
  #define RTL9310_CMD_DPIN_WE_N_MASK                                                                           (0x1 << RTL9310_CMD_DPIN_WE_N_OFFSET)
  #define RTL9310_CMD_DPIN_BA_OFFSET                                                                           (17)
  #define RTL9310_CMD_DPIN_BA_MASK                                                                             (0xF << RTL9310_CMD_DPIN_BA_OFFSET)
  #define RTL9310_CMD_DPIN_ADDR_OFFSET                                                                         (0)
  #define RTL9310_CMD_DPIN_ADDR_MASK                                                                           (0x1FFFF << RTL9310_CMD_DPIN_ADDR_OFFSET)

#define RTL9310_TIE_DPIN_ADDR                                                                                  (0x14302C)
  #define RTL9310_TIE_DPIN_ODT_1_OFFSET                                                                        (31)
  #define RTL9310_TIE_DPIN_ODT_1_MASK                                                                          (0x1 << RTL9310_TIE_DPIN_ODT_1_OFFSET)
  #define RTL9310_TIE_DPIN_CKE_1_OFFSET                                                                        (30)
  #define RTL9310_TIE_DPIN_CKE_1_MASK                                                                          (0x1 << RTL9310_TIE_DPIN_CKE_1_OFFSET)
  #define RTL9310_TIE_DPIN_RST_N_1_OFFSET                                                                      (29)
  #define RTL9310_TIE_DPIN_RST_N_1_MASK                                                                        (0x1 << RTL9310_TIE_DPIN_RST_N_1_OFFSET)
  #define RTL9310_TIE_DPIN_NO_USE_28_OFFSET                                                                    (5)
  #define RTL9310_TIE_DPIN_NO_USE_28_MASK                                                                      (0xFFFFFF << RTL9310_TIE_DPIN_NO_USE_28_OFFSET)
  #define RTL9310_TIE_DPIN_ALERT_N_OFFSET                                                                      (4)
  #define RTL9310_TIE_DPIN_ALERT_N_MASK                                                                        (0x1 << RTL9310_TIE_DPIN_ALERT_N_OFFSET)
  #define RTL9310_TIE_DPIN_TEN_OFFSET                                                                          (3)
  #define RTL9310_TIE_DPIN_TEN_MASK                                                                            (0x1 << RTL9310_TIE_DPIN_TEN_OFFSET)
  #define RTL9310_TIE_DPIN_ODT_OFFSET                                                                          (2)
  #define RTL9310_TIE_DPIN_ODT_MASK                                                                            (0x1 << RTL9310_TIE_DPIN_ODT_OFFSET)
  #define RTL9310_TIE_DPIN_CKE_OFFSET                                                                          (1)
  #define RTL9310_TIE_DPIN_CKE_MASK                                                                            (0x1 << RTL9310_TIE_DPIN_CKE_OFFSET)
  #define RTL9310_TIE_DPIN_RST_N_OFFSET                                                                        (0)
  #define RTL9310_TIE_DPIN_RST_N_MASK                                                                          (0x1 << RTL9310_TIE_DPIN_RST_N_OFFSET)

#define RTL9310_MR_INFO_ADDR                                                                                   (0x143030)
  #define RTL9310_MR_INFO_NO_USE_31_OFFSET                                                                     (18)
  #define RTL9310_MR_INFO_NO_USE_31_MASK                                                                       (0x3FFF << RTL9310_MR_INFO_NO_USE_31_OFFSET)
  #define RTL9310_MR_INFO_tDQSCK_MAX_OFFSET                                                                    (15)
  #define RTL9310_MR_INFO_tDQSCK_MAX_MASK                                                                      (0x7 << RTL9310_MR_INFO_tDQSCK_MAX_OFFSET)
  #define RTL9310_MR_INFO_ADD_LAT_OFFSET                                                                       (10)
  #define RTL9310_MR_INFO_ADD_LAT_MASK                                                                         (0x1F << RTL9310_MR_INFO_ADD_LAT_OFFSET)
  #define RTL9310_MR_INFO_RD_LAT_OFFSET                                                                        (5)
  #define RTL9310_MR_INFO_RD_LAT_MASK                                                                          (0x1F << RTL9310_MR_INFO_RD_LAT_OFFSET)
  #define RTL9310_MR_INFO_WR_LAT_OFFSET                                                                        (0)
  #define RTL9310_MR_INFO_WR_LAT_MASK                                                                          (0x1F << RTL9310_MR_INFO_WR_LAT_OFFSET)

#define RTL9310_MR0_ADDR                                                                                       (0x143034)
  #define RTL9310_MR0_MR0_OFFSET                                                                               (0)
  #define RTL9310_MR0_MR0_MASK                                                                                 (0xFFFFFFFF << RTL9310_MR0_MR0_OFFSET)

#define RTL9310_MR1_ADDR                                                                                       (0x143038)
  #define RTL9310_MR1_MR1_OFFSET                                                                               (0)
  #define RTL9310_MR1_MR1_MASK                                                                                 (0xFFFFFFFF << RTL9310_MR1_MR1_OFFSET)

#define RTL9310_MR2_ADDR                                                                                       (0x14303C)
  #define RTL9310_MR2_MR2_OFFSET                                                                               (0)
  #define RTL9310_MR2_MR2_MASK                                                                                 (0xFFFFFFFF << RTL9310_MR2_MR2_OFFSET)

#define RTL9310_MR3_ADDR                                                                                       (0x143040)
  #define RTL9310_MR3_MR3_OFFSET                                                                               (0)
  #define RTL9310_MR3_MR3_MASK                                                                                 (0xFFFFFFFF << RTL9310_MR3_MR3_OFFSET)

#define RTL9310_MR4_ADDR                                                                                       (0x143044)
  #define RTL9310_MR4_MR4_OFFSET                                                                               (0)
  #define RTL9310_MR4_MR4_MASK                                                                                 (0xFFFFFFFF << RTL9310_MR4_MR4_OFFSET)

#define RTL9310_MR5_ADDR                                                                                       (0x143048)
  #define RTL9310_MR5_MR5_OFFSET                                                                               (0)
  #define RTL9310_MR5_MR5_MASK                                                                                 (0xFFFFFFFF << RTL9310_MR5_MR5_OFFSET)

#define RTL9310_MR6_ADDR                                                                                       (0x14304C)
  #define RTL9310_MR6_MR6_OFFSET                                                                               (0)
  #define RTL9310_MR6_MR6_MASK                                                                                 (0xFFFFFFFF << RTL9310_MR6_MR6_OFFSET)

#define RTL9310_BCR_ADDR                                                                                       (0x1430D0)
  #define RTL9310_BCR_NO_USE_31_OFFSET                                                                         (30)
  #define RTL9310_BCR_NO_USE_31_MASK                                                                           (0x3 << RTL9310_BCR_NO_USE_31_OFFSET)
  #define RTL9310_BCR_RD_EX_LVL_OFFSET                                                                         (16)
  #define RTL9310_BCR_RD_EX_LVL_MASK                                                                           (0x3FFF << RTL9310_BCR_RD_EX_LVL_OFFSET)
  #define RTL9310_BCR_NO_USE_15_OFFSET                                                                         (15)
  #define RTL9310_BCR_NO_USE_15_MASK                                                                           (0x1 << RTL9310_BCR_NO_USE_15_OFFSET)
  #define RTL9310_BCR_RELOAD_SRAM_OFFSET                                                                       (12)
  #define RTL9310_BCR_RELOAD_SRAM_MASK                                                                         (0x7 << RTL9310_BCR_RELOAD_SRAM_OFFSET)
  #define RTL9310_BCR_FUS_RD_OFFSET                                                                            (11)
  #define RTL9310_BCR_FUS_RD_MASK                                                                              (0x1 << RTL9310_BCR_FUS_RD_OFFSET)
  #define RTL9310_BCR_FUS_RG_OFFSET                                                                            (10)
  #define RTL9310_BCR_FUS_RG_MASK                                                                              (0x1 << RTL9310_BCR_FUS_RG_OFFSET)
  #define RTL9310_BCR_FUS_WD_OFFSET                                                                            (9)
  #define RTL9310_BCR_FUS_WD_MASK                                                                              (0x1 << RTL9310_BCR_FUS_WD_OFFSET)
  #define RTL9310_BCR_FUS_CMD_OFFSET                                                                           (8)
  #define RTL9310_BCR_FUS_CMD_MASK                                                                             (0x1 << RTL9310_BCR_FUS_CMD_OFFSET)
  #define RTL9310_BCR_NO_USE_7_OFFSET                                                                          (6)
  #define RTL9310_BCR_NO_USE_7_MASK                                                                            (0x3 << RTL9310_BCR_NO_USE_7_OFFSET)
  #define RTL9310_BCR_CRR_OFFSET                                                                               (5)
  #define RTL9310_BCR_CRR_MASK                                                                                 (0x1 << RTL9310_BCR_CRR_OFFSET)
  #define RTL9310_BCR_AT_ERR_STOP_OFFSET                                                                       (4)
  #define RTL9310_BCR_AT_ERR_STOP_MASK                                                                         (0x1 << RTL9310_BCR_AT_ERR_STOP_OFFSET)
  #define RTL9310_BCR_DIS_MASK_OFFSET                                                                          (3)
  #define RTL9310_BCR_DIS_MASK_MASK                                                                            (0x1 << RTL9310_BCR_DIS_MASK_OFFSET)
  #define RTL9310_BCR_LOOP_OFFSET                                                                              (2)
  #define RTL9310_BCR_LOOP_MASK                                                                                (0x1 << RTL9310_BCR_LOOP_OFFSET)
  #define RTL9310_BCR_CMP_OFFSET                                                                               (1)
  #define RTL9310_BCR_CMP_MASK                                                                                 (0x1 << RTL9310_BCR_CMP_OFFSET)
  #define RTL9310_BCR_STOP_OFFSET                                                                              (0)
  #define RTL9310_BCR_STOP_MASK                                                                                (0x1 << RTL9310_BCR_STOP_OFFSET)

#define RTL9310_BCT_ADDR                                                                                       (0x1430D4)
  #define RTL9310_BCT_NO_USE_31_OFFSET                                                                         (16)
  #define RTL9310_BCT_NO_USE_31_MASK                                                                           (0xFFFF << RTL9310_BCT_NO_USE_31_OFFSET)
  #define RTL9310_BCT_LOOP_CNT_OFFSET                                                                          (0)
  #define RTL9310_BCT_LOOP_CNT_MASK                                                                            (0xFFFF << RTL9310_BCT_LOOP_CNT_OFFSET)

#define RTL9310_BCM_ADDR                                                                                       (0x1430D8)
  #define RTL9310_BCM_CMP_MBIT_OFFSET                                                                          (0)
  #define RTL9310_BCM_CMP_MBIT_MASK                                                                            (0xFFFFFFFF << RTL9310_BCM_CMP_MBIT_OFFSET)

#define RTL9310_BST_ADDR                                                                                       (0x1430DC)
  #define RTL9310_BST_ERR_CNT_OFFSET                                                                           (16)
  #define RTL9310_BST_ERR_CNT_MASK                                                                             (0xFFFF << RTL9310_BST_ERR_CNT_OFFSET)
  #define RTL9310_BST_RD_IN_ST_OFFSET                                                                          (15)
  #define RTL9310_BST_RD_IN_ST_MASK                                                                            (0x1 << RTL9310_BST_RD_IN_ST_OFFSET)
  #define RTL9310_BST_NO_USE_14_OFFSET                                                                         (14)
  #define RTL9310_BST_NO_USE_14_MASK                                                                           (0x1 << RTL9310_BST_NO_USE_14_OFFSET)
  #define RTL9310_BST_ERR_FST_TH_OFFSET                                                                        (0)
  #define RTL9310_BST_ERR_FST_TH_MASK                                                                          (0x3FFF << RTL9310_BST_ERR_FST_TH_OFFSET)

#define RTL9310_BSRAM0_ADDR                                                                                    (0x1430E0)
  #define RTL9310_BSRAM0_WD_CNT_OFFSET                                                                         (16)
  #define RTL9310_BSRAM0_WD_CNT_MASK                                                                           (0x3FFF << RTL9310_BSRAM0_WD_CNT_OFFSET)
  #define RTL9310_BSRAM0_CMD_CNT_OFFSET                                                                        (0)
  #define RTL9310_BSRAM0_CMD_CNT_MASK                                                                          (0xFFF << RTL9310_BSRAM0_CMD_CNT_OFFSET)

#define RTL9310_BSRAM1_ADDR                                                                                    (0x1430E4)
  #define RTL9310_BSRAM1_RD_CNT_OFFSET                                                                         (16)
  #define RTL9310_BSRAM1_RD_CNT_MASK                                                                           (0x3FFF << RTL9310_BSRAM1_RD_CNT_OFFSET)
  #define RTL9310_BSRAM1_RG_CNT_OFFSET                                                                         (0)
  #define RTL9310_BSRAM1_RG_CNT_MASK                                                                           (0x7FFF << RTL9310_BSRAM1_RG_CNT_OFFSET)

#define RTL9310_BER_ADDR                                                                                       (0x1430E8)
  #define RTL9310_BER_ERR_BIT_OFFSET                                                                           (0)
  #define RTL9310_BER_ERR_BIT_MASK                                                                             (0xFFFFFFFF << RTL9310_BER_ERR_BIT_OFFSET)

#define RTL9310_PCTL_SVN_ID_ADDR                                                                               (0x1430F4)
  #define RTL9310_PCTL_SVN_ID_SVN_NUM_OFFSET                                                                   (16)
  #define RTL9310_PCTL_SVN_ID_SVN_NUM_MASK                                                                     (0xFFFF << RTL9310_PCTL_SVN_ID_SVN_NUM_OFFSET)
  #define RTL9310_PCTL_SVN_ID_RELEASE_DATE_OFFSET                                                              (0)
  #define RTL9310_PCTL_SVN_ID_RELEASE_DATE_MASK                                                                (0xFFFF << RTL9310_PCTL_SVN_ID_RELEASE_DATE_OFFSET)

#define RTL9310_PCTL_IDR_ADDR                                                                                  (0x1430F8)
  #define RTL9310_PCTL_IDR_CR_VER_OFFSET                                                                       (16)
  #define RTL9310_PCTL_IDR_CR_VER_MASK                                                                         (0xFFFF << RTL9310_PCTL_IDR_CR_VER_OFFSET)
  #define RTL9310_PCTL_IDR_CR_PCTL_DEF_OFFSET                                                                  (0)
  #define RTL9310_PCTL_IDR_CR_PCTL_DEF_MASK                                                                    (0xFFFF << RTL9310_PCTL_IDR_CR_PCTL_DEF_OFFSET)

/*
 * Feature: OCP_WRAP_CTRL
 */
#define RTL9310_MISC_ADDR                                                                                      (0x143224)
  #define RTL9310_MISC_HYBR_SIZE_OFFSET                                                                        (10)
  #define RTL9310_MISC_HYBR_SIZE_MASK                                                                          (0x3 << RTL9310_MISC_HYBR_SIZE_OFFSET)
  #define RTL9310_MISC_NO_USE_9_OFFSET                                                                         (8)
  #define RTL9310_MISC_NO_USE_9_MASK                                                                           (0x3 << RTL9310_MISC_NO_USE_9_OFFSET)
  #define RTL9310_MISC_BST_SIZE_OFFSET                                                                         (6)
  #define RTL9310_MISC_BST_SIZE_MASK                                                                           (0x3 << RTL9310_MISC_BST_SIZE_OFFSET)
  #define RTL9310_MISC_BANK_SIZE_OFFSET                                                                        (4)
  #define RTL9310_MISC_BANK_SIZE_MASK                                                                          (0x3 << RTL9310_MISC_BANK_SIZE_OFFSET)
  #define RTL9310_MISC_PAGE_SIZE_OFFSET                                                                        (0)
  #define RTL9310_MISC_PAGE_SIZE_MASK                                                                          (0xF << RTL9310_MISC_PAGE_SIZE_OFFSET)

#define RTL9310_OCP_WRAP_IDR_ADDR                                                                              (0x1432A0)
  #define RTL9310_OCP_WRAP_IDR_CR_WRAP_IDR_OFFSET                                                              (16)
  #define RTL9310_OCP_WRAP_IDR_CR_WRAP_IDR_MASK                                                                (0xFFFF << RTL9310_OCP_WRAP_IDR_CR_WRAP_IDR_OFFSET)
  #define RTL9310_OCP_WRAP_IDR_CR_WRAP_DEF_OFFSET                                                              (0)
  #define RTL9310_OCP_WRAP_IDR_CR_WRAP_DEF_MASK                                                                (0xFFFF << RTL9310_OCP_WRAP_IDR_CR_WRAP_DEF_OFFSET)

#define RTL9310_OCP_WRAP_VERSION_ADDR                                                                          (0x1432A4)
  #define RTL9310_OCP_WRAP_VERSION_SVN_NUM_OFFSET                                                              (16)
  #define RTL9310_OCP_WRAP_VERSION_SVN_NUM_MASK                                                                (0xFFFF << RTL9310_OCP_WRAP_VERSION_SVN_NUM_OFFSET)
  #define RTL9310_OCP_WRAP_VERSION_RELEASE_DATE_OFFSET                                                         (0)
  #define RTL9310_OCP_WRAP_VERSION_RELEASE_DATE_MASK                                                           (0xFFFF << RTL9310_OCP_WRAP_VERSION_RELEASE_DATE_OFFSET)

/*
 * Feature: BUS_CTRL
 */
#define RTL9310_NAME_ADDR                                                                                      (0x150000)
  #define RTL9310_NAME_NANE_OFFSET                                                                             (0)
  #define RTL9310_NAME_NANE_MASK                                                                               (0xFFFFFFFF << RTL9310_NAME_NANE_OFFSET)

#define RTL9310_VER_ADDR                                                                                       (0x150004)
  #define RTL9310_VER_VER_OFFSET                                                                               (0)
  #define RTL9310_VER_VER_MASK                                                                                 (0xFFFFFFFF << RTL9310_VER_VER_OFFSET)

#define RTL9310_REV_ADDR                                                                                       (0x150008)
  #define RTL9310_REV_REV_OFFSET                                                                               (0)
  #define RTL9310_REV_REV_MASK                                                                                 (0xFFFFFFFF << RTL9310_REV_REV_OFFSET)

#define RTL9310_INST_ADDR                                                                                      (0x15000C)
  #define RTL9310_INST_INST_OFFSET                                                                             (0)
  #define RTL9310_INST_INST_MASK                                                                               (0xFFFFFFFF << RTL9310_INST_INST_OFFSET)

#define RTL9310_IMPL_Y_ADDR                                                                                    (0x150010)
  #define RTL9310_IMPL_Y_IMPL_Y_OFFSET                                                                         (0)
  #define RTL9310_IMPL_Y_IMPL_Y_MASK                                                                           (0xFFFFFFFF << RTL9310_IMPL_Y_IMPL_Y_OFFSET)

#define RTL9310_IMPL_D_ADDR                                                                                    (0x150014)
  #define RTL9310_IMPL_D_IMPL_D_OFFSET                                                                         (0)
  #define RTL9310_IMPL_D_IMPL_D_MASK                                                                           (0xFFFFFFFF << RTL9310_IMPL_D_IMPL_D_OFFSET)

#define RTL9310_DEV_ADDR                                                                                       (0x150018)
  #define RTL9310_DEV_DEV_OFFSET                                                                               (0)
  #define RTL9310_DEV_DEV_MASK                                                                                 (0xFFFFFFFF << RTL9310_DEV_DEV_OFFSET)

#define RTL9310_PROD_NUM_ADDR                                                                                  (0x15001C)
  #define RTL9310_PROD_NUM_PROD_NUM_OFFSET                                                                     (0)
  #define RTL9310_PROD_NUM_PROD_NUM_MASK                                                                       (0xFFFFFFFF << RTL9310_PROD_NUM_PROD_NUM_OFFSET)

/*
 * Feature: BUS_CTRL_ERR
 */
#define RTL9310_ERR_PLD0_ADDR                                                                                  (0x150200)
  #define RTL9310_ERR_PLD0_ERR_BINDEX_OFFSET                                                                   (24)
  #define RTL9310_ERR_PLD0_ERR_BINDEX_MASK                                                                     (0xFF << RTL9310_ERR_PLD0_ERR_BINDEX_OFFSET)
  #define RTL9310_ERR_PLD0_ERR_BLEN_OFFSET                                                                     (16)
  #define RTL9310_ERR_PLD0_ERR_BLEN_MASK                                                                       (0xFF << RTL9310_ERR_PLD0_ERR_BLEN_OFFSET)
  #define RTL9310_ERR_PLD0_ERR_BYTE_OFFSET                                                                     (11)
  #define RTL9310_ERR_PLD0_ERR_BYTE_MASK                                                                       (0x7 << RTL9310_ERR_PLD0_ERR_BYTE_OFFSET)
  #define RTL9310_ERR_PLD0_ERR_CMD_OFFSET                                                                      (8)
  #define RTL9310_ERR_PLD0_ERR_CMD_MASK                                                                        (0x7 << RTL9310_ERR_PLD0_ERR_CMD_OFFSET)
  #define RTL9310_ERR_PLD0_ERR_SRC_OFFSET                                                                      (0)
  #define RTL9310_ERR_PLD0_ERR_SRC_MASK                                                                        (0xFF << RTL9310_ERR_PLD0_ERR_SRC_OFFSET)

#define RTL9310_ERR_PLD1_ADDR                                                                                  (0x150204)
  #define RTL9310_ERR_PLD1_ERR_REQINFO_OFFSET                                                                  (23)
  #define RTL9310_ERR_PLD1_ERR_REQINFO_MASK                                                                    (0x1FF << RTL9310_ERR_PLD1_ERR_REQINFO_OFFSET)
  #define RTL9310_ERR_PLD1_ERR_SIZE_OFFSET                                                                     (16)
  #define RTL9310_ERR_PLD1_ERR_SIZE_MASK                                                                       (0x7 << RTL9310_ERR_PLD1_ERR_SIZE_OFFSET)
  #define RTL9310_ERR_PLD1_ERR_BYTEEN_OFFSET                                                                   (0)
  #define RTL9310_ERR_PLD1_ERR_BYTEEN_MASK                                                                     (0xFFFF << RTL9310_ERR_PLD1_ERR_BYTEEN_OFFSET)

#define RTL9310_ERR_TAG_ADDR                                                                                   (0x150208)
  #define RTL9310_ERR_TAG_ERR_TAG_OFFSET                                                                       (0)
  #define RTL9310_ERR_TAG_ERR_TAG_MASK                                                                         (0xFFFFFFFF << RTL9310_ERR_TAG_ERR_TAG_OFFSET)

#define RTL9310_ERR_ADDR0_ADDR                                                                                 (0x15020C)
  #define RTL9310_ERR_ADDR0_ERR_ADDR0_OFFSET                                                                   (0)
  #define RTL9310_ERR_ADDR0_ERR_ADDR0_MASK                                                                     (0xFFFFFFFF << RTL9310_ERR_ADDR0_ERR_ADDR0_OFFSET)

#define RTL9310_ERR_ADDR1_ADDR                                                                                 (0x150210)
  #define RTL9310_ERR_ADDR1_ERR_ADDR1_OFFSET                                                                   (0)
  #define RTL9310_ERR_ADDR1_ERR_ADDR1_MASK                                                                     (0xFFFFFFFF << RTL9310_ERR_ADDR1_ERR_ADDR1_OFFSET)

#define RTL9310_ERR_CODE_ADDR                                                                                  (0x150230)
  #define RTL9310_ERR_CODE_ERR_CODE_OFFSET                                                                     (0)
  #define RTL9310_ERR_CODE_ERR_CODE_MASK                                                                       (0xFF << RTL9310_ERR_CODE_ERR_CODE_OFFSET)

#define RTL9310_INTR_CLR_ADDR                                                                                  (0x15023C)
  #define RTL9310_INTR_CLR_INTR_CLR_OFFSET                                                                     (0)
  #define RTL9310_INTR_CLR_INTR_CLR_MASK                                                                       (0x1 << RTL9310_INTR_CLR_INTR_CLR_OFFSET)

/*
 * Feature: BUS_CTRL_MISC
 */
#define RTL9310_WRR_CTRL_ADDR                                                                                  (0x150400)
  #define RTL9310_WRR_CTRL_DUMMY0_OFFSET                                                                       (16)
  #define RTL9310_WRR_CTRL_DUMMY0_MASK                                                                         (0xFFFF << RTL9310_WRR_CTRL_DUMMY0_OFFSET)
  #define RTL9310_WRR_CTRL_Slot_0_Owner_OFFSET                                                                 (14)
  #define RTL9310_WRR_CTRL_Slot_0_Owner_MASK                                                                   (0x3 << RTL9310_WRR_CTRL_Slot_0_Owner_OFFSET)
  #define RTL9310_WRR_CTRL_Slot_1_Owner_OFFSET                                                                 (12)
  #define RTL9310_WRR_CTRL_Slot_1_Owner_MASK                                                                   (0x3 << RTL9310_WRR_CTRL_Slot_1_Owner_OFFSET)
  #define RTL9310_WRR_CTRL_Slot_2_Owner_OFFSET                                                                 (10)
  #define RTL9310_WRR_CTRL_Slot_2_Owner_MASK                                                                   (0x3 << RTL9310_WRR_CTRL_Slot_2_Owner_OFFSET)
  #define RTL9310_WRR_CTRL_Slot_3_Owner_OFFSET                                                                 (8)
  #define RTL9310_WRR_CTRL_Slot_3_Owner_MASK                                                                   (0x3 << RTL9310_WRR_CTRL_Slot_3_Owner_OFFSET)
  #define RTL9310_WRR_CTRL_Slot_4_Owner_OFFSET                                                                 (6)
  #define RTL9310_WRR_CTRL_Slot_4_Owner_MASK                                                                   (0x3 << RTL9310_WRR_CTRL_Slot_4_Owner_OFFSET)
  #define RTL9310_WRR_CTRL_Slot_5_Owner_OFFSET                                                                 (4)
  #define RTL9310_WRR_CTRL_Slot_5_Owner_MASK                                                                   (0x3 << RTL9310_WRR_CTRL_Slot_5_Owner_OFFSET)
  #define RTL9310_WRR_CTRL_Slot_6_Owner_OFFSET                                                                 (2)
  #define RTL9310_WRR_CTRL_Slot_6_Owner_MASK                                                                   (0x3 << RTL9310_WRR_CTRL_Slot_6_Owner_OFFSET)
  #define RTL9310_WRR_CTRL_Slot_7_Owner_OFFSET                                                                 (0)
  #define RTL9310_WRR_CTRL_Slot_7_Owner_MASK                                                                   (0x3 << RTL9310_WRR_CTRL_Slot_7_Owner_OFFSET)

#define RTL9310_SRAM_REMAP_ADDR                                                                                (0x150404)
  #define RTL9310_SRAM_REMAP_Base_Addr_OFFSET                                                                  (0)
  #define RTL9310_SRAM_REMAP_Base_Addr_MASK                                                                    (0xFFFFFFFF << RTL9310_SRAM_REMAP_Base_Addr_OFFSET)

#endif    /* __RTL9310_REG_DEFINITION_H__ */
