{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1361, "design__instance__area": 37755.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.01969822868704796, "power__switching__total": 0.009706026874482632, "power__leakage__total": 5.14135024332063e-07, "power__total": 0.029404770582914352, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.4288216292323507, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.3115490453802564, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5779775710517776, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.6516015689228138, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.577978, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.651602, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.5646085980780484, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3566372575980613, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.0623109359524532, "timing__setup__ws__corner:nom_ss_125C_4v50": -5.371967911445056, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -235.32371739538561, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -5.371967911445056, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.30905, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 69, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -5.371968, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 69, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.3674997354893569, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2910905487932486, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.25696145938376624, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.715410417822455, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.256961, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 4.71541, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 7, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.3645791272070263, "clock__skew__worst_setup": 0.2891454102435174, "timing__hold__ws": 0.2546223859381812, "timing__setup__ws": -5.673145669369578, "timing__hold__tns": 0, "timing__setup__tns": -247.47698280009135, "timing__hold__wns": 0, "timing__setup__wns": -5.673145669369578, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.254622, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 207, "timing__setup_r2r__ws": -5.673146, "timing__setup_r2r_vio__count": 207, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 2014, "design__instance__area__stdcell": 40622.2, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.520227, "design__instance__utilization__stdcell": 0.520227, "design__rows": 71, "design__rows:GF018hv5v_mcu_sc7": 71, "design__sites": 35571, "design__sites:GF018hv5v_mcu_sc7": 35571, "design__instance__count__class:tie_cell": 1, "design__instance__area__class:tie_cell": 8.7808, "design__instance__count__class:buffer": 45, "design__instance__area__class:buffer": 1545.42, "design__instance__count__class:inverter": 137, "design__instance__area__class:inverter": 1290.78, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 9465.7, "design__instance__count__class:multi_input_combinational_cell": 787, "design__instance__area__class:multi_input_combinational_cell": 18512.1, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "design__instance__count__class:timing_repair_buffer": 217, "design__instance__area__class:timing_repair_buffer": 5567.03, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 48376.9, "design__violations": 0, "design__instance__count__class:clock_buffer": 18, "design__instance__area__class:clock_buffer": 1053.7, "design__instance__count__class:clock_inverter": 14, "design__instance__area__class:clock_inverter": 311.718, "design__instance__count__setup_buffer": 96, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1414, "route__net__special": 2, "route__drc_errors__iter:0": 247, "route__wirelength__iter:0": 52538, "route__drc_errors__iter:1": 20, "route__wirelength__iter:1": 51866, "route__drc_errors__iter:2": 14, "route__wirelength__iter:2": 51843, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 51838, "route__drc_errors": 0, "route__wirelength": 51838, "route__vias": 8352, "route__vias__singlecut": 8352, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 488.31, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.42459395534616257, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.30878703246147887, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5748026661784645, "timing__setup__ws__corner:min_tt_025C_5v00": 1.7222694868848796, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.574803, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 1.72227, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.5575078334563276, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.35215001356137465, "timing__hold__ws__corner:min_ss_125C_4v50": 1.056127881708842, "timing__setup__ws__corner:min_ss_125C_4v50": -5.217268542640171, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -225.2517880419873, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -5.217268542640171, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.303014, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 69, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -5.217268, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 69, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.3645791272070263, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2891454102435174, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2546223859381812, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.760850071148645, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.254622, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 4.76085, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 7, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.4338614312840207, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.3151078098751898, "timing__hold__ws__corner:max_tt_025C_5v00": 0.581796072230668, "timing__setup__ws__corner:max_tt_025C_5v00": 1.5565451590444488, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.581796, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.556545, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 7, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.5730536207760037, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3626100911060142, "timing__hold__ws__corner:max_ss_125C_4v50": 1.0689385235076965, "timing__setup__ws__corner:max_ss_125C_4v50": -5.673145669369578, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -247.47698280009135, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.673145669369578, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.316855, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 69, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.673146, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 69, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 7, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.3709765100116029, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.29354031147751924, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2597861999052092, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.663043416715896, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.259786, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.663043, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99841, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99965, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00159175, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0010286, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00034059, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0010286, "design_powergrid__voltage__worst": 0.0010286, "design_powergrid__voltage__worst__net:VDD": 4.99841, "design_powergrid__drop__worst": 0.00159175, "design_powergrid__drop__worst__net:VDD": 0.00159175, "design_powergrid__voltage__worst__net:VSS": 0.0010286, "design_powergrid__drop__worst__net:VSS": 0.0010286, "ir__voltage__worst": 5, "ir__drop__avg": 0.000349, "ir__drop__worst": 0.00159, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}