Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne12.ecn.purdue.edu, pid 5970
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/bodytrack/ns_s_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/bodytrack --router_map_file configs/topologies/paper_solutions/ns_s_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d36957668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3695f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d369676d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d369726d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3697a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d369046a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3690c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d369156a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3691f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d369276a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d369316a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d369396a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368c36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368cb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368d56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368dd6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368e86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368f06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368f86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368826a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3688a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368946a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3689d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368a86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368b06a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368b96a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368426a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3684b6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368556a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3685d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368676a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3686f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368796a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368016a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3680a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368136a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3681d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368266a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3682f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d368386a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367c16a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367cb6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367d36a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367dc6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367e66a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367ef6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367f86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367816a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3678a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367936a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3679c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367a56a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367af6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367b86a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367416a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3674a6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3675c6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367656a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3676d6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367776a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d3677f6a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367086a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f7d367116a0>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3671c390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3671cdd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36722860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3672d2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3672dd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d367367b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3673f240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3673fc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366c5710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366d2198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366d2be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366d8668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366e20f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366e2b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366e85c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366f4048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366f4a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366fe518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366fef60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366889e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3668f470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3668feb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36697940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366a23c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366a2e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366a9898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366b4320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366b4d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366ba7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36646278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36646cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3664e748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366591d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36659c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3665e6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36669128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36669b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366735f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3667c080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3667cac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36605550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36605f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36610a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366184a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36618ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3661e978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36629400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36629e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d366308d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3663b358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3663bda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d365c3828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d365cc2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d365cccf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d365d3780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d365e0208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d365e0c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d365e76d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3769f080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3769fb38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d365f75c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36581048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d36581a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f7d3658a518>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d3658ae48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d365910b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d365912e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d36591518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d36591748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d36591978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d36591ba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d36591dd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d3659e048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d3659e278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d3659e4a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d3659e6d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d3659e908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d3659eb38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d3659ed68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f7d3659ef98>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f7d36550eb8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f7d36559518>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 33496762329000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 33550676726500 because a thread reached the max instruction count
