Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct 15 09:43:14 2024
| Host         : LAPTOP-ARIBH9A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file breath_led_timing_summary_routed.rpt -pb breath_led_timing_summary_routed.pb -rpx breath_led_timing_summary_routed.rpx -warn_on_violation
| Design       : breath_led
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.227        0.000                      0                   49        0.178        0.000                      0                   49        9.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.227        0.000                      0                   49        0.178        0.000                      0                   49        9.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.227ns  (required time - arrival time)
  Source:                 cnt_2us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2ms_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.021ns (22.473%)  route 3.522ns (77.527%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cnt_2us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.478     5.927 r  cnt_2us_reg[1]/Q
                         net (fo=6, routed)           1.007     6.934    cnt_2us_reg[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.295     7.229 r  cnt_2ms[9]_i_8/O
                         net (fo=2, routed)           0.805     8.035    cnt_2ms[9]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.159 r  cnt_2ms[9]_i_4/O
                         net (fo=12, routed)          1.091     9.250    cnt_2ms1
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.374 r  cnt_2ms[9]_i_1/O
                         net (fo=10, routed)          0.618     9.992    cnt_2ms0
    SLICE_X38Y52         FDCE                                         r  cnt_2ms_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  cnt_2ms_reg[6]/C
                         clock pessimism              0.428    25.424    
                         clock uncertainty           -0.035    25.389    
    SLICE_X38Y52         FDCE (Setup_fdce_C_CE)      -0.169    25.220    cnt_2ms_reg[6]
  -------------------------------------------------------------------
                         required time                         25.220    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 15.227    

Slack (MET) :             15.311ns  (required time - arrival time)
  Source:                 cnt_2us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2ms_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.021ns (22.900%)  route 3.438ns (77.100%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cnt_2us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.478     5.927 r  cnt_2us_reg[1]/Q
                         net (fo=6, routed)           1.007     6.934    cnt_2us_reg[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.295     7.229 r  cnt_2ms[9]_i_8/O
                         net (fo=2, routed)           0.805     8.035    cnt_2ms[9]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.159 r  cnt_2ms[9]_i_4/O
                         net (fo=12, routed)          1.091     9.250    cnt_2ms1
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.374 r  cnt_2ms[9]_i_1/O
                         net (fo=10, routed)          0.534     9.908    cnt_2ms0
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[2]/C
                         clock pessimism              0.428    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X38Y53         FDCE (Setup_fdce_C_CE)      -0.169    25.219    cnt_2ms_reg[2]
  -------------------------------------------------------------------
                         required time                         25.219    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 15.311    

Slack (MET) :             15.311ns  (required time - arrival time)
  Source:                 cnt_2us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2ms_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.021ns (22.900%)  route 3.438ns (77.100%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cnt_2us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.478     5.927 r  cnt_2us_reg[1]/Q
                         net (fo=6, routed)           1.007     6.934    cnt_2us_reg[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.295     7.229 r  cnt_2ms[9]_i_8/O
                         net (fo=2, routed)           0.805     8.035    cnt_2ms[9]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.159 r  cnt_2ms[9]_i_4/O
                         net (fo=12, routed)          1.091     9.250    cnt_2ms1
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.374 r  cnt_2ms[9]_i_1/O
                         net (fo=10, routed)          0.534     9.908    cnt_2ms0
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[3]/C
                         clock pessimism              0.428    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X38Y53         FDCE (Setup_fdce_C_CE)      -0.169    25.219    cnt_2ms_reg[3]
  -------------------------------------------------------------------
                         required time                         25.219    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 15.311    

Slack (MET) :             15.311ns  (required time - arrival time)
  Source:                 cnt_2us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2ms_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.021ns (22.900%)  route 3.438ns (77.100%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cnt_2us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.478     5.927 r  cnt_2us_reg[1]/Q
                         net (fo=6, routed)           1.007     6.934    cnt_2us_reg[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.295     7.229 r  cnt_2ms[9]_i_8/O
                         net (fo=2, routed)           0.805     8.035    cnt_2ms[9]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.159 r  cnt_2ms[9]_i_4/O
                         net (fo=12, routed)          1.091     9.250    cnt_2ms1
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.374 r  cnt_2ms[9]_i_1/O
                         net (fo=10, routed)          0.534     9.908    cnt_2ms0
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[4]/C
                         clock pessimism              0.428    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X38Y53         FDCE (Setup_fdce_C_CE)      -0.169    25.219    cnt_2ms_reg[4]
  -------------------------------------------------------------------
                         required time                         25.219    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 15.311    

Slack (MET) :             15.311ns  (required time - arrival time)
  Source:                 cnt_2us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2ms_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 1.021ns (22.900%)  route 3.438ns (77.100%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.995ns = ( 24.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cnt_2us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.478     5.927 r  cnt_2us_reg[1]/Q
                         net (fo=6, routed)           1.007     6.934    cnt_2us_reg[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.295     7.229 r  cnt_2ms[9]_i_8/O
                         net (fo=2, routed)           0.805     8.035    cnt_2ms[9]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.159 r  cnt_2ms[9]_i_4/O
                         net (fo=12, routed)          1.091     9.250    cnt_2ms1
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.374 r  cnt_2ms[9]_i_1/O
                         net (fo=10, routed)          0.534     9.908    cnt_2ms0
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.565    24.995    sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[5]/C
                         clock pessimism              0.428    25.423    
                         clock uncertainty           -0.035    25.388    
    SLICE_X38Y53         FDCE (Setup_fdce_C_CE)      -0.169    25.219    cnt_2ms_reg[5]
  -------------------------------------------------------------------
                         required time                         25.219    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                 15.311    

Slack (MET) :             15.342ns  (required time - arrival time)
  Source:                 cnt_2us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.046ns (25.216%)  route 3.102ns (74.784%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cnt_2us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.478     5.927 r  cnt_2us_reg[1]/Q
                         net (fo=6, routed)           1.007     6.934    cnt_2us_reg[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.295     7.229 r  cnt_2ms[9]_i_8/O
                         net (fo=2, routed)           0.805     8.035    cnt_2ms[9]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.159 r  cnt_2ms[9]_i_4/O
                         net (fo=12, routed)          0.625     8.783    cnt_2ms1
    SLICE_X39Y52         LUT2 (Prop_lut2_I0_O)        0.149     8.932 r  cnt_2s[9]_i_1/O
                         net (fo=10, routed)          0.665     9.597    cnt_2s[9]_i_1_n_0
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[1]/C
                         clock pessimism              0.391    25.387    
                         clock uncertainty           -0.035    25.352    
    SLICE_X41Y54         FDCE (Setup_fdce_C_CE)      -0.413    24.939    cnt_2s_reg[1]
  -------------------------------------------------------------------
                         required time                         24.939    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 15.342    

Slack (MET) :             15.342ns  (required time - arrival time)
  Source:                 cnt_2us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.046ns (25.216%)  route 3.102ns (74.784%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cnt_2us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.478     5.927 r  cnt_2us_reg[1]/Q
                         net (fo=6, routed)           1.007     6.934    cnt_2us_reg[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.295     7.229 r  cnt_2ms[9]_i_8/O
                         net (fo=2, routed)           0.805     8.035    cnt_2ms[9]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.159 r  cnt_2ms[9]_i_4/O
                         net (fo=12, routed)          0.625     8.783    cnt_2ms1
    SLICE_X39Y52         LUT2 (Prop_lut2_I0_O)        0.149     8.932 r  cnt_2s[9]_i_1/O
                         net (fo=10, routed)          0.665     9.597    cnt_2s[9]_i_1_n_0
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[6]/C
                         clock pessimism              0.391    25.387    
                         clock uncertainty           -0.035    25.352    
    SLICE_X41Y54         FDCE (Setup_fdce_C_CE)      -0.413    24.939    cnt_2s_reg[6]
  -------------------------------------------------------------------
                         required time                         24.939    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 15.342    

Slack (MET) :             15.342ns  (required time - arrival time)
  Source:                 cnt_2us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.046ns (25.216%)  route 3.102ns (74.784%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cnt_2us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.478     5.927 r  cnt_2us_reg[1]/Q
                         net (fo=6, routed)           1.007     6.934    cnt_2us_reg[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.295     7.229 r  cnt_2ms[9]_i_8/O
                         net (fo=2, routed)           0.805     8.035    cnt_2ms[9]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.159 r  cnt_2ms[9]_i_4/O
                         net (fo=12, routed)          0.625     8.783    cnt_2ms1
    SLICE_X39Y52         LUT2 (Prop_lut2_I0_O)        0.149     8.932 r  cnt_2s[9]_i_1/O
                         net (fo=10, routed)          0.665     9.597    cnt_2s[9]_i_1_n_0
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[7]/C
                         clock pessimism              0.391    25.387    
                         clock uncertainty           -0.035    25.352    
    SLICE_X41Y54         FDCE (Setup_fdce_C_CE)      -0.413    24.939    cnt_2s_reg[7]
  -------------------------------------------------------------------
                         required time                         24.939    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 15.342    

Slack (MET) :             15.342ns  (required time - arrival time)
  Source:                 cnt_2us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.046ns (25.216%)  route 3.102ns (74.784%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cnt_2us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.478     5.927 r  cnt_2us_reg[1]/Q
                         net (fo=6, routed)           1.007     6.934    cnt_2us_reg[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.295     7.229 r  cnt_2ms[9]_i_8/O
                         net (fo=2, routed)           0.805     8.035    cnt_2ms[9]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.159 r  cnt_2ms[9]_i_4/O
                         net (fo=12, routed)          0.625     8.783    cnt_2ms1
    SLICE_X39Y52         LUT2 (Prop_lut2_I0_O)        0.149     8.932 r  cnt_2s[9]_i_1/O
                         net (fo=10, routed)          0.665     9.597    cnt_2s[9]_i_1_n_0
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[8]/C
                         clock pessimism              0.391    25.387    
                         clock uncertainty           -0.035    25.352    
    SLICE_X41Y54         FDCE (Setup_fdce_C_CE)      -0.413    24.939    cnt_2s_reg[8]
  -------------------------------------------------------------------
                         required time                         24.939    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 15.342    

Slack (MET) :             15.342ns  (required time - arrival time)
  Source:                 cnt_2us_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.046ns (25.216%)  route 3.102ns (74.784%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 24.996 - 20.000 ) 
    Source Clock Delay      (SCD):    5.449ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.742     5.449    sys_clk_IBUF_BUFG
    SLICE_X38Y50         FDCE                                         r  cnt_2us_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.478     5.927 r  cnt_2us_reg[1]/Q
                         net (fo=6, routed)           1.007     6.934    cnt_2us_reg[1]
    SLICE_X38Y52         LUT6 (Prop_lut6_I1_O)        0.295     7.229 r  cnt_2ms[9]_i_8/O
                         net (fo=2, routed)           0.805     8.035    cnt_2ms[9]_i_8_n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I5_O)        0.124     8.159 r  cnt_2ms[9]_i_4/O
                         net (fo=12, routed)          0.625     8.783    cnt_2ms1
    SLICE_X39Y52         LUT2 (Prop_lut2_I0_O)        0.149     8.932 r  cnt_2s[9]_i_1/O
                         net (fo=10, routed)          0.665     9.597    cnt_2s[9]_i_1_n_0
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    U18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.339    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.430 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.566    24.996    sys_clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[9]/C
                         clock pessimism              0.391    25.387    
                         clock uncertainty           -0.035    25.352    
    SLICE_X41Y54         FDCE (Setup_fdce_C_CE)      -0.413    24.939    cnt_2s_reg[9]
  -------------------------------------------------------------------
                         required time                         24.939    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                 15.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt_2us_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2us_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X39Y51         FDCE                                         r  cnt_2us_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     1.680 f  cnt_2us_reg[6]/Q
                         net (fo=5, routed)           0.126     1.806    cnt_2us_reg[6]
    SLICE_X38Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  cnt_2us[5]_i_1/O
                         net (fo=1, routed)           0.000     1.851    p_0_in[5]
    SLICE_X38Y51         FDCE                                         r  cnt_2us_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  cnt_2us_reg[5]/C
                         clock pessimism             -0.505     1.552    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.121     1.673    cnt_2us_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cnt_2ms_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2ms_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.538    sys_clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  cnt_2ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  cnt_2ms_reg[0]/Q
                         net (fo=12, routed)          0.133     1.812    cnt_2ms_reg[0]
    SLICE_X38Y53         LUT5 (Prop_lut5_I1_O)        0.048     1.860 r  cnt_2ms[3]_i_1/O
                         net (fo=1, routed)           0.000     1.860    p_0_in__0[3]
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     2.056    sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[3]/C
                         clock pessimism             -0.505     1.551    
    SLICE_X38Y53         FDCE (Hold_fdce_C_D)         0.131     1.682    cnt_2ms_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cnt_2ms_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2ms_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.538    sys_clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  cnt_2ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     1.679 r  cnt_2ms_reg[0]/Q
                         net (fo=12, routed)          0.133     1.812    cnt_2ms_reg[0]
    SLICE_X38Y53         LUT4 (Prop_lut4_I2_O)        0.045     1.857 r  cnt_2ms[2]_i_1/O
                         net (fo=1, routed)           0.000     1.857    p_0_in__0[2]
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     2.056    sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[2]/C
                         clock pessimism             -0.505     1.551    
    SLICE_X38Y53         FDCE (Hold_fdce_C_D)         0.120     1.671    cnt_2ms_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cnt_2us_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2us_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.447%)  route 0.096ns (31.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  cnt_2us_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  cnt_2us_reg[4]/Q
                         net (fo=6, routed)           0.096     1.800    cnt_2us_reg[4]
    SLICE_X39Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.845 r  cnt_2us[6]_i_1/O
                         net (fo=1, routed)           0.000     1.845    p_0_in[6]
    SLICE_X39Y51         FDCE                                         r  cnt_2us_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X39Y51         FDCE                                         r  cnt_2us_reg[6]/C
                         clock pessimism             -0.505     1.552    
    SLICE_X39Y51         FDCE (Hold_fdce_C_D)         0.091     1.643    cnt_2us_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cnt_2ms_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2ms_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  cnt_2ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  cnt_2ms_reg[6]/Q
                         net (fo=9, routed)           0.128     1.831    cnt_2ms_reg[6]
    SLICE_X39Y52         LUT5 (Prop_lut5_I1_O)        0.048     1.879 r  cnt_2ms[8]_i_1/O
                         net (fo=1, routed)           0.000     1.879    p_0_in__0[8]
    SLICE_X39Y52         FDCE                                         r  cnt_2ms_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X39Y52         FDCE                                         r  cnt_2ms_reg[8]/C
                         clock pessimism             -0.505     1.552    
    SLICE_X39Y52         FDCE (Hold_fdce_C_D)         0.107     1.659    cnt_2ms_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cnt_2ms_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2ms_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  cnt_2ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  cnt_2ms_reg[6]/Q
                         net (fo=9, routed)           0.129     1.832    cnt_2ms_reg[6]
    SLICE_X39Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  cnt_2ms[9]_i_2/O
                         net (fo=1, routed)           0.000     1.877    p_0_in__0[9]
    SLICE_X39Y52         FDCE                                         r  cnt_2ms_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X39Y52         FDCE                                         r  cnt_2ms_reg[9]/C
                         clock pessimism             -0.505     1.552    
    SLICE_X39Y52         FDCE (Hold_fdce_C_D)         0.092     1.644    cnt_2ms_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cnt_2ms_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2ms_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  cnt_2ms_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  cnt_2ms_reg[6]/Q
                         net (fo=9, routed)           0.128     1.831    cnt_2ms_reg[6]
    SLICE_X39Y52         LUT4 (Prop_lut4_I0_O)        0.045     1.876 r  cnt_2ms[7]_i_1/O
                         net (fo=1, routed)           0.000     1.876    p_0_in__0[7]
    SLICE_X39Y52         FDCE                                         r  cnt_2ms_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X39Y52         FDCE                                         r  cnt_2ms_reg[7]/C
                         clock pessimism             -0.505     1.552    
    SLICE_X39Y52         FDCE (Hold_fdce_C_D)         0.091     1.643    cnt_2ms_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 cnt_2ms_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2ms_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.246ns (68.080%)  route 0.115ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.588     1.538    sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.148     1.686 r  cnt_2ms_reg[3]/Q
                         net (fo=10, routed)          0.115     1.802    cnt_2ms_reg[3]
    SLICE_X38Y53         LUT6 (Prop_lut6_I3_O)        0.098     1.900 r  cnt_2ms[5]_i_1/O
                         net (fo=1, routed)           0.000     1.900    p_0_in__0[5]
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.858     2.056    sys_clk_IBUF_BUFG
    SLICE_X38Y53         FDCE                                         r  cnt_2ms_reg[5]/C
                         clock pessimism             -0.518     1.538    
    SLICE_X38Y53         FDCE (Hold_fdce_C_D)         0.121     1.659    cnt_2ms_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 cnt_2us_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2us_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.955%)  route 0.171ns (45.044%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.589     1.539    sys_clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  cnt_2us_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164     1.703 r  cnt_2us_reg[2]/Q
                         net (fo=8, routed)           0.171     1.875    cnt_2us_reg[2]
    SLICE_X38Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.920 r  cnt_2us[4]_i_1/O
                         net (fo=1, routed)           0.000     1.920    p_0_in[4]
    SLICE_X38Y51         FDCE                                         r  cnt_2us_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.859     2.057    sys_clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  cnt_2us_reg[4]/C
                         clock pessimism             -0.518     1.539    
    SLICE_X38Y51         FDCE (Hold_fdce_C_D)         0.121     1.660    cnt_2us_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_2s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_2s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.590     1.540    sys_clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDCE (Prop_fdce_C_Q)         0.128     1.668 r  cnt_2s_reg[8]/Q
                         net (fo=7, routed)           0.130     1.799    cnt_2s_reg[8]
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.098     1.897 r  cnt_2s[9]_i_2/O
                         net (fo=1, routed)           0.000     1.897    p_0_in__1[9]
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.860     2.058    sys_clk_IBUF_BUFG
    SLICE_X41Y54         FDCE                                         r  cnt_2s_reg[9]/C
                         clock pessimism             -0.518     1.540    
    SLICE_X41Y54         FDCE (Hold_fdce_C_D)         0.092     1.632    cnt_2s_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   cnt_2ms_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53   cnt_2ms_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y53   cnt_2ms_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y53   cnt_2ms_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y53   cnt_2ms_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y53   cnt_2ms_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X38Y52   cnt_2ms_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y52   cnt_2ms_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X39Y52   cnt_2ms_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   cnt_2ms_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   cnt_2ms_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   cnt_2ms_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   cnt_2ms_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   cnt_2ms_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   cnt_2ms_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y52   cnt_2ms_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y52   cnt_2ms_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y52   cnt_2ms_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y52   cnt_2ms_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   cnt_2ms_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53   cnt_2ms_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   cnt_2ms_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   cnt_2ms_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   cnt_2ms_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y53   cnt_2ms_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X38Y52   cnt_2ms_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y52   cnt_2ms_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y52   cnt_2ms_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X39Y52   cnt_2ms_reg[9]/C



