<stg><name>quantize_activation</name>


<trans_list>

<trans id="499" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="40" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="41" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="45" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_i_0_i2_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
l_S_i_0_i2_begin:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %v45_V_0 = phi i32 [ 0, %l_S_i_0_i2_begin ], [ %select_ln80, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0 ]

]]></Node>
<StgValue><ssdm name="v45_V_0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1  %j_0_0 = phi i11 [ 0, %l_S_i_0_i2_begin ], [ %add_ln70, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0 ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln70 = icmp eq i11 %j_0_0, -512

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln70 = add i11 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln70, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:1  %zext_ln71 = zext i11 %j_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:2  %v22_0_V_addr = getelementptr [1536 x i32]* %v22_0_V, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="v22_0_V_addr"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:3  %v22_0_V_load = load i32* %v22_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v22_0_V_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln70" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:3  %v22_0_V_load = load i32* %v22_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name="v22_0_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:4  %icmp_ln1494 = icmp sgt i32 %v22_0_V_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:5  %shl_ln = call i44 @_ssdm_op_BitConcatenate.i44.i32.i12(i32 %v22_0_V_load, i12 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="45" op_0_bw="44">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:6  %zext_ln1118 = zext i44 %shl_ln to i45

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:7  %sub_ln1118 = sub i45 0, %zext_ln1118

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="45" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:8  %trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i45.i32.i32(i45 %sub_ln1118, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:9  %select_ln74 = select i1 %icmp_ln1494, i32 %v22_0_V_load, i32 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln74"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:10  %icmp_ln1495 = icmp slt i32 %v45_V_0, %select_ln74

]]></Node>
<StgValue><ssdm name="icmp_ln1495"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:11  %select_ln80 = select i1 %icmp_ln1495, i32 %select_ln74, i32 %v45_V_0

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit86.0:12  br label %1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="72" st_id="8" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="73" st_id="9" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="74" st_id="10" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="75" st_id="11" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="76" st_id="12" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="77" st_id="13" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="78" st_id="14" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="79" st_id="15" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="80" st_id="16" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="81" st_id="17" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="82" st_id="18" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="83" st_id="19" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="84" st_id="20" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="85" st_id="21" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="86" st_id="22" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="87" st_id="23" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="88" st_id="24" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="89" st_id="25" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="90" st_id="26" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="91" st_id="27" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="92" st_id="28" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="93" st_id="29" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="94" st_id="30" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="95" st_id="31" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="96" st_id="32" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="97" st_id="33" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="98" st_id="34" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="99" st_id="35" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="100" st_id="36" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="101" st_id="37" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="102" st_id="38" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="103" st_id="39" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:0  %udiv_ln1148 = udiv i32 2130706432, %v45_V_0

]]></Node>
<StgValue><ssdm name="udiv_ln1148"/></StgValue>
</operation>

<operation id="104" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="44" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:1  %zext_ln97 = zext i32 %udiv_ln1148 to i44

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="105" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0:2  br label %0

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="106" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:0  %j1_0_0 = phi i9 [ 0, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %add_ln97, %l_S_j_1_j1_end ]

]]></Node>
<StgValue><ssdm name="j1_0_0"/></StgValue>
</operation>

<operation id="107" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i19 [ 0, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %add_ln97_1, %l_S_j_1_j1_end ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="108" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:2  %phi_urem = phi i9 [ 0, %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0 ], [ %select_ln122, %l_S_j_1_j1_end ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="109" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:3  %add_ln97_1 = add i19 %phi_mul, 683

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="110" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %icmp_ln97 = icmp eq i9 %j1_0_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="111" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 384, i64 384, i64 384)

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="112" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %add_ln97 = add i9 %j1_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="113" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln97, label %l_S_i_0_i2_end, label %l_S_j_1_j1_begin

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="114" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_S_j_1_j1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln97"/></StgValue>
</operation>

<operation id="115" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_S_j_1_j1_begin:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="116" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
l_S_j_1_j1_begin:2  %shl_ln1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %j1_0_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="117" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="9">
<![CDATA[
l_S_j_1_j1_begin:3  %trunc_ln120 = trunc i9 %phi_urem to i6

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="118" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
l_S_j_1_j1_begin:4  %tmp_5 = call i5 @_ssdm_op_PartSelect.i5.i19.i32.i32(i19 %phi_mul, i32 14, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="119" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="5">
<![CDATA[
l_S_j_1_j1_begin:5  %zext_ln120 = zext i5 %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="120" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:6  %v24_0_0_0_addr = getelementptr [16 x i8]* %v24_0_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_0_0_0_addr"/></StgValue>
</operation>

<operation id="121" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:7  %v24_0_1_0_addr = getelementptr [16 x i8]* %v24_0_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_0_1_0_addr"/></StgValue>
</operation>

<operation id="122" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:8  %v24_0_2_0_addr = getelementptr [16 x i8]* %v24_0_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_0_2_0_addr"/></StgValue>
</operation>

<operation id="123" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:9  %v24_0_3_0_addr = getelementptr [16 x i8]* %v24_0_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_0_3_0_addr"/></StgValue>
</operation>

<operation id="124" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:10  %v24_1_0_0_addr = getelementptr [16 x i8]* %v24_1_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_1_0_0_addr"/></StgValue>
</operation>

<operation id="125" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:11  %v24_1_1_0_addr = getelementptr [16 x i8]* %v24_1_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_1_1_0_addr"/></StgValue>
</operation>

<operation id="126" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:12  %v24_1_2_0_addr = getelementptr [16 x i8]* %v24_1_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_1_2_0_addr"/></StgValue>
</operation>

<operation id="127" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:13  %v24_1_3_0_addr = getelementptr [16 x i8]* %v24_1_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_1_3_0_addr"/></StgValue>
</operation>

<operation id="128" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:14  %v24_2_0_0_addr = getelementptr [16 x i8]* %v24_2_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_2_0_0_addr"/></StgValue>
</operation>

<operation id="129" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:15  %v24_2_1_0_addr = getelementptr [16 x i8]* %v24_2_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_2_1_0_addr"/></StgValue>
</operation>

<operation id="130" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:16  %v24_2_2_0_addr = getelementptr [16 x i8]* %v24_2_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_2_2_0_addr"/></StgValue>
</operation>

<operation id="131" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:17  %v24_2_3_0_addr = getelementptr [16 x i8]* %v24_2_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_2_3_0_addr"/></StgValue>
</operation>

<operation id="132" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:18  %v24_3_0_0_addr = getelementptr [16 x i8]* %v24_3_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_3_0_0_addr"/></StgValue>
</operation>

<operation id="133" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:19  %v24_3_1_0_addr = getelementptr [16 x i8]* %v24_3_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_3_1_0_addr"/></StgValue>
</operation>

<operation id="134" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:20  %v24_3_2_0_addr = getelementptr [16 x i8]* %v24_3_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_3_2_0_addr"/></StgValue>
</operation>

<operation id="135" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:21  %v24_3_3_0_addr = getelementptr [16 x i8]* %v24_3_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_3_3_0_addr"/></StgValue>
</operation>

<operation id="136" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:22  %v24_4_0_0_addr = getelementptr [16 x i8]* %v24_4_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_4_0_0_addr"/></StgValue>
</operation>

<operation id="137" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:23  %v24_4_1_0_addr = getelementptr [16 x i8]* %v24_4_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_4_1_0_addr"/></StgValue>
</operation>

<operation id="138" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:24  %v24_4_2_0_addr = getelementptr [16 x i8]* %v24_4_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_4_2_0_addr"/></StgValue>
</operation>

<operation id="139" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:25  %v24_4_3_0_addr = getelementptr [16 x i8]* %v24_4_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_4_3_0_addr"/></StgValue>
</operation>

<operation id="140" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:26  %v24_5_0_0_addr = getelementptr [16 x i8]* %v24_5_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_5_0_0_addr"/></StgValue>
</operation>

<operation id="141" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:27  %v24_5_1_0_addr = getelementptr [16 x i8]* %v24_5_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_5_1_0_addr"/></StgValue>
</operation>

<operation id="142" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:28  %v24_5_2_0_addr = getelementptr [16 x i8]* %v24_5_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_5_2_0_addr"/></StgValue>
</operation>

<operation id="143" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:29  %v24_5_3_0_addr = getelementptr [16 x i8]* %v24_5_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_5_3_0_addr"/></StgValue>
</operation>

<operation id="144" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:30  %v24_6_0_0_addr = getelementptr [16 x i8]* %v24_6_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_6_0_0_addr"/></StgValue>
</operation>

<operation id="145" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:31  %v24_6_1_0_addr = getelementptr [16 x i8]* %v24_6_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_6_1_0_addr"/></StgValue>
</operation>

<operation id="146" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:32  %v24_6_2_0_addr = getelementptr [16 x i8]* %v24_6_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_6_2_0_addr"/></StgValue>
</operation>

<operation id="147" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:33  %v24_6_3_0_addr = getelementptr [16 x i8]* %v24_6_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_6_3_0_addr"/></StgValue>
</operation>

<operation id="148" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:34  %v24_7_0_0_addr = getelementptr [16 x i8]* %v24_7_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_7_0_0_addr"/></StgValue>
</operation>

<operation id="149" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:35  %v24_7_1_0_addr = getelementptr [16 x i8]* %v24_7_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_7_1_0_addr"/></StgValue>
</operation>

<operation id="150" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:36  %v24_7_2_0_addr = getelementptr [16 x i8]* %v24_7_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_7_2_0_addr"/></StgValue>
</operation>

<operation id="151" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:37  %v24_7_3_0_addr = getelementptr [16 x i8]* %v24_7_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_7_3_0_addr"/></StgValue>
</operation>

<operation id="152" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:38  %v24_8_0_0_addr = getelementptr [16 x i8]* %v24_8_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_8_0_0_addr"/></StgValue>
</operation>

<operation id="153" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:39  %v24_8_1_0_addr = getelementptr [16 x i8]* %v24_8_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_8_1_0_addr"/></StgValue>
</operation>

<operation id="154" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:40  %v24_8_2_0_addr = getelementptr [16 x i8]* %v24_8_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_8_2_0_addr"/></StgValue>
</operation>

<operation id="155" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:41  %v24_8_3_0_addr = getelementptr [16 x i8]* %v24_8_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_8_3_0_addr"/></StgValue>
</operation>

<operation id="156" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:42  %v24_9_0_0_addr = getelementptr [16 x i8]* %v24_9_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_9_0_0_addr"/></StgValue>
</operation>

<operation id="157" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:43  %v24_9_1_0_addr = getelementptr [16 x i8]* %v24_9_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_9_1_0_addr"/></StgValue>
</operation>

<operation id="158" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:44  %v24_9_2_0_addr = getelementptr [16 x i8]* %v24_9_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_9_2_0_addr"/></StgValue>
</operation>

<operation id="159" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:45  %v24_9_3_0_addr = getelementptr [16 x i8]* %v24_9_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_9_3_0_addr"/></StgValue>
</operation>

<operation id="160" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:46  %v24_10_0_0_addr = getelementptr [16 x i8]* %v24_10_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_10_0_0_addr"/></StgValue>
</operation>

<operation id="161" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:47  %v24_10_1_0_addr = getelementptr [16 x i8]* %v24_10_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_10_1_0_addr"/></StgValue>
</operation>

<operation id="162" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:48  %v24_10_2_0_addr = getelementptr [16 x i8]* %v24_10_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_10_2_0_addr"/></StgValue>
</operation>

<operation id="163" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:49  %v24_10_3_0_addr = getelementptr [16 x i8]* %v24_10_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_10_3_0_addr"/></StgValue>
</operation>

<operation id="164" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:50  %v24_11_0_0_addr = getelementptr [16 x i8]* %v24_11_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_11_0_0_addr"/></StgValue>
</operation>

<operation id="165" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:51  %v24_11_1_0_addr = getelementptr [16 x i8]* %v24_11_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_11_1_0_addr"/></StgValue>
</operation>

<operation id="166" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:52  %v24_11_2_0_addr = getelementptr [16 x i8]* %v24_11_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_11_2_0_addr"/></StgValue>
</operation>

<operation id="167" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:53  %v24_11_3_0_addr = getelementptr [16 x i8]* %v24_11_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_11_3_0_addr"/></StgValue>
</operation>

<operation id="168" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:54  %v24_12_0_0_addr = getelementptr [16 x i8]* %v24_12_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_12_0_0_addr"/></StgValue>
</operation>

<operation id="169" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:55  %v24_12_1_0_addr = getelementptr [16 x i8]* %v24_12_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_12_1_0_addr"/></StgValue>
</operation>

<operation id="170" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:56  %v24_12_2_0_addr = getelementptr [16 x i8]* %v24_12_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_12_2_0_addr"/></StgValue>
</operation>

<operation id="171" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:57  %v24_12_3_0_addr = getelementptr [16 x i8]* %v24_12_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_12_3_0_addr"/></StgValue>
</operation>

<operation id="172" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:58  %v24_13_0_0_addr = getelementptr [16 x i8]* %v24_13_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_13_0_0_addr"/></StgValue>
</operation>

<operation id="173" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:59  %v24_13_1_0_addr = getelementptr [16 x i8]* %v24_13_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_13_1_0_addr"/></StgValue>
</operation>

<operation id="174" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:60  %v24_13_2_0_addr = getelementptr [16 x i8]* %v24_13_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_13_2_0_addr"/></StgValue>
</operation>

<operation id="175" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:61  %v24_13_3_0_addr = getelementptr [16 x i8]* %v24_13_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_13_3_0_addr"/></StgValue>
</operation>

<operation id="176" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:62  %v24_14_0_0_addr = getelementptr [16 x i8]* %v24_14_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_14_0_0_addr"/></StgValue>
</operation>

<operation id="177" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:63  %v24_14_1_0_addr = getelementptr [16 x i8]* %v24_14_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_14_1_0_addr"/></StgValue>
</operation>

<operation id="178" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:64  %v24_14_2_0_addr = getelementptr [16 x i8]* %v24_14_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_14_2_0_addr"/></StgValue>
</operation>

<operation id="179" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:65  %v24_14_3_0_addr = getelementptr [16 x i8]* %v24_14_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_14_3_0_addr"/></StgValue>
</operation>

<operation id="180" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:66  %v24_15_0_0_addr = getelementptr [16 x i8]* %v24_15_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_15_0_0_addr"/></StgValue>
</operation>

<operation id="181" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:67  %v24_15_1_0_addr = getelementptr [16 x i8]* %v24_15_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_15_1_0_addr"/></StgValue>
</operation>

<operation id="182" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:68  %v24_15_2_0_addr = getelementptr [16 x i8]* %v24_15_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_15_2_0_addr"/></StgValue>
</operation>

<operation id="183" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:69  %v24_15_3_0_addr = getelementptr [16 x i8]* %v24_15_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_15_3_0_addr"/></StgValue>
</operation>

<operation id="184" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:70  %v24_16_0_0_addr = getelementptr [16 x i8]* %v24_16_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_16_0_0_addr"/></StgValue>
</operation>

<operation id="185" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:71  %v24_16_1_0_addr = getelementptr [16 x i8]* %v24_16_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_16_1_0_addr"/></StgValue>
</operation>

<operation id="186" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:72  %v24_16_2_0_addr = getelementptr [16 x i8]* %v24_16_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_16_2_0_addr"/></StgValue>
</operation>

<operation id="187" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:73  %v24_16_3_0_addr = getelementptr [16 x i8]* %v24_16_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_16_3_0_addr"/></StgValue>
</operation>

<operation id="188" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:74  %v24_17_0_0_addr = getelementptr [16 x i8]* %v24_17_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_17_0_0_addr"/></StgValue>
</operation>

<operation id="189" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:75  %v24_17_1_0_addr = getelementptr [16 x i8]* %v24_17_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_17_1_0_addr"/></StgValue>
</operation>

<operation id="190" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:76  %v24_17_2_0_addr = getelementptr [16 x i8]* %v24_17_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_17_2_0_addr"/></StgValue>
</operation>

<operation id="191" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:77  %v24_17_3_0_addr = getelementptr [16 x i8]* %v24_17_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_17_3_0_addr"/></StgValue>
</operation>

<operation id="192" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:78  %v24_18_0_0_addr = getelementptr [16 x i8]* %v24_18_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_18_0_0_addr"/></StgValue>
</operation>

<operation id="193" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:79  %v24_18_1_0_addr = getelementptr [16 x i8]* %v24_18_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_18_1_0_addr"/></StgValue>
</operation>

<operation id="194" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:80  %v24_18_2_0_addr = getelementptr [16 x i8]* %v24_18_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_18_2_0_addr"/></StgValue>
</operation>

<operation id="195" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:81  %v24_18_3_0_addr = getelementptr [16 x i8]* %v24_18_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_18_3_0_addr"/></StgValue>
</operation>

<operation id="196" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:82  %v24_19_0_0_addr = getelementptr [16 x i8]* %v24_19_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_19_0_0_addr"/></StgValue>
</operation>

<operation id="197" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:83  %v24_19_1_0_addr = getelementptr [16 x i8]* %v24_19_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_19_1_0_addr"/></StgValue>
</operation>

<operation id="198" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:84  %v24_19_2_0_addr = getelementptr [16 x i8]* %v24_19_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_19_2_0_addr"/></StgValue>
</operation>

<operation id="199" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:85  %v24_19_3_0_addr = getelementptr [16 x i8]* %v24_19_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_19_3_0_addr"/></StgValue>
</operation>

<operation id="200" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:86  %v24_20_0_0_addr = getelementptr [16 x i8]* %v24_20_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_20_0_0_addr"/></StgValue>
</operation>

<operation id="201" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:87  %v24_20_1_0_addr = getelementptr [16 x i8]* %v24_20_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_20_1_0_addr"/></StgValue>
</operation>

<operation id="202" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:88  %v24_20_2_0_addr = getelementptr [16 x i8]* %v24_20_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_20_2_0_addr"/></StgValue>
</operation>

<operation id="203" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:89  %v24_20_3_0_addr = getelementptr [16 x i8]* %v24_20_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_20_3_0_addr"/></StgValue>
</operation>

<operation id="204" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:90  %v24_21_0_0_addr = getelementptr [16 x i8]* %v24_21_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_21_0_0_addr"/></StgValue>
</operation>

<operation id="205" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:91  %v24_21_1_0_addr = getelementptr [16 x i8]* %v24_21_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_21_1_0_addr"/></StgValue>
</operation>

<operation id="206" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:92  %v24_21_2_0_addr = getelementptr [16 x i8]* %v24_21_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_21_2_0_addr"/></StgValue>
</operation>

<operation id="207" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:93  %v24_21_3_0_addr = getelementptr [16 x i8]* %v24_21_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_21_3_0_addr"/></StgValue>
</operation>

<operation id="208" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:94  %v24_22_0_0_addr = getelementptr [16 x i8]* %v24_22_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_22_0_0_addr"/></StgValue>
</operation>

<operation id="209" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:95  %v24_22_1_0_addr = getelementptr [16 x i8]* %v24_22_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_22_1_0_addr"/></StgValue>
</operation>

<operation id="210" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:96  %v24_22_2_0_addr = getelementptr [16 x i8]* %v24_22_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_22_2_0_addr"/></StgValue>
</operation>

<operation id="211" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:97  %v24_22_3_0_addr = getelementptr [16 x i8]* %v24_22_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_22_3_0_addr"/></StgValue>
</operation>

<operation id="212" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:98  %v24_23_0_0_addr = getelementptr [16 x i8]* %v24_23_0_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_23_0_0_addr"/></StgValue>
</operation>

<operation id="213" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:99  %v24_23_1_0_addr = getelementptr [16 x i8]* %v24_23_1_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_23_1_0_addr"/></StgValue>
</operation>

<operation id="214" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:100  %v24_23_2_0_addr = getelementptr [16 x i8]* %v24_23_2_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_23_2_0_addr"/></StgValue>
</operation>

<operation id="215" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_S_j_1_j1_begin:101  %v24_23_3_0_addr = getelementptr [16 x i8]* %v24_23_3_0, i64 0, i64 %zext_ln120

]]></Node>
<StgValue><ssdm name="v24_23_3_0_addr"/></StgValue>
</operation>

<operation id="216" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_1_j1_begin:102  br label %2

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="217" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_i_0_i2_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="218" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32">
<![CDATA[
l_S_i_0_i2_end:1  ret i32 %udiv_ln1148

]]></Node>
<StgValue><ssdm name="ret_ln124"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="219" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %l_0_0 = phi i3 [ 0, %l_S_j_1_j1_begin ], [ %add_ln98, %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048 ]

]]></Node>
<StgValue><ssdm name="l_0_0"/></StgValue>
</operation>

<operation id="220" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="3">
<![CDATA[
:1  %zext_ln98 = zext i3 %l_0_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="221" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln98 = icmp eq i3 %l_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="222" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="223" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %add_ln98 = add i3 %l_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="224" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln98, label %l_S_j_1_j1_end, label %_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="225" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:1  %add_ln99 = add i11 %zext_ln98, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln99"/></StgValue>
</operation>

<operation id="226" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:2  %zext_ln99 = zext i11 %add_ln99 to i64

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="227" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:3  %v22_0_V_addr_1 = getelementptr [1536 x i32]* %v22_0_V, i64 0, i64 %zext_ln99

]]></Node>
<StgValue><ssdm name="v22_0_V_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:4  %v22_0_V_load_1 = load i32* %v22_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v22_0_V_load_1"/></StgValue>
</operation>

<operation id="229" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="3">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:25  %trunc_ln120_1 = trunc i3 %l_0_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln120_1"/></StgValue>
</operation>

<operation id="230" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_S_j_1_j1_end:0  %add_ln122 = add i9 %phi_urem, 1

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="231" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_S_j_1_j1_end:1  %icmp_ln122 = icmp ult i9 %add_ln122, 24

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="232" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
l_S_j_1_j1_end:2  %select_ln122 = select i1 %icmp_ln122, i9 %add_ln122, i9 0

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="233" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_S_j_1_j1_end:3  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="234" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
l_S_j_1_j1_end:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="235" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:4  %v22_0_V_load_1 = load i32* %v22_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v22_0_V_load_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="236" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="44" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:5  %sext_ln1118 = sext i32 %v22_0_V_load_1 to i44

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="237" st_id="43" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:6  %mul_ln1118 = mul i44 %sext_ln1118, %zext_ln97

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="238" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="44" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:7  %trunc_ln708_3 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %mul_ln1118, i32 12, i32 43)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="239" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:8  %icmp_ln1494_1 = icmp sgt i32 %trunc_ln708_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="240" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:9  %select_ln105 = select i1 %icmp_ln1494_1, i32 2048, i32 -2048

]]></Node>
<StgValue><ssdm name="select_ln105"/></StgValue>
</operation>

<operation id="241" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:10  %add_ln105 = add i32 %trunc_ln708_3, %select_ln105

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="242" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:11  %p_Result_s = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %add_ln105, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="243" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:12  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln105, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="244" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:13  %trunc_ln851 = trunc i32 %add_ln105 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="245" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:14  %icmp_ln851 = icmp eq i12 %trunc_ln851, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="246" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:15  %add_ln700 = add i20 1, %p_Result_s

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="247" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:16  %select_ln851 = select i1 %icmp_ln851, i20 %p_Result_s, i20 %add_ln700

]]></Node>
<StgValue><ssdm name="select_ln851"/></StgValue>
</operation>

<operation id="248" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:17  %select_ln850 = select i1 %tmp_6, i20 %select_ln851, i20 %p_Result_s

]]></Node>
<StgValue><ssdm name="select_ln850"/></StgValue>
</operation>

<operation id="249" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:19  %tmp_7 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %select_ln850, i32 7, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="250" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="251" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:18  %icmp_ln111 = icmp slt i20 %select_ln850, -128

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="252" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:20  %icmp_ln113 = icmp sgt i13 %tmp_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln113"/></StgValue>
</operation>

<operation id="253" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:21  %trunc_ln116 = trunc i20 %select_ln850 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="254" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:22  %select_ln116 = select i1 %icmp_ln111, i8 -128, i8 127

]]></Node>
<StgValue><ssdm name="select_ln116"/></StgValue>
</operation>

<operation id="255" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:23  %or_ln116 = or i1 %icmp_ln111, %icmp_ln113

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="256" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:24  %select_ln116_1 = select i1 %or_ln116, i8 %select_ln116, i8 %trunc_ln116

]]></Node>
<StgValue><ssdm name="select_ln116_1"/></StgValue>
</operation>

<operation id="257" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi20EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi64ELi40ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv:26  switch i6 %trunc_ln120, label %branch23 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="258" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch22:0  switch i2 %trunc_ln120_1, label %branch91 [
    i2 0, label %branch88
    i2 1, label %branch89
    i2 -2, label %branch90
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="259" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="22"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch90:0  store i8 %select_ln116_1, i8* %v24_22_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="260" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="22"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %branch22239

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="261" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="22"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch89:0  store i8 %select_ln116_1, i8* %v24_22_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="262" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="22"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %branch22239

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="263" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="22"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch88:0  store i8 %select_ln116_1, i8* %v24_22_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="264" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="22"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %branch22239

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="265" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="22"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch91:0  store i8 %select_ln116_1, i8* %v24_22_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="266" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="22"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %branch22239

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="267" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch22239:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="268" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch21:0  switch i2 %trunc_ln120_1, label %branch87 [
    i2 0, label %branch84
    i2 1, label %branch85
    i2 -2, label %branch86
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="269" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="21"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch86:0  store i8 %select_ln116_1, i8* %v24_21_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="270" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="21"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %branch21233

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="271" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="21"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch85:0  store i8 %select_ln116_1, i8* %v24_21_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="272" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="21"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %branch21233

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="273" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="21"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch84:0  store i8 %select_ln116_1, i8* %v24_21_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="274" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="21"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %branch21233

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="275" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="21"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch87:0  store i8 %select_ln116_1, i8* %v24_21_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="276" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="21"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %branch21233

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="277" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch21233:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="278" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch20:0  switch i2 %trunc_ln120_1, label %branch83 [
    i2 0, label %branch80
    i2 1, label %branch81
    i2 -2, label %branch82
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="279" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="20"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch82:0  store i8 %select_ln116_1, i8* %v24_20_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="280" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="20"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %branch20227

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="281" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="20"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch81:0  store i8 %select_ln116_1, i8* %v24_20_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="282" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="20"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %branch20227

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="283" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="20"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch80:0  store i8 %select_ln116_1, i8* %v24_20_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="284" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="20"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %branch20227

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="285" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="20"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch83:0  store i8 %select_ln116_1, i8* %v24_20_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="286" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="20"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %branch20227

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="287" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch20227:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="288" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch19:0  switch i2 %trunc_ln120_1, label %branch79 [
    i2 0, label %branch76
    i2 1, label %branch77
    i2 -2, label %branch78
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="289" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="19"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch78:0  store i8 %select_ln116_1, i8* %v24_19_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="290" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="19"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %branch19221

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="291" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="19"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch77:0  store i8 %select_ln116_1, i8* %v24_19_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="292" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="19"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %branch19221

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="293" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="19"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch76:0  store i8 %select_ln116_1, i8* %v24_19_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="294" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="19"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %branch19221

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="295" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="19"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch79:0  store i8 %select_ln116_1, i8* %v24_19_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="296" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="19"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %branch19221

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="297" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
branch19221:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="298" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch18:0  switch i2 %trunc_ln120_1, label %branch75 [
    i2 0, label %branch72
    i2 1, label %branch73
    i2 -2, label %branch74
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="299" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="18"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch74:0  store i8 %select_ln116_1, i8* %v24_18_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="300" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="18"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %branch18215

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="301" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="18"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch73:0  store i8 %select_ln116_1, i8* %v24_18_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="302" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="18"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %branch18215

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="303" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="18"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch72:0  store i8 %select_ln116_1, i8* %v24_18_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="304" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="18"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %branch18215

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="305" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="18"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch75:0  store i8 %select_ln116_1, i8* %v24_18_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="306" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="18"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %branch18215

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="307" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="0">
<![CDATA[
branch18215:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="308" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch17:0  switch i2 %trunc_ln120_1, label %branch71 [
    i2 0, label %branch68
    i2 1, label %branch69
    i2 -2, label %branch70
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="309" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="17"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch70:0  store i8 %select_ln116_1, i8* %v24_17_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="310" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="17"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %branch17209

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="311" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="17"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch69:0  store i8 %select_ln116_1, i8* %v24_17_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="312" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="17"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %branch17209

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="313" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="17"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch68:0  store i8 %select_ln116_1, i8* %v24_17_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="314" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="17"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %branch17209

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="315" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="17"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch71:0  store i8 %select_ln116_1, i8* %v24_17_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="316" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="17"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %branch17209

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="317" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch17209:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="318" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch16:0  switch i2 %trunc_ln120_1, label %branch67 [
    i2 0, label %branch64
    i2 1, label %branch65
    i2 -2, label %branch66
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="319" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="16"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch66:0  store i8 %select_ln116_1, i8* %v24_16_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="320" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="16"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %branch16203

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="321" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="16"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch65:0  store i8 %select_ln116_1, i8* %v24_16_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="322" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="16"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %branch16203

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="323" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="16"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch64:0  store i8 %select_ln116_1, i8* %v24_16_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="324" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="16"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %branch16203

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="325" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="16"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch67:0  store i8 %select_ln116_1, i8* %v24_16_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="326" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="16"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %branch16203

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="327" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch16203:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="328" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch15:0  switch i2 %trunc_ln120_1, label %branch63 [
    i2 0, label %branch60
    i2 1, label %branch61
    i2 -2, label %branch62
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="329" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="15"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch62:0  store i8 %select_ln116_1, i8* %v24_15_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="330" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="15"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %branch15197

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="331" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="15"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch61:0  store i8 %select_ln116_1, i8* %v24_15_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="332" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="15"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %branch15197

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="333" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="15"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch60:0  store i8 %select_ln116_1, i8* %v24_15_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="334" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="15"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %branch15197

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="335" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="15"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch63:0  store i8 %select_ln116_1, i8* %v24_15_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="336" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="15"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %branch15197

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="337" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
branch15197:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="338" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch14:0  switch i2 %trunc_ln120_1, label %branch59 [
    i2 0, label %branch56
    i2 1, label %branch57
    i2 -2, label %branch58
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="339" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="14"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch58:0  store i8 %select_ln116_1, i8* %v24_14_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="340" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="14"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %branch14191

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="341" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="14"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch57:0  store i8 %select_ln116_1, i8* %v24_14_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="342" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="14"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %branch14191

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="343" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="14"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch56:0  store i8 %select_ln116_1, i8* %v24_14_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="344" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="14"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %branch14191

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="345" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="14"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch59:0  store i8 %select_ln116_1, i8* %v24_14_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="346" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="14"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %branch14191

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="347" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch14191:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="348" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch13:0  switch i2 %trunc_ln120_1, label %branch55 [
    i2 0, label %branch52
    i2 1, label %branch53
    i2 -2, label %branch54
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="349" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="13"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch54:0  store i8 %select_ln116_1, i8* %v24_13_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="350" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="13"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %branch13185

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="351" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="13"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch53:0  store i8 %select_ln116_1, i8* %v24_13_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="352" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="13"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch13185

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="353" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="13"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch52:0  store i8 %select_ln116_1, i8* %v24_13_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="354" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="13"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch13185

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="355" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="13"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch55:0  store i8 %select_ln116_1, i8* %v24_13_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="356" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="13"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %branch13185

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="357" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
branch13185:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="358" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch12:0  switch i2 %trunc_ln120_1, label %branch51 [
    i2 0, label %branch48
    i2 1, label %branch49
    i2 -2, label %branch50
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="359" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="12"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch50:0  store i8 %select_ln116_1, i8* %v24_12_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="360" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="12"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %branch12179

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="361" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="12"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch49:0  store i8 %select_ln116_1, i8* %v24_12_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="362" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="12"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch12179

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="363" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="12"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch48:0  store i8 %select_ln116_1, i8* %v24_12_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="364" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="12"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %branch12179

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="365" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="12"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch51:0  store i8 %select_ln116_1, i8* %v24_12_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="366" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="12"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %branch12179

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="367" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch12179:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="368" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch11:0  switch i2 %trunc_ln120_1, label %branch47 [
    i2 0, label %branch44
    i2 1, label %branch45
    i2 -2, label %branch46
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="369" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="11"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch46:0  store i8 %select_ln116_1, i8* %v24_11_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="370" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="11"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %branch11173

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="371" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="11"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch45:0  store i8 %select_ln116_1, i8* %v24_11_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="372" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="11"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %branch11173

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="373" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="11"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch44:0  store i8 %select_ln116_1, i8* %v24_11_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="374" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="11"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %branch11173

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="375" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="11"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch47:0  store i8 %select_ln116_1, i8* %v24_11_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="376" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="11"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %branch11173

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="377" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
branch11173:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="378" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch10:0  switch i2 %trunc_ln120_1, label %branch43 [
    i2 0, label %branch40
    i2 1, label %branch41
    i2 -2, label %branch42
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="379" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="10"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch42:0  store i8 %select_ln116_1, i8* %v24_10_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="380" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="10"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %branch10167

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="381" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="10"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch41:0  store i8 %select_ln116_1, i8* %v24_10_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="382" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="10"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %branch10167

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="383" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="10"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch40:0  store i8 %select_ln116_1, i8* %v24_10_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="384" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="10"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %branch10167

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="385" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="10"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch43:0  store i8 %select_ln116_1, i8* %v24_10_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="386" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="10"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %branch10167

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="387" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
branch10167:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="388" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch9:0  switch i2 %trunc_ln120_1, label %branch39 [
    i2 0, label %branch36
    i2 1, label %branch37
    i2 -2, label %branch38
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="389" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="9"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch38:0  store i8 %select_ln116_1, i8* %v24_9_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="390" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="9"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %branch9161

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="391" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="9"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch37:0  store i8 %select_ln116_1, i8* %v24_9_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="392" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="9"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %branch9161

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="393" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="9"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch36:0  store i8 %select_ln116_1, i8* %v24_9_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="394" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="9"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %branch9161

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="395" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="9"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch39:0  store i8 %select_ln116_1, i8* %v24_9_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="396" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="9"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %branch9161

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="397" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0">
<![CDATA[
branch9161:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="398" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch8:0  switch i2 %trunc_ln120_1, label %branch35 [
    i2 0, label %branch32
    i2 1, label %branch33
    i2 -2, label %branch34
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="399" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="8"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch34:0  store i8 %select_ln116_1, i8* %v24_8_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="400" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="8"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %branch8155

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="401" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="8"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch33:0  store i8 %select_ln116_1, i8* %v24_8_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="402" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="8"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %branch8155

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="403" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="8"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch32:0  store i8 %select_ln116_1, i8* %v24_8_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="404" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="8"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %branch8155

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="405" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="8"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch35:0  store i8 %select_ln116_1, i8* %v24_8_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="406" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="8"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %branch8155

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="407" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0">
<![CDATA[
branch8155:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="408" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch7:0  switch i2 %trunc_ln120_1, label %branch31 [
    i2 0, label %branch28
    i2 1, label %branch29
    i2 -2, label %branch30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="409" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="7"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch30:0  store i8 %select_ln116_1, i8* %v24_7_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="410" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="7"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %branch7149

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="411" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="7"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch29:0  store i8 %select_ln116_1, i8* %v24_7_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="412" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="7"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %branch7149

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="7"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch28:0  store i8 %select_ln116_1, i8* %v24_7_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="7"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %branch7149

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="7"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch31:0  store i8 %select_ln116_1, i8* %v24_7_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="416" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="7"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %branch7149

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="417" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch7149:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="418" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch6:0  switch i2 %trunc_ln120_1, label %branch27 [
    i2 0, label %branch24
    i2 1, label %branch25
    i2 -2, label %branch26
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="419" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="6"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch26:0  store i8 %select_ln116_1, i8* %v24_6_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="420" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="6"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch6143

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="421" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="6"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch25:0  store i8 %select_ln116_1, i8* %v24_6_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="422" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="6"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %branch6143

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="423" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="6"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch24:0  store i8 %select_ln116_1, i8* %v24_6_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="424" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="6"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %branch6143

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="425" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="6"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch27:0  store i8 %select_ln116_1, i8* %v24_6_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="426" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="6"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch6143

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="427" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
branch6143:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="428" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch5:0  switch i2 %trunc_ln120_1, label %branch23137 [
    i2 0, label %branch20134
    i2 1, label %branch21135
    i2 -2, label %branch22136
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="429" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="5"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch22136:0  store i8 %select_ln116_1, i8* %v24_5_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="430" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="5"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch22136:1  br label %branch5133

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="431" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="5"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch21135:0  store i8 %select_ln116_1, i8* %v24_5_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="432" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="5"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0">
<![CDATA[
branch21135:1  br label %branch5133

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="433" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="5"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch20134:0  store i8 %select_ln116_1, i8* %v24_5_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="434" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="5"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="0">
<![CDATA[
branch20134:1  br label %branch5133

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="435" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="5"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch23137:0  store i8 %select_ln116_1, i8* %v24_5_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="436" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="5"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
branch23137:1  br label %branch5133

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="437" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
branch5133:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="438" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch4:0  switch i2 %trunc_ln120_1, label %branch19127 [
    i2 0, label %branch16124
    i2 1, label %branch17125
    i2 -2, label %branch18126
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="439" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="4"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch18126:0  store i8 %select_ln116_1, i8* %v24_4_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="440" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="4"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
branch18126:1  br label %branch4123

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="441" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="4"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch17125:0  store i8 %select_ln116_1, i8* %v24_4_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="442" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="4"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
branch17125:1  br label %branch4123

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="443" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="4"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch16124:0  store i8 %select_ln116_1, i8* %v24_4_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="444" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="4"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
branch16124:1  br label %branch4123

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="445" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="4"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch19127:0  store i8 %select_ln116_1, i8* %v24_4_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="446" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="4"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0">
<![CDATA[
branch19127:1  br label %branch4123

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="447" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0">
<![CDATA[
branch4123:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="448" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch3:0  switch i2 %trunc_ln120_1, label %branch15117 [
    i2 0, label %branch12114
    i2 1, label %branch13115
    i2 -2, label %branch14116
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="449" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="3"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch14116:0  store i8 %select_ln116_1, i8* %v24_3_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="450" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="3"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
branch14116:1  br label %branch3113

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="451" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="3"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch13115:0  store i8 %select_ln116_1, i8* %v24_3_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="452" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="3"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch13115:1  br label %branch3113

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="453" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="3"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch12114:0  store i8 %select_ln116_1, i8* %v24_3_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="454" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="3"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
branch12114:1  br label %branch3113

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="455" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="3"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch15117:0  store i8 %select_ln116_1, i8* %v24_3_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="456" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="3"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
branch15117:1  br label %branch3113

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="457" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch3113:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="458" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch2:0  switch i2 %trunc_ln120_1, label %branch11107 [
    i2 0, label %branch8104
    i2 1, label %branch9105
    i2 -2, label %branch10106
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="459" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="2"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch10106:0  store i8 %select_ln116_1, i8* %v24_2_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="460" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="2"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0">
<![CDATA[
branch10106:1  br label %branch2103

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="461" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="2"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch9105:0  store i8 %select_ln116_1, i8* %v24_2_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="462" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="2"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch9105:1  br label %branch2103

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="463" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="2"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch8104:0  store i8 %select_ln116_1, i8* %v24_2_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="464" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="2"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch8104:1  br label %branch2103

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="465" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="2"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch11107:0  store i8 %select_ln116_1, i8* %v24_2_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="466" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="2"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
branch11107:1  br label %branch2103

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="467" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch2103:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="468" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch1:0  switch i2 %trunc_ln120_1, label %branch797 [
    i2 0, label %branch494
    i2 1, label %branch595
    i2 -2, label %branch696
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="469" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="1"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch696:0  store i8 %select_ln116_1, i8* %v24_1_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="470" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="1"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
branch696:1  br label %branch193

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="471" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="1"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch595:0  store i8 %select_ln116_1, i8* %v24_1_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="472" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="1"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
branch595:1  br label %branch193

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="473" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="1"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch494:0  store i8 %select_ln116_1, i8* %v24_1_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="474" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="1"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
branch494:1  br label %branch193

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="475" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="1"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch797:0  store i8 %select_ln116_1, i8* %v24_1_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="476" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="1"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch797:1  br label %branch193

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="477" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch193:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="478" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch0:0  switch i2 %trunc_ln120_1, label %branch388 [
    i2 0, label %branch085
    i2 1, label %branch186
    i2 -2, label %branch287
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="479" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="0"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch287:0  store i8 %select_ln116_1, i8* %v24_0_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="480" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="0"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
branch287:1  br label %branch084

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="481" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="0"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch186:0  store i8 %select_ln116_1, i8* %v24_0_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="482" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="0"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %branch084

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="483" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="0"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch085:0  store i8 %select_ln116_1, i8* %v24_0_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="484" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="0"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
branch085:1  br label %branch084

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="485" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="0"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch388:0  store i8 %select_ln116_1, i8* %v24_0_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="486" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="0"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
branch388:1  br label %branch084

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="487" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0">
<![CDATA[
branch084:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="488" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
<literal name="trunc_ln120" val="!9"/>
<literal name="trunc_ln120" val="!10"/>
<literal name="trunc_ln120" val="!11"/>
<literal name="trunc_ln120" val="!12"/>
<literal name="trunc_ln120" val="!13"/>
<literal name="trunc_ln120" val="!14"/>
<literal name="trunc_ln120" val="!15"/>
<literal name="trunc_ln120" val="!16"/>
<literal name="trunc_ln120" val="!17"/>
<literal name="trunc_ln120" val="!18"/>
<literal name="trunc_ln120" val="!19"/>
<literal name="trunc_ln120" val="!20"/>
<literal name="trunc_ln120" val="!21"/>
<literal name="trunc_ln120" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
branch23:0  switch i2 %trunc_ln120_1, label %branch95 [
    i2 0, label %branch92
    i2 1, label %branch93
    i2 -2, label %branch94
  ]

]]></Node>
<StgValue><ssdm name="switch_ln120"/></StgValue>
</operation>

<operation id="489" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
<literal name="trunc_ln120" val="!9"/>
<literal name="trunc_ln120" val="!10"/>
<literal name="trunc_ln120" val="!11"/>
<literal name="trunc_ln120" val="!12"/>
<literal name="trunc_ln120" val="!13"/>
<literal name="trunc_ln120" val="!14"/>
<literal name="trunc_ln120" val="!15"/>
<literal name="trunc_ln120" val="!16"/>
<literal name="trunc_ln120" val="!17"/>
<literal name="trunc_ln120" val="!18"/>
<literal name="trunc_ln120" val="!19"/>
<literal name="trunc_ln120" val="!20"/>
<literal name="trunc_ln120" val="!21"/>
<literal name="trunc_ln120" val="!22"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch94:0  store i8 %select_ln116_1, i8* %v24_23_2_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="490" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
<literal name="trunc_ln120" val="!9"/>
<literal name="trunc_ln120" val="!10"/>
<literal name="trunc_ln120" val="!11"/>
<literal name="trunc_ln120" val="!12"/>
<literal name="trunc_ln120" val="!13"/>
<literal name="trunc_ln120" val="!14"/>
<literal name="trunc_ln120" val="!15"/>
<literal name="trunc_ln120" val="!16"/>
<literal name="trunc_ln120" val="!17"/>
<literal name="trunc_ln120" val="!18"/>
<literal name="trunc_ln120" val="!19"/>
<literal name="trunc_ln120" val="!20"/>
<literal name="trunc_ln120" val="!21"/>
<literal name="trunc_ln120" val="!22"/>
<literal name="trunc_ln120_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %branch23245

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="491" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
<literal name="trunc_ln120" val="!9"/>
<literal name="trunc_ln120" val="!10"/>
<literal name="trunc_ln120" val="!11"/>
<literal name="trunc_ln120" val="!12"/>
<literal name="trunc_ln120" val="!13"/>
<literal name="trunc_ln120" val="!14"/>
<literal name="trunc_ln120" val="!15"/>
<literal name="trunc_ln120" val="!16"/>
<literal name="trunc_ln120" val="!17"/>
<literal name="trunc_ln120" val="!18"/>
<literal name="trunc_ln120" val="!19"/>
<literal name="trunc_ln120" val="!20"/>
<literal name="trunc_ln120" val="!21"/>
<literal name="trunc_ln120" val="!22"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch93:0  store i8 %select_ln116_1, i8* %v24_23_1_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="492" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
<literal name="trunc_ln120" val="!9"/>
<literal name="trunc_ln120" val="!10"/>
<literal name="trunc_ln120" val="!11"/>
<literal name="trunc_ln120" val="!12"/>
<literal name="trunc_ln120" val="!13"/>
<literal name="trunc_ln120" val="!14"/>
<literal name="trunc_ln120" val="!15"/>
<literal name="trunc_ln120" val="!16"/>
<literal name="trunc_ln120" val="!17"/>
<literal name="trunc_ln120" val="!18"/>
<literal name="trunc_ln120" val="!19"/>
<literal name="trunc_ln120" val="!20"/>
<literal name="trunc_ln120" val="!21"/>
<literal name="trunc_ln120" val="!22"/>
<literal name="trunc_ln120_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %branch23245

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="493" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
<literal name="trunc_ln120" val="!9"/>
<literal name="trunc_ln120" val="!10"/>
<literal name="trunc_ln120" val="!11"/>
<literal name="trunc_ln120" val="!12"/>
<literal name="trunc_ln120" val="!13"/>
<literal name="trunc_ln120" val="!14"/>
<literal name="trunc_ln120" val="!15"/>
<literal name="trunc_ln120" val="!16"/>
<literal name="trunc_ln120" val="!17"/>
<literal name="trunc_ln120" val="!18"/>
<literal name="trunc_ln120" val="!19"/>
<literal name="trunc_ln120" val="!20"/>
<literal name="trunc_ln120" val="!21"/>
<literal name="trunc_ln120" val="!22"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch92:0  store i8 %select_ln116_1, i8* %v24_23_0_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="494" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
<literal name="trunc_ln120" val="!9"/>
<literal name="trunc_ln120" val="!10"/>
<literal name="trunc_ln120" val="!11"/>
<literal name="trunc_ln120" val="!12"/>
<literal name="trunc_ln120" val="!13"/>
<literal name="trunc_ln120" val="!14"/>
<literal name="trunc_ln120" val="!15"/>
<literal name="trunc_ln120" val="!16"/>
<literal name="trunc_ln120" val="!17"/>
<literal name="trunc_ln120" val="!18"/>
<literal name="trunc_ln120" val="!19"/>
<literal name="trunc_ln120" val="!20"/>
<literal name="trunc_ln120" val="!21"/>
<literal name="trunc_ln120" val="!22"/>
<literal name="trunc_ln120_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %branch23245

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="495" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
<literal name="trunc_ln120" val="!9"/>
<literal name="trunc_ln120" val="!10"/>
<literal name="trunc_ln120" val="!11"/>
<literal name="trunc_ln120" val="!12"/>
<literal name="trunc_ln120" val="!13"/>
<literal name="trunc_ln120" val="!14"/>
<literal name="trunc_ln120" val="!15"/>
<literal name="trunc_ln120" val="!16"/>
<literal name="trunc_ln120" val="!17"/>
<literal name="trunc_ln120" val="!18"/>
<literal name="trunc_ln120" val="!19"/>
<literal name="trunc_ln120" val="!20"/>
<literal name="trunc_ln120" val="!21"/>
<literal name="trunc_ln120" val="!22"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
branch95:0  store i8 %select_ln116_1, i8* %v24_23_3_0_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="496" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
<literal name="trunc_ln120" val="!9"/>
<literal name="trunc_ln120" val="!10"/>
<literal name="trunc_ln120" val="!11"/>
<literal name="trunc_ln120" val="!12"/>
<literal name="trunc_ln120" val="!13"/>
<literal name="trunc_ln120" val="!14"/>
<literal name="trunc_ln120" val="!15"/>
<literal name="trunc_ln120" val="!16"/>
<literal name="trunc_ln120" val="!17"/>
<literal name="trunc_ln120" val="!18"/>
<literal name="trunc_ln120" val="!19"/>
<literal name="trunc_ln120" val="!20"/>
<literal name="trunc_ln120" val="!21"/>
<literal name="trunc_ln120" val="!22"/>
<literal name="trunc_ln120_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %branch23245

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="497" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln120" val="!0"/>
<literal name="trunc_ln120" val="!1"/>
<literal name="trunc_ln120" val="!2"/>
<literal name="trunc_ln120" val="!3"/>
<literal name="trunc_ln120" val="!4"/>
<literal name="trunc_ln120" val="!5"/>
<literal name="trunc_ln120" val="!6"/>
<literal name="trunc_ln120" val="!7"/>
<literal name="trunc_ln120" val="!8"/>
<literal name="trunc_ln120" val="!9"/>
<literal name="trunc_ln120" val="!10"/>
<literal name="trunc_ln120" val="!11"/>
<literal name="trunc_ln120" val="!12"/>
<literal name="trunc_ln120" val="!13"/>
<literal name="trunc_ln120" val="!14"/>
<literal name="trunc_ln120" val="!15"/>
<literal name="trunc_ln120" val="!16"/>
<literal name="trunc_ln120" val="!17"/>
<literal name="trunc_ln120" val="!18"/>
<literal name="trunc_ln120" val="!19"/>
<literal name="trunc_ln120" val="!20"/>
<literal name="trunc_ln120" val="!21"/>
<literal name="trunc_ln120" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
branch23245:0  br label %_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="498" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi32ELi20ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit.048:0  br label %2

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
