`timescale 1ns/1ps
module memory (clk,write,addr,wdata,rdata);
input clk,write;
input [7:0]addr;
input [7:0]wdata;
output reg [7:0]rdata;
reg [7:0]mem[1023:0];
always @(posedge clk)
begin
if (write)
begin
mem[addr]<=wdata;
end
rdata<=mem[addr];
end
endmodule
