Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> Reading design: test_FullAdder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "test_FullAdder.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "test_FullAdder"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : test_FullAdder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/addersub8 is now defined in a different file.  It was defined in "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/addersub8.vhd", and is now defined in "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/addersub8.vhf".
WARNING:HDLParsers:3607 - Unit work/addersub8/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/addersub8.vhd", and is now defined in "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/addersub8.vhf".
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/debounce.vhd" in Library work.
Architecture behavioral of Entity switch_debounce is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_50M.vhd" in Library work.
Architecture behavioral of Entity dcm_50m is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sel_strobeB.vhd" in Library work.
Architecture behavioral of Entity sel_strobeb is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" in Library work.
Architecture behavioral of Entity bin2bcd3en is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/mux4SSD.vhd" in Library work.
Architecture behavioral of Entity mux4ssd is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/SSD_1dig.vhd" in Library work.
Architecture behavioral of Entity ssd_1dig is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/CRenc4bin.vhd" in Library work.
Architecture behavioral of Entity crenc4bin is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_100M.vhd" in Library work.
Architecture behavioral of Entity dcm_100m is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key_detect.vhd" in Library work.
Architecture behavioral of Entity key_detect is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key4_dbnc.vhd" in Library work.
Architecture behavioral of Entity key4_dbnc is up to date.
Compiling vhdl file "C:/Users/James/Documents/Xlink_projects/lab_final/modules/col_strobe.vhd" in Library work.
Architecture behavioral of Entity col_strobe is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/decoder16keyEn.vhd" in Library work.
Architecture doric of Entity decoder16keyen is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" in Library work.
Architecture behavioral of Entity lab_keypad_final is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab6_experimen3.vhf" in Library work.
Architecture behavioral of Entity lab6_experimen3 is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf" in Library work.
Entity <full_add_muser_test_fulladder> compiled.
Entity <full_add_muser_test_fulladder> (Architecture <behavioral>) compiled.
Entity <addersub8_muser_test_fulladder> compiled.
Entity <addersub8_muser_test_fulladder> (Architecture <behavioral>) compiled.
Entity <full_addersub8_muser_test_fulladder> compiled.
Entity <full_addersub8_muser_test_fulladder> (Architecture <behavioral>) compiled.
Entity <m2_1_mxilinx_test_fulladder> compiled.
Entity <m2_1_mxilinx_test_fulladder> (Architecture <behavioral>) compiled.
Entity <mux8_generic_muser_test_fulladder> compiled.
Entity <mux8_generic_muser_test_fulladder> (Architecture <behavioral>) compiled.
Entity <fd8ce_mxilinx_test_fulladder> compiled.
Entity <fd8ce_mxilinx_test_fulladder> (Architecture <behavioral>) compiled.
Entity <fd4ce_mxilinx_test_fulladder> compiled.
Entity <fd4ce_mxilinx_test_fulladder> (Architecture <behavioral>) compiled.
Entity <eight_register_shift_muser_test_fulladder> compiled.
Entity <eight_register_shift_muser_test_fulladder> (Architecture <behavioral>) compiled.
Entity <test_fulladder> compiled.
Entity <test_fulladder> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Eight_Register_Shift.vhf" in Library work.
Architecture behavioral of Entity fd8ce_mxilinx_eight_register_shift is up to date.
Architecture behavioral of Entity fd4ce_mxilinx_eight_register_shift is up to date.
Architecture behavioral of Entity eight_register_shift is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Full_AdderSub8.vhf" in Library work.
Entity <full_add_muser_full_addersub8> compiled.
Entity <full_add_muser_full_addersub8> (Architecture <behavioral>) compiled.
Entity <addersub8_muser_full_addersub8> compiled.
Entity <addersub8_muser_full_addersub8> (Architecture <behavioral>) compiled.
Entity <full_addersub8> compiled.
Entity <full_addersub8> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/MUX8_generic.vhf" in Library work.
Architecture behavioral of Entity m2_1_mxilinx_mux8_generic is up to date.
Architecture behavioral of Entity mux8_generic is up to date.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/addersub8.vhf" in Library work.
Entity <Full_Add_MUSER_addersub8> compiled.
Entity <Full_Add_MUSER_addersub8> (Architecture <BEHAVIORAL>) compiled.
Entity <addersub8> compiled.
Entity <addersub8> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/Full_Add.vhf" in Library work.
Entity <Full_Add> compiled.
Entity <Full_Add> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <test_FullAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lab_KEYPAD_FINAL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <lab6_experimen3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Eight_Register_Shift_MUSER_test_FullAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Full_AdderSub8_MUSER_test_FullAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX8_generic_MUSER_test_FullAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CRenc4bin> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM_100M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000

Analyzing hierarchy for entity <key_detect> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <key4_dbnc> in library <work> (architecture <behavioral>) with generics.
	lockperiod = 1000

Analyzing hierarchy for entity <col_strobe> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <decoder16keyEn> in library <work> (architecture <doric>).

Analyzing hierarchy for entity <DCM_50M> in library <work> (architecture <behavioral>) with generics.
	DIV100 = 50
	DIV10k = 5000
	DIV1k = 500
	DIV50 = 25

Analyzing hierarchy for entity <sel_strobeB> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <bin2BCD3en> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4SSD> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SSD_1dig> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD4CE_MXILINX_test_FullAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD8CE_MXILINX_test_FullAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addersub8_MUSER_test_FullAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <M2_1_MXILINX_test_FullAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <switch_debounce> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Full_Add_MUSER_test_FullAdder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <test_FullAdder> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf" line 785: Unconnected output port 'keyO' of component 'lab_KEYPAD_FINAL'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf" line 827: Unconnected output port 'DOut' of component 'MUX8_generic_MUSER_test_FullAdder'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf" line 833: Unconnected output port 'DOut' of component 'MUX8_generic_MUSER_test_FullAdder'.
Entity <test_FullAdder> analyzed. Unit <test_FullAdder> generated.

Analyzing Entity <lab_KEYPAD_FINAL> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" line 107: Unconnected output port 'binO' of component 'CRenc4bin'.
WARNING:Xst:754 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" line 107: Unconnected inout port 'colO' of component 'CRenc4bin'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" line 121: Unconnected output port 'CLK1M' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" line 121: Unconnected output port 'CLK1' of component 'DCM_100M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf" line 142: Unconnected output port 'keyL' of component 'key_detect'.
Entity <lab_KEYPAD_FINAL> analyzed. Unit <lab_KEYPAD_FINAL> generated.

Analyzing Entity <CRenc4bin> in library <work> (Architecture <behavioral>).
Entity <CRenc4bin> analyzed. Unit <CRenc4bin> generated.

Analyzing generic Entity <DCM_100M> in library <work> (Architecture <behavioral>).
	DIV100 = 25
	DIV100k = 25000
	DIV100m = 25000000
	DIV10k = 2500
	DIV1m = 250000
Entity <DCM_100M> analyzed. Unit <DCM_100M> generated.

Analyzing Entity <key_detect> in library <work> (Architecture <behavioral>).
Entity <key_detect> analyzed. Unit <key_detect> generated.

Analyzing generic Entity <key4_dbnc> in library <work> (Architecture <behavioral>).
	lockperiod = 1000
Entity <key4_dbnc> analyzed. Unit <key4_dbnc> generated.

Analyzing Entity <switch_debounce> in library <work> (Architecture <behavioral>).
Entity <switch_debounce> analyzed. Unit <switch_debounce> generated.

Analyzing Entity <col_strobe> in library <work> (Architecture <behavioral>).
Entity <col_strobe> analyzed. Unit <col_strobe> generated.

Analyzing Entity <decoder16keyEn> in library <work> (Architecture <doric>).
Entity <decoder16keyEn> analyzed. Unit <decoder16keyEn> generated.

Analyzing Entity <lab6_experimen3> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab6_experimen3.vhf" line 104: Unconnected output port 'CLK1M' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab6_experimen3.vhf" line 104: Unconnected output port 'CLK10k' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab6_experimen3.vhf" line 104: Unconnected output port 'CLK1' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab6_experimen3.vhf" line 104: Unconnected output port 'CLK100' of component 'DCM_50M'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab6_experimen3.vhf" line 131: Unconnected output port 'RBout' of component 'bin2BCD3en'.
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab6_experimen3.vhf" line 141: Unconnected output port 'dpO' of component 'mux4SSD'.
Entity <lab6_experimen3> analyzed. Unit <lab6_experimen3> generated.

Analyzing generic Entity <DCM_50M> in library <work> (Architecture <behavioral>).
	DIV100 = 50
	DIV10k = 5000
	DIV1k = 500
	DIV50 = 25
Entity <DCM_50M> analyzed. Unit <DCM_50M> generated.

Analyzing Entity <sel_strobeB> in library <work> (Architecture <behavioral>).
Entity <sel_strobeB> analyzed. Unit <sel_strobeB> generated.

Analyzing Entity <bin2BCD3en> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:2679 - Register <Dout3> in unit <bin2BCD3en> has a constant value of 0000 during circuit operation. The register is replaced by logic.
Entity <bin2BCD3en> analyzed. Unit <bin2BCD3en> generated.

Analyzing Entity <mux4SSD> in library <work> (Architecture <behavioral>).
Entity <mux4SSD> analyzed. Unit <mux4SSD> generated.

Analyzing Entity <SSD_1dig> in library <work> (Architecture <behavioral>).
Entity <SSD_1dig> analyzed. Unit <SSD_1dig> generated.

Analyzing Entity <Eight_Register_Shift_MUSER_test_FullAdder> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_149_22" for instance <XLXI_149> in unit <Eight_Register_Shift_MUSER_test_FullAdder>.
    Set user-defined property "HU_SET =  XLXI_150_21" for instance <XLXI_150> in unit <Eight_Register_Shift_MUSER_test_FullAdder>.
    Set user-defined property "HU_SET =  XLXI_159_23" for instance <XLXI_159> in unit <Eight_Register_Shift_MUSER_test_FullAdder>.
Entity <Eight_Register_Shift_MUSER_test_FullAdder> analyzed. Unit <Eight_Register_Shift_MUSER_test_FullAdder> generated.

Analyzing Entity <FD4CE_MXILINX_test_FullAdder> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD4CE_MXILINX_test_FullAdder>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD4CE_MXILINX_test_FullAdder>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD4CE_MXILINX_test_FullAdder>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD4CE_MXILINX_test_FullAdder>.
Entity <FD4CE_MXILINX_test_FullAdder> analyzed. Unit <FD4CE_MXILINX_test_FullAdder> generated.

Analyzing Entity <FD8CE_MXILINX_test_FullAdder> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD8CE_MXILINX_test_FullAdder>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD8CE_MXILINX_test_FullAdder>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD8CE_MXILINX_test_FullAdder>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD8CE_MXILINX_test_FullAdder>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD8CE_MXILINX_test_FullAdder>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD8CE_MXILINX_test_FullAdder>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD8CE_MXILINX_test_FullAdder>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD8CE_MXILINX_test_FullAdder>.
Entity <FD8CE_MXILINX_test_FullAdder> analyzed. Unit <FD8CE_MXILINX_test_FullAdder> generated.

Analyzing Entity <Full_AdderSub8_MUSER_test_FullAdder> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf" line 285: Unconnected output port 'Cout' of component 'addersub8_MUSER_test_FullAdder'.
Entity <Full_AdderSub8_MUSER_test_FullAdder> analyzed. Unit <Full_AdderSub8_MUSER_test_FullAdder> generated.

Analyzing Entity <addersub8_MUSER_test_FullAdder> in library <work> (Architecture <behavioral>).
Entity <addersub8_MUSER_test_FullAdder> analyzed. Unit <addersub8_MUSER_test_FullAdder> generated.

Analyzing Entity <Full_Add_MUSER_test_FullAdder> in library <work> (Architecture <behavioral>).
Entity <Full_Add_MUSER_test_FullAdder> analyzed. Unit <Full_Add_MUSER_test_FullAdder> generated.

Analyzing Entity <MUX8_generic_MUSER_test_FullAdder> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf" line 405: Unconnected output port 'O' of component 'M2_1_MXILINX_test_FullAdder'.
    Set user-defined property "HU_SET =  XLXI_27_12" for instance <XLXI_27> in unit <MUX8_generic_MUSER_test_FullAdder>.
    Set user-defined property "HU_SET =  XLXI_28_13" for instance <XLXI_28> in unit <MUX8_generic_MUSER_test_FullAdder>.
    Set user-defined property "HU_SET =  XLXI_32_19" for instance <XLXI_32> in unit <MUX8_generic_MUSER_test_FullAdder>.
    Set user-defined property "HU_SET =  XLXI_33_14" for instance <XLXI_33> in unit <MUX8_generic_MUSER_test_FullAdder>.
    Set user-defined property "HU_SET =  XLXI_34_15" for instance <XLXI_34> in unit <MUX8_generic_MUSER_test_FullAdder>.
    Set user-defined property "HU_SET =  XLXI_35_16" for instance <XLXI_35> in unit <MUX8_generic_MUSER_test_FullAdder>.
    Set user-defined property "HU_SET =  XLXI_36_17" for instance <XLXI_36> in unit <MUX8_generic_MUSER_test_FullAdder>.
    Set user-defined property "HU_SET =  XLXI_37_18" for instance <XLXI_37> in unit <MUX8_generic_MUSER_test_FullAdder>.
    Set user-defined property "HU_SET =  XLXI_44_20" for instance <XLXI_44> in unit <MUX8_generic_MUSER_test_FullAdder>.
Entity <MUX8_generic_MUSER_test_FullAdder> analyzed. Unit <MUX8_generic_MUSER_test_FullAdder> generated.

Analyzing Entity <M2_1_MXILINX_test_FullAdder> in library <work> (Architecture <behavioral>).
Entity <M2_1_MXILINX_test_FullAdder> analyzed. Unit <M2_1_MXILINX_test_FullAdder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CRenc4bin>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/CRenc4bin.vhd".
    Found 4-bit register for signal <colO>.
    Found 1-bit register for signal <keyO>.
    Found 4-bit register for signal <binO>.
    Found 4-bit register for signal <colI>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <CRenc4bin> synthesized.


Synthesizing Unit <DCM_100M>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_100M.vhd".
    Found 1-bit register for signal <clk_1<0>>.
    Found 1-bit register for signal <clk_100<0>>.
    Found 1-bit register for signal <clk_10k<0>>.
    Found 32-bit adder for signal <clk_1_0$add0000> created at line 163.
    Found 1-bit register for signal <clk_1k<0>>.
    Found 32-bit adder for signal <clk_1k_0$add0000> created at line 115.
    Found 1-bit register for signal <clk_1m<0>>.
    Found 32-bit adder for signal <clk_1m_0$add0000> created at line 67.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greatequal for signal <cnt1$cmp_ge0000> created at line 164.
    Found 32-bit up counter for signal <cnt100>.
    Found 32-bit adder for signal <cnt100$add0000> created at line 139.
    Found 32-bit comparator greatequal for signal <cnt100$cmp_ge0000> created at line 140.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 91.
    Found 32-bit comparator greatequal for signal <cnt10k$cmp_ge0000> created at line 92.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greatequal for signal <cnt1k$cmp_ge0000> created at line 116.
    Found 32-bit up counter for signal <cnt1M>.
    Found 32-bit comparator greatequal for signal <cnt1M$cmp_ge0000> created at line 68.
    Summary:
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <DCM_100M> synthesized.


Synthesizing Unit <key_detect>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key_detect.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2110 - Clock of register <lobster> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lobster> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <keyL> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <keyL> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastcol> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastcol> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastrow> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <lastrow> seems to be also used in the data or control logic of that element.
    Found 1-bit register for signal <keyL>.
    Found 4-bit register for signal <lastcol>.
    Found 4-bit register for signal <lastrow>.
    Found 1-bit register for signal <lobster>.
    Found 4-bit comparator equal for signal <lobster$cmp_eq0000> created at line 63.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <key_detect> synthesized.


Synthesizing Unit <col_strobe>.
    Related source file is "C:/Users/James/Documents/Xlink_projects/lab_final/modules/col_strobe.vhd".
    Found 4-bit register for signal <col>.
    Found 4-bit register for signal <colx>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <col_strobe> synthesized.


Synthesizing Unit <decoder16keyEn>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/decoder16keyEn.vhd".
Unit <decoder16keyEn> synthesized.


Synthesizing Unit <switch_debounce>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/debounce.vhd".
    Found 1-bit register for signal <sw_out>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit comparator greater for signal <cnt$cmp_gt0000> created at line 117.
    Found 1-bit xor2 for signal <cnt$cmp_ne0000> created at line 110.
    Found 32-bit 4-to-1 multiplexer for signal <cnt$mux0000>.
    Found 32-bit subtractor for signal <cnt$sub0000> created at line 118.
    Found 1-bit register for signal <lockout>.
    Found 32-bit comparator lessequal for signal <lockout$cmp_le0000> created at line 117.
    Found 1-bit register for signal <sw_s>.
    Summary:
	inferred  35 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <switch_debounce> synthesized.


Synthesizing Unit <DCM_50M>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/DCM_50M.vhd".
    Found 1-bit register for signal <clk_1<0>>.
    Found 1-bit register for signal <clk_100<0>>.
    Found 1-bit register for signal <clk_10k<0>>.
    Found 32-bit adder for signal <clk_1_0$add0000> created at line 164.
    Found 1-bit register for signal <clk_1k<0>>.
    Found 32-bit adder for signal <clk_1k_0$add0000> created at line 116.
    Found 1-bit register for signal <clk_1m>.
    Found 32-bit up counter for signal <cnt1>.
    Found 32-bit comparator greater for signal <cnt1$cmp_gt0000> created at line 165.
    Found 32-bit up counter for signal <cnt100>.
    Found 32-bit adder for signal <cnt100$add0000> created at line 140.
    Found 32-bit comparator greater for signal <cnt100$cmp_gt0000> created at line 141.
    Found 32-bit up counter for signal <cnt10k>.
    Found 32-bit adder for signal <cnt10k$add0000> created at line 92.
    Found 32-bit comparator greater for signal <cnt10k$cmp_gt0000> created at line 93.
    Found 32-bit up counter for signal <cnt1k>.
    Found 32-bit comparator greater for signal <cnt1k$cmp_gt0000> created at line 117.
    Found 5-bit up counter for signal <cnt1M>.
    Summary:
	inferred   5 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <DCM_50M> synthesized.


Synthesizing Unit <sel_strobeB>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/sel_strobeB.vhd".
    Found 4x2-bit ROM for signal <sel$mux0001> created at line 44.
    Found 2-bit register for signal <sel>.
    Found 2-bit register for signal <selx>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 D-type flip-flop(s).
Unit <sel_strobeB> synthesized.


Synthesizing Unit <bin2BCD3en>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/bin2BCD3en.vhd".
    Found 16x4-bit ROM for signal <b9$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b8$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b7$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b6$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b4$mux0000> created at line 50.
    Found 8x4-bit ROM for signal <b$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b11$mux0000> created at line 50.
    Found 16x4-bit ROM for signal <b10$mux0000> created at line 50.
    Found 4-bit register for signal <RBout>.
    Found 4-bit register for signal <Dout0>.
    Found 4-bit register for signal <Dout1>.
    Found 4-bit register for signal <Dout2>.
    Summary:
	inferred   8 ROM(s).
	inferred  12 D-type flip-flop(s).
Unit <bin2BCD3en> synthesized.


Synthesizing Unit <mux4SSD>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/mux4SSD.vhd".
Unit <mux4SSD> synthesized.


Synthesizing Unit <SSD_1dig>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/SSD_1dig.vhd".
    Found 16x7-bit ROM for signal <hexD$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <SSD_1dig> synthesized.


Synthesizing Unit <lab6_experimen3>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab6_experimen3.vhf".
WARNING:Xst:653 - Signal <XLXI_16_dp_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <lab6_experimen3> synthesized.


Synthesizing Unit <key4_dbnc>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/modules/key4_dbnc.vhd".
Unit <key4_dbnc> synthesized.


Synthesizing Unit <FD4CE_MXILINX_test_FullAdder>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf".
Unit <FD4CE_MXILINX_test_FullAdder> synthesized.


Synthesizing Unit <FD8CE_MXILINX_test_FullAdder>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf".
Unit <FD8CE_MXILINX_test_FullAdder> synthesized.


Synthesizing Unit <Full_Add_MUSER_test_FullAdder>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf".
Unit <Full_Add_MUSER_test_FullAdder> synthesized.


Synthesizing Unit <M2_1_MXILINX_test_FullAdder>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf".
Unit <M2_1_MXILINX_test_FullAdder> synthesized.


Synthesizing Unit <lab_KEYPAD_FINAL>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/lab_KEYPAD_FINAL.vhf".
WARNING:Xst:653 - Signal <XLXI_17_rowI_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <lab_KEYPAD_FINAL> synthesized.


Synthesizing Unit <Eight_Register_Shift_MUSER_test_FullAdder>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf".
Unit <Eight_Register_Shift_MUSER_test_FullAdder> synthesized.


Synthesizing Unit <MUX8_generic_MUSER_test_FullAdder>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf".
WARNING:Xst:653 - Signal <XLXI_27_S0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_27_D1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_27_D0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <MUX8_generic_MUSER_test_FullAdder> synthesized.


Synthesizing Unit <addersub8_MUSER_test_FullAdder>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf".
WARNING:Xst:1780 - Signal <XLXN_129> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <addersub8_MUSER_test_FullAdder> synthesized.


Synthesizing Unit <Full_AdderSub8_MUSER_test_FullAdder>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf".
WARNING:Xst:653 - Signal <XLXI_3_Ain_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <Full_AdderSub8_MUSER_test_FullAdder> synthesized.


Synthesizing Unit <test_FullAdder>.
    Related source file is "C:/Users/James/Desktop/Github/School/Phys301/lab_final/lab_final/test_FullAdder.vhf".
WARNING:Xst:653 - Signal <XLXI_183_nIM_Din_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_183_I_In_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_183_D_In_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_182_nIM_Din_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_182_I_In_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <XLXI_182_D_In_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
Unit <test_FullAdder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 10
 16x4-bit ROM                                          : 7
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 13
 32-bit adder                                          : 9
 32-bit subtractor                                     : 4
# Counters                                             : 10
 32-bit up counter                                     : 9
 5-bit up counter                                      : 1
# Registers                                            : 48
 1-bit register                                        : 33
 2-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 9
# Comparators                                          : 18
 32-bit comparator greatequal                          : 5
 32-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 1
# Multiplexers                                         : 4
 32-bit 4-to-1 multiplexer                             : 4
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <XLXI_17> is unconnected in block <XLXI_142>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Dout2_2> in Unit <XLXI_14> is equivalent to the following FF/Latch, which will be removed : <Dout2_3> 
WARNING:Xst:1710 - FF/Latch <Dout2_2> (without init value) has a constant value of 0 in block <XLXI_14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <Dout2<3:2>> (without init value) have a constant value of 0 in block <bin2BCD3en>.

Synthesizing (advanced) Unit <sel_strobeB>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_sel_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <sel_strobeB> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 10
 16x4-bit ROM                                          : 7
 16x7-bit ROM                                          : 1
 4x2-bit ROM                                           : 1
 8x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 13
 32-bit adder                                          : 9
 32-bit subtractor                                     : 4
# Counters                                             : 10
 32-bit up counter                                     : 9
 5-bit up counter                                      : 1
# Registers                                            : 231
 Flip-Flops                                            : 231
# Comparators                                          : 18
 32-bit comparator greatequal                          : 5
 32-bit comparator greater                             : 8
 32-bit comparator lessequal                           : 4
 4-bit comparator equal                                : 1
# Multiplexers                                         : 4
 32-bit 4-to-1 multiplexer                             : 4
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <lobster> in Unit <key_detect> is equivalent to the following FF/Latch, which will be removed : <keyL> 
INFO:Xst:2261 - The FF/Latch <RBout_1> in Unit <bin2BCD3en> is equivalent to the following FF/Latch, which will be removed : <RBout_0> 
WARNING:Xst:1710 - FF/Latch <binO_0> (without init value) has a constant value of 0 in block <CRenc4bin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <binO_1> (without init value) has a constant value of 0 in block <CRenc4bin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <binO_2> (without init value) has a constant value of 0 in block <CRenc4bin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <binO_3> (without init value) has a constant value of 0 in block <CRenc4bin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <keyO> (without init value) has a constant value of 0 in block <CRenc4bin>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RBout_3> (without init value) has a constant value of 1 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RBout_1> (without init value) has a constant value of 0 in block <bin2BCD3en>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <test_FullAdder> ...

Optimizing unit <CRenc4bin> ...

Optimizing unit <DCM_100M> ...

Optimizing unit <key_detect> ...

Optimizing unit <col_strobe> ...

Optimizing unit <switch_debounce> ...

Optimizing unit <DCM_50M> ...

Optimizing unit <FD4CE_MXILINX_test_FullAdder> ...

Optimizing unit <FD8CE_MXILINX_test_FullAdder> ...

Optimizing unit <M2_1_MXILINX_test_FullAdder> ...

Optimizing unit <bin2BCD3en> ...

Optimizing unit <addersub8_MUSER_test_FullAdder> ...

Optimizing unit <lab6_experimen3> ...
WARNING:Xst:2677 - Node <XLXI_142/XLXI_17/colI_3> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_17/colI_2> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_17/colI_1> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_17/colI_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_17/colO_3> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_17/colO_2> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_17/colO_1> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_17/colO_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_31> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_30> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_29> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_28> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_27> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_26> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_25> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_24> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_23> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_22> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_21> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_20> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_19> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_18> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_17> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_16> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_15> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_14> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_13> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_12> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_11> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_10> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_9> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_8> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_7> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_6> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_5> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_4> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_3> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_2> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_1> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_31> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_30> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_29> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_28> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_27> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_26> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_25> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_24> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_23> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_22> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_21> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_20> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_19> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_18> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_17> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_16> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_15> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_14> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_13> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_12> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_11> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_10> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_9> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_8> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_7> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_6> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_5> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_4> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_3> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_2> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_1> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1M_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_31> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_30> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_29> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_28> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_27> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_26> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_25> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_24> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_23> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_22> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_21> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_20> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_19> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_18> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_17> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_16> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_15> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_14> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_13> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_12> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_11> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_10> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_9> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_8> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_7> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_6> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_5> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_4> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_3> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_2> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_1> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/cnt1k_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/clk_1k_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/clk_1_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_142/XLXI_28/clk_1m_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_14/RBout_2> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/clk_1m> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/clk_1_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/clk_100_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/clk_10k_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_1> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_2> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_3> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_4> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_5> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_6> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_7> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_8> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_9> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_10> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_11> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_12> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_13> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_14> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_15> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_16> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_17> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_18> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_19> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_20> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_21> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_22> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_23> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_24> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_25> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_26> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_27> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_28> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_29> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_30> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt100_31> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1M_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1M_1> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1M_2> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1M_3> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1M_4> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_1> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_2> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_3> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_4> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_5> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_6> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_7> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_8> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_9> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_10> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_11> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_12> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_13> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_14> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_15> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_16> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_17> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_18> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_19> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_20> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_21> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_22> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_23> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_24> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_25> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_26> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_27> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_28> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_29> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_30> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt10k_31> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_0> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_1> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_2> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_3> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_4> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_5> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_6> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_7> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_8> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_9> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_10> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_11> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_12> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_13> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_14> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_15> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_16> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_17> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_18> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_19> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_20> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_21> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_22> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_23> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_24> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_25> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_26> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_27> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_28> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_29> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_30> of sequential type is unconnected in block <test_FullAdder>.
WARNING:Xst:2677 - Node <XLXI_164/XLXI_3/cnt1_31> of sequential type is unconnected in block <test_FullAdder>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block test_FullAdder, actual ratio is 48.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 302
 Flip-Flops                                            : 302

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : test_FullAdder.ngr
Top Level Output File Name         : test_FullAdder
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 53

Cell Usage :
# BELS                             : 1702
#      AND2                        : 18
#      AND2B1                      : 18
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 100
#      LUT2                        : 66
#      LUT3                        : 213
#      LUT3_D                      : 4
#      LUT4                        : 307
#      LUT4_D                      : 112
#      LUT4_L                      : 12
#      MUXCY                       : 447
#      MUXF5                       : 4
#      OR2                         : 18
#      VCC                         : 1
#      XOR2                        : 48
#      XORCY                       : 314
# FlipFlops/Latches                : 302
#      FD                          : 139
#      FDC                         : 2
#      FDCE                        : 41
#      FDCP                        : 8
#      FDE                         : 107
#      FDR                         : 5
# Clock Buffers                    : 5
#      BUFG                        : 1
#      BUFGP                       : 4
# IO Buffers                       : 49
#      IBUF                        : 9
#      OBUF                        : 40
# Logical                          : 51
#      NAND2                       : 48
#      NOR2                        : 3
# Others                           : 7
#      PULLDOWN                    : 6
#      PULLUP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      480  out of    960    50%  
 Number of Slice Flip Flops:            302  out of   1920    15%  
 Number of 4 input LUTs:                833  out of   1920    43%  
 Number of IOs:                          53
 Number of bonded IOBs:                  53  out of     83    63%  
 Number of GCLKs:                         5  out of     24    20%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------+------------------------------------+-------+
Clock Signal                                     | Clock buffer(FF name)              | Load  |
-------------------------------------------------+------------------------------------+-------+
Clock                                            | BUFGP                              | 99    |
XLXI_142/XLXI_36/rowON(XLXI_142/XLXI_36/rowON1:O)| NONE(*)(XLXI_142/XLXI_36/lastrow_3)| 9     |
XLXI_142/XLXI_28/clk_100_0                       | NONE(XLXI_142/XLXI_38/colx_3)      | 8     |
XLXI_142/XLXI_28/clk_10k_01                      | BUFG                               | 140   |
R1_C                                             | BUFGP                              | 8     |
R2_C                                             | BUFGP                              | 8     |
R3_C                                             | BUFGP                              | 16    |
XLXI_164/XLXI_3/clk_1k_0                         | NONE(XLXI_164/XLXI_14/Dout0_0)     | 14    |
-------------------------------------------------+------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------+---------------------------------+-------+
Control Signal                                                        | Buffer(FF name)                 | Load  |
----------------------------------------------------------------------+---------------------------------+-------+
CLR                                                                   | IBUF                            | 32    |
XLXI_142/XLXI_36/lobster_and0000(XLXI_142/XLXI_36/lobster_and000086:O)| NONE(XLXI_142/XLXI_36/lastcol_0)| 9     |
EN_hex                                                                | IBUF                            | 2     |
XLXI_164/XLXI_14/Dout0_0_and0000(XLXI_164/XLXI_14/Dout0_0_and00001:O) | NONE(XLXI_164/XLXI_14/Dout0_0)  | 1     |
XLXI_164/XLXI_14/Dout0_0_and0001(XLXI_164/XLXI_14/Dout0_0_and00011:O) | NONE(XLXI_164/XLXI_14/Dout0_0)  | 1     |
XLXI_164/XLXI_14/Dout0_1_and0000(XLXI_164/XLXI_14/Dout0_1_and00001:O) | NONE(XLXI_164/XLXI_14/Dout0_1)  | 1     |
XLXI_164/XLXI_14/Dout0_1_and0001(XLXI_164/XLXI_14/Dout0_1_and00011:O) | NONE(XLXI_164/XLXI_14/Dout0_1)  | 1     |
XLXI_164/XLXI_14/Dout0_2_and0000(XLXI_164/XLXI_14/Dout0_2_and00001:O) | NONE(XLXI_164/XLXI_14/Dout0_2)  | 1     |
XLXI_164/XLXI_14/Dout0_2_and0001(XLXI_164/XLXI_14/Dout0_2_and00011:O) | NONE(XLXI_164/XLXI_14/Dout0_2)  | 1     |
XLXI_164/XLXI_14/Dout0_3_and0000(XLXI_164/XLXI_14/Dout0_3_and00001:O) | NONE(XLXI_164/XLXI_14/Dout0_3)  | 1     |
XLXI_164/XLXI_14/Dout0_3_and0001(XLXI_164/XLXI_14/Dout0_3_and00011:O) | NONE(XLXI_164/XLXI_14/Dout0_3)  | 1     |
XLXI_164/XLXI_14/Dout1_0_and0000(XLXI_164/XLXI_14/Dout1_0_and00001:O) | NONE(XLXI_164/XLXI_14/Dout1_0)  | 1     |
XLXI_164/XLXI_14/Dout1_0_and0001(XLXI_164/XLXI_14/Dout1_0_and00011:O) | NONE(XLXI_164/XLXI_14/Dout1_0)  | 1     |
XLXI_164/XLXI_14/Dout1_1_and0000(XLXI_164/XLXI_14/Dout1_1_and00001:O) | NONE(XLXI_164/XLXI_14/Dout1_1)  | 1     |
XLXI_164/XLXI_14/Dout1_1_and0001(XLXI_164/XLXI_14/Dout1_1_and00011:O) | NONE(XLXI_164/XLXI_14/Dout1_1)  | 1     |
XLXI_164/XLXI_14/Dout1_2_and0000(XLXI_164/XLXI_14/Dout1_2_and00001:O) | NONE(XLXI_164/XLXI_14/Dout1_2)  | 1     |
XLXI_164/XLXI_14/Dout1_2_and0001(XLXI_164/XLXI_14/Dout1_2_and00011:O) | NONE(XLXI_164/XLXI_14/Dout1_2)  | 1     |
XLXI_164/XLXI_14/Dout1_3_and0000(XLXI_164/XLXI_14/Dout1_3_and00001:O) | NONE(XLXI_164/XLXI_14/Dout1_3)  | 1     |
XLXI_164/XLXI_14/Dout1_3_and0001(XLXI_164/XLXI_14/Dout1_3_and00011:O) | NONE(XLXI_164/XLXI_14/Dout1_3)  | 1     |
----------------------------------------------------------------------+---------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.289ns (Maximum Frequency: 81.375MHz)
   Minimum input arrival time before clock: 50.770ns
   Maximum output required time after clock: 47.429ns
   Maximum combinational path delay: 48.597ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 12.289ns (frequency: 81.375MHz)
  Total number of paths / destination ports: 900870 / 102
-------------------------------------------------------------------------
Delay:               12.289ns (Levels of Logic = 65)
  Source:            XLXI_142/XLXI_28/cnt10k_1 (FF)
  Destination:       XLXI_142/XLXI_28/cnt10k_31 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: XLXI_142/XLXI_28/cnt10k_1 to XLXI_142/XLXI_28/cnt10k_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  XLXI_142/XLXI_28/cnt10k_1 (XLXI_142/XLXI_28/cnt10k_1)
     LUT1:I0->O            1   0.704   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<1>_rt (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<1> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<2> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<3> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<4> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<5> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<6> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<7> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<8> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<9> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<10> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<11> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<12> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<13> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<14> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<15> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<16> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<17> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<18> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<19> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<20> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<21> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<22> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<23> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<24> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<25> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<26> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<27> (XLXI_142/XLXI_28/Madd_cnt10k_add0000_cy<27>)
     XORCY:CI->O           1   0.804   0.595  XLXI_142/XLXI_28/Madd_cnt10k_add0000_xor<28> (XLXI_142/XLXI_28/cnt10k_add0000<28>)
     LUT3:I0->O            1   0.704   0.000  XLXI_142/XLXI_28/Mcompar_cnt10k_cmp_ge0000_lut<9> (XLXI_142/XLXI_28/Mcompar_cnt10k_cmp_ge0000_lut<9>)
     MUXCY:S->O            1   0.464   0.000  XLXI_142/XLXI_28/Mcompar_cnt10k_cmp_ge0000_cy<9> (XLXI_142/XLXI_28/Mcompar_cnt10k_cmp_ge0000_cy<9>)
     MUXCY:CI->O          34   0.459   1.298  XLXI_142/XLXI_28/Mcompar_cnt10k_cmp_ge0000_cy<10> (XLXI_142/XLXI_28/cnt10k_cmp_ge0000)
     LUT3:I2->O            1   0.704   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_lut<0> (XLXI_142/XLXI_28/Mcount_cnt10k_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<0> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<1> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<2> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<3> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<4> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<5> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<6> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<7> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<8> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<9> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<10> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<11> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<12> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<13> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<14> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<15> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<16> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<17> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<18> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<19> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<20> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<21> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<22> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<23> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<24> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<25> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<26> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<27> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<28> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<29> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<29>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_cy<30> (XLXI_142/XLXI_28/Mcount_cnt10k_cy<30>)
     XORCY:CI->O           1   0.804   0.000  XLXI_142/XLXI_28/Mcount_cnt10k_xor<31> (XLXI_142/XLXI_28/Mcount_cnt10k31)
     FDE:D                     0.308          XLXI_142/XLXI_28/cnt10k_31
    ----------------------------------------
    Total                     12.289ns (9.774ns logic, 2.515ns route)
                                       (79.5% logic, 20.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_142/XLXI_36/rowON'
  Clock period: 3.201ns (frequency: 312.402MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               3.201ns (Levels of Logic = 1)
  Source:            XLXI_142/XLXI_36/lobster (FF)
  Destination:       XLXI_142/XLXI_36/lastrow_3 (FF)
  Source Clock:      XLXI_142/XLXI_36/rowON rising
  Destination Clock: XLXI_142/XLXI_36/rowON rising

  Data Path: XLXI_142/XLXI_36/lobster to XLXI_142/XLXI_36/lastrow_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.591   0.531  XLXI_142/XLXI_36/lobster (XLXI_142/XLXI_36/lobster)
     INV:I->O              9   0.704   0.820  XLXI_142/XLXI_36/lobster_and00021_INV_0 (XLXI_142/XLXI_36/lobster_not0001_inv)
     FDCE:CE                   0.555          XLXI_142/XLXI_36/lastcol_0
    ----------------------------------------
    Total                      3.201ns (1.850ns logic, 1.351ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_142/XLXI_28/clk_100_0'
  Clock period: 2.365ns (frequency: 422.833MHz)
  Total number of paths / destination ports: 20 / 12
-------------------------------------------------------------------------
Delay:               2.365ns (Levels of Logic = 1)
  Source:            XLXI_142/XLXI_38/colx_1 (FF)
  Destination:       XLXI_142/XLXI_38/col_3 (FF)
  Source Clock:      XLXI_142/XLXI_28/clk_100_0 rising
  Destination Clock: XLXI_142/XLXI_28/clk_100_0 rising

  Data Path: XLXI_142/XLXI_38/colx_1 to XLXI_142/XLXI_38/col_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.762  XLXI_142/XLXI_38/colx_1 (XLXI_142/XLXI_38/colx_1)
     LUT3:I0->O            1   0.704   0.000  XLXI_142/XLXI_38/col_cmp_eq00031 (XLXI_142/XLXI_38/col_mux0001<0>_norst)
     FDR:D                     0.308          XLXI_142/XLXI_38/col_3
    ----------------------------------------
    Total                      2.365ns (1.603ns logic, 0.762ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_142/XLXI_28/clk_10k_01'
  Clock period: 11.973ns (frequency: 83.518MHz)
  Total number of paths / destination ports: 70096 / 144
-------------------------------------------------------------------------
Delay:               11.973ns (Levels of Logic = 22)
  Source:            XLXI_142/XLXI_37/DB4/lockout (FF)
  Destination:       XLXI_142/XLXI_37/DB4/sw_s (FF)
  Source Clock:      XLXI_142/XLXI_28/clk_10k_01 rising
  Destination Clock: XLXI_142/XLXI_28/clk_10k_01 rising

  Data Path: XLXI_142/XLXI_37/DB4/lockout to XLXI_142/XLXI_37/DB4/sw_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             68   0.591   1.309  XLXI_142/XLXI_37/DB4/lockout (XLXI_142/XLXI_37/DB4/lockout)
     LUT4_D:I2->O          1   0.704   0.595  XLXI_142/XLXI_37/DB4/Mmux_cnt_mux0000521 (XLXI_142/XLXI_37/DB4/cnt_mux0000<3>)
     LUT4:I0->O            1   0.704   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_lut<0> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<0> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<1> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<2> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<3> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<4> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<5> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<6> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<7> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<7>)
     MUXCY:CI->O          34   0.459   1.298  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<8> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<8>)
     LUT3:I2->O            2   0.704   0.622  XLXI_142/XLXI_37/DB4/cnt_mux0001<23>1 (XLXI_142/XLXI_37/DB4/cnt_mux0001<23>)
     LUT4:I0->O            1   0.704   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_lut<0> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<0> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<1> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<2> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<3> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<4> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<5> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<6> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.459   0.451  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<7> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.420  XLXI_142/XLXI_37/DB4/sw_s_and0000_inv1 (XLXI_142/XLXI_37/DB4/sw_s_and0000_inv)
     FDE:CE                    0.555          XLXI_142/XLXI_37/DB4/sw_s
    ----------------------------------------
    Total                     11.973ns (7.279ns logic, 4.694ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_164/XLXI_3/clk_1k_0'
  Clock period: 2.225ns (frequency: 449.438MHz)
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Delay:               2.225ns (Levels of Logic = 1)
  Source:            XLXI_164/XLXI_7/selx_1 (FF)
  Destination:       XLXI_164/XLXI_7/sel_0 (FF)
  Source Clock:      XLXI_164/XLXI_3/clk_1k_0 rising
  Destination Clock: XLXI_164/XLXI_3/clk_1k_0 rising

  Data Path: XLXI_164/XLXI_7/selx_1 to XLXI_164/XLXI_7/sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_164/XLXI_7/selx_1 (XLXI_164/XLXI_7/selx_1)
     LUT2:I0->O            1   0.704   0.000  XLXI_164/XLXI_7/Mrom_sel_mux0001111 (XLXI_164/XLXI_7/Mrom_sel_mux00011)
     FD:D                      0.308          XLXI_164/XLXI_7/sel_0
    ----------------------------------------
    Total                      2.225ns (1.603ns logic, 0.622ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_142/XLXI_28/clk_10k_01'
  Total number of paths / destination ports: 23112 / 148
-------------------------------------------------------------------------
Offset:              12.741ns (Levels of Logic = 23)
  Source:            row<0> (PAD)
  Destination:       XLXI_142/XLXI_37/DB4/sw_s (FF)
  Destination Clock: XLXI_142/XLXI_28/clk_10k_01 rising

  Data Path: row<0> to XLXI_142/XLXI_37/DB4/sw_s
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            69   1.218   1.449  row_0_IBUF (row_0_IBUF)
     LUT4_D:I0->O          1   0.704   0.595  XLXI_142/XLXI_37/DB4/Mmux_cnt_mux0000521 (XLXI_142/XLXI_37/DB4/cnt_mux0000<3>)
     LUT4:I0->O            1   0.704   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_lut<0> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<0> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<1> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<2> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<3> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<4> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<5> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<6> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<7> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<7>)
     MUXCY:CI->O          34   0.459   1.298  XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<8> (XLXI_142/XLXI_37/DB4/Mcompar_cnt_cmp_gt0000_cy<8>)
     LUT3:I2->O            2   0.704   0.622  XLXI_142/XLXI_37/DB4/cnt_mux0001<23>1 (XLXI_142/XLXI_37/DB4/cnt_mux0001<23>)
     LUT4:I0->O            1   0.704   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_lut<0> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<0> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<1> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<2> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<3> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<4> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<5> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<6> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.459   0.451  XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000_wg_cy<7> (XLXI_142/XLXI_37/DB4/sw_s_cmp_eq0000)
     LUT4:I3->O            1   0.704   0.420  XLXI_142/XLXI_37/DB4/sw_s_and0000_inv1 (XLXI_142/XLXI_37/DB4/sw_s_and0000_inv)
     FDE:CE                    0.555          XLXI_142/XLXI_37/DB4/sw_s
    ----------------------------------------
    Total                     12.741ns (7.906ns logic, 4.835ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'R1_C'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.807ns (Levels of Logic = 2)
  Source:            R2_CE (PAD)
  Destination:       XLXI_169/XLXI_149/I_Q0 (FF)
  Destination Clock: R1_C rising

  Data Path: R2_CE to XLXI_169/XLXI_149/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.034  R2_CE_IBUF (R2_CE_IBUF)
     begin scope: 'XLXI_169/XLXI_149'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      2.807ns (1.773ns logic, 1.034ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'R2_C'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.807ns (Levels of Logic = 2)
  Source:            R2_CE (PAD)
  Destination:       XLXI_169/XLXI_150/I_Q0 (FF)
  Destination Clock: R2_C rising

  Data Path: R2_CE to XLXI_169/XLXI_150/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.034  R2_CE_IBUF (R2_CE_IBUF)
     begin scope: 'XLXI_169/XLXI_150'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      2.807ns (1.773ns logic, 1.034ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'R3_C'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.807ns (Levels of Logic = 2)
  Source:            R2_CE (PAD)
  Destination:       XLXI_169/XLXI_159/I_Q0 (FF)
  Destination Clock: R3_C rising

  Data Path: R2_CE to XLXI_169/XLXI_159/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.034  R2_CE_IBUF (R2_CE_IBUF)
     begin scope: 'XLXI_169/XLXI_159'
     FDCE:CE                   0.555          I_Q0
    ----------------------------------------
    Total                      2.807ns (1.773ns logic, 1.034ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_164/XLXI_3/clk_1k_0'
  Total number of paths / destination ports: 385240 / 10
-------------------------------------------------------------------------
Offset:              50.770ns (Levels of Logic = 42)
  Source:            nADD_SUB (PAD)
  Destination:       XLXI_164/XLXI_14/Dout1_3 (FF)
  Destination Clock: XLXI_164/XLXI_3/clk_1k_0 rising

  Data Path: nADD_SUB to XLXI_164/XLXI_14/Dout1_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   0.961  nADD_SUB_IBUF (nADD_SUB_IBUF)
     XOR2:I1->O            2   0.704   0.447  XLXI_174/XLXI_2/XLXI_9 (XLXI_174/XLXI_2/XLXN_56)
     XOR2:I0->O            2   0.704   0.447  XLXI_174/XLXI_2/XLXI_29/XLXI_2 (XLXI_174/XLXI_2/XLXI_29/XLXN_7)
     NAND2:I1->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_29/XLXI_5 (XLXI_174/XLXI_2/XLXI_29/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_29/XLXI_1 (XLXI_174/XLXI_2/XLXN_14)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_30/XLXI_5 (XLXI_174/XLXI_2/XLXI_30/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_30/XLXI_1 (XLXI_174/XLXI_2/XLXN_15)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_31/XLXI_5 (XLXI_174/XLXI_2/XLXI_31/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_31/XLXI_1 (XLXI_174/XLXI_2/XLXN_21)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_32/XLXI_5 (XLXI_174/XLXI_2/XLXI_32/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_32/XLXI_1 (XLXI_174/XLXI_2/XLXN_120)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_33/XLXI_5 (XLXI_174/XLXI_2/XLXI_33/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_33/XLXI_1 (XLXI_174/XLXI_2/XLXN_124)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_34/XLXI_5 (XLXI_174/XLXI_2/XLXI_34/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_34/XLXI_1 (XLXI_174/XLXI_2/XLXN_130)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_35/XLXI_5 (XLXI_174/XLXI_2/XLXI_35/XLXN_4)
     NAND2:I1->O           3   0.704   0.531  XLXI_174/XLXI_2/XLXI_35/XLXI_1 (Cout_OFL_OBUF)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_36/XLXI_5 (XLXI_174/XLXI_2/XLXI_36/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_36/XLXI_1 (XLXI_174/XLXN_17)
     NOR2:I0->O            2   0.704   0.447  XLXI_174/XLXI_4 (XLXI_174/XLXN_12)
     NOR2:I0->O           11   0.704   0.933  XLXI_174/XLXI_6 (Neg_OBUF)
     XOR2:I1->O            2   0.704   0.447  XLXI_174/XLXI_3/XLXI_9 (XLXI_174/XLXI_3/XLXN_56)
     XOR2:I0->O            2   0.704   0.447  XLXI_174/XLXI_3/XLXI_29/XLXI_2 (XLXI_174/XLXI_3/XLXI_29/XLXN_7)
     NAND2:I1->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_29/XLXI_5 (XLXI_174/XLXI_3/XLXI_29/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_29/XLXI_1 (XLXI_174/XLXI_3/XLXN_14)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_30/XLXI_5 (XLXI_174/XLXI_3/XLXI_30/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_30/XLXI_1 (XLXI_174/XLXI_3/XLXN_15)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_31/XLXI_5 (XLXI_174/XLXI_3/XLXI_31/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_31/XLXI_1 (XLXI_174/XLXI_3/XLXN_21)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_32/XLXI_5 (XLXI_174/XLXI_3/XLXI_32/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_32/XLXI_1 (XLXI_174/XLXI_3/XLXN_120)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_33/XLXI_5 (XLXI_174/XLXI_3/XLXI_33/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_33/XLXI_1 (XLXI_174/XLXI_3/XLXN_124)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_34/XLXI_5 (XLXI_174/XLXI_3/XLXI_34/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_34/XLXI_1 (XLXI_174/XLXI_3/XLXN_130)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_35/XLXI_5 (XLXI_174/XLXI_3/XLXI_35/XLXN_4)
     NAND2:I1->O           3   0.704   0.531  XLXI_174/XLXI_3/XLXI_35/XLXI_1 (Cout_OBUF)
     XOR2:I0->O            8   0.704   0.932  XLXI_174/XLXI_3/XLXI_36/XLXI_4 (Sum_7_OBUF)
     LUT4:I0->O            4   0.704   0.622  XLXI_164/XLXI_14/Mrom_b4_mux0000111 (XLXI_164/XLXI_14/Mrom_b4_mux00001)
     LUT4:I2->O            4   0.704   0.762  XLXI_164/XLXI_14/Mrom_b6_mux0000111 (XLXI_164/XLXI_14/Mrom_b6_mux00001)
     LUT4:I0->O            4   0.704   0.762  XLXI_164/XLXI_14/Mrom_b8_mux000031 (XLXI_164/XLXI_14/Mrom_b8_mux00003)
     LUT4:I0->O            1   0.704   0.000  XLXI_164/XLXI_14/Mrom_b11_mux000021 (XLXI_164/XLXI_14/Mrom_b11_mux00002)
     FDCP:D                    0.308          XLXI_164/XLXI_14/Dout1_3
    ----------------------------------------
    Total                     50.770ns (30.390ns logic, 20.380ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'R3_C'
  Total number of paths / destination ports: 6584 / 20
-------------------------------------------------------------------------
Offset:              47.429ns (Levels of Logic = 39)
  Source:            XLXI_169/XLXI_159/I_Q0 (FF)
  Destination:       Sum<7> (PAD)
  Source Clock:      R3_C rising

  Data Path: XLXI_169/XLXI_159/I_Q0 to Sum<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  I_Q0 (Q<0>)
     end scope: 'XLXI_169/XLXI_159'
     XOR2:I0->O            2   0.704   0.447  XLXI_174/XLXI_2/XLXI_9 (XLXI_174/XLXI_2/XLXN_56)
     XOR2:I0->O            2   0.704   0.447  XLXI_174/XLXI_2/XLXI_29/XLXI_2 (XLXI_174/XLXI_2/XLXI_29/XLXN_7)
     NAND2:I1->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_29/XLXI_5 (XLXI_174/XLXI_2/XLXI_29/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_29/XLXI_1 (XLXI_174/XLXI_2/XLXN_14)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_30/XLXI_5 (XLXI_174/XLXI_2/XLXI_30/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_30/XLXI_1 (XLXI_174/XLXI_2/XLXN_15)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_31/XLXI_5 (XLXI_174/XLXI_2/XLXI_31/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_31/XLXI_1 (XLXI_174/XLXI_2/XLXN_21)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_32/XLXI_5 (XLXI_174/XLXI_2/XLXI_32/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_32/XLXI_1 (XLXI_174/XLXI_2/XLXN_120)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_33/XLXI_5 (XLXI_174/XLXI_2/XLXI_33/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_33/XLXI_1 (XLXI_174/XLXI_2/XLXN_124)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_34/XLXI_5 (XLXI_174/XLXI_2/XLXI_34/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_34/XLXI_1 (XLXI_174/XLXI_2/XLXN_130)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_35/XLXI_5 (XLXI_174/XLXI_2/XLXI_35/XLXN_4)
     NAND2:I1->O           3   0.704   0.531  XLXI_174/XLXI_2/XLXI_35/XLXI_1 (Cout_OFL_OBUF)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_36/XLXI_5 (XLXI_174/XLXI_2/XLXI_36/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_36/XLXI_1 (XLXI_174/XLXN_17)
     NOR2:I0->O            2   0.704   0.447  XLXI_174/XLXI_4 (XLXI_174/XLXN_12)
     NOR2:I0->O           11   0.704   0.933  XLXI_174/XLXI_6 (Neg_OBUF)
     XOR2:I1->O            2   0.704   0.447  XLXI_174/XLXI_3/XLXI_9 (XLXI_174/XLXI_3/XLXN_56)
     XOR2:I0->O            2   0.704   0.447  XLXI_174/XLXI_3/XLXI_29/XLXI_2 (XLXI_174/XLXI_3/XLXI_29/XLXN_7)
     NAND2:I1->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_29/XLXI_5 (XLXI_174/XLXI_3/XLXI_29/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_29/XLXI_1 (XLXI_174/XLXI_3/XLXN_14)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_30/XLXI_5 (XLXI_174/XLXI_3/XLXI_30/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_30/XLXI_1 (XLXI_174/XLXI_3/XLXN_15)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_31/XLXI_5 (XLXI_174/XLXI_3/XLXI_31/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_31/XLXI_1 (XLXI_174/XLXI_3/XLXN_21)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_32/XLXI_5 (XLXI_174/XLXI_3/XLXI_32/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_32/XLXI_1 (XLXI_174/XLXI_3/XLXN_120)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_33/XLXI_5 (XLXI_174/XLXI_3/XLXI_33/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_33/XLXI_1 (XLXI_174/XLXI_3/XLXN_124)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_34/XLXI_5 (XLXI_174/XLXI_3/XLXI_34/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_34/XLXI_1 (XLXI_174/XLXI_3/XLXN_130)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_35/XLXI_5 (XLXI_174/XLXI_3/XLXI_35/XLXN_4)
     NAND2:I1->O           3   0.704   0.531  XLXI_174/XLXI_3/XLXI_35/XLXI_1 (Cout_OBUF)
     XOR2:I0->O            8   0.704   0.757  XLXI_174/XLXI_3/XLXI_36/XLXI_4 (Sum_7_OBUF)
     OBUF:I->O                 3.272          Sum_7_OBUF (Sum<7>)
    ----------------------------------------
    Total                     47.429ns (29.911ns logic, 17.518ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_142/XLXI_28/clk_100_0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            XLXI_142/XLXI_38/col_1 (FF)
  Destination:       colO<1> (PAD)
  Source Clock:      XLXI_142/XLXI_28/clk_100_0 rising

  Data Path: XLXI_142/XLXI_38/col_1 to colO<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.633  XLXI_142/XLXI_38/col_1 (XLXI_142/XLXI_38/col_1)
     OBUF:I->O                 3.272          colO_1_OBUF (colO<1>)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_142/XLXI_36/rowON'
  Total number of paths / destination ports: 140 / 4
-------------------------------------------------------------------------
Offset:              10.167ns (Levels of Logic = 6)
  Source:            XLXI_142/XLXI_36/lastcol_1 (FF)
  Destination:       binO<0> (PAD)
  Source Clock:      XLXI_142/XLXI_36/rowON rising

  Data Path: XLXI_142/XLXI_36/lastcol_1 to binO<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.591   0.995  XLXI_142/XLXI_36/lastcol_1 (XLXI_142/XLXI_36/lastcol_1)
     LUT4:I0->O            4   0.704   0.622  XLXI_142/XLXI_40/binO_cmp_eq00061 (XLXI_142/XLXI_40/binO_cmp_eq0006)
     LUT3:I2->O            1   0.704   0.595  XLXI_142/XLXI_40/binO<0>40 (XLXI_142/XLXI_40/binO<0>40)
     LUT4:I0->O            1   0.704   0.424  XLXI_142/XLXI_40/binO<0>48_SW0 (N23)
     LUT4:I3->O            1   0.704   0.000  XLXI_142/XLXI_40/binO<0>591 (XLXI_142/XLXI_40/binO<0>59)
     MUXF5:I0->O           3   0.321   0.531  XLXI_142/XLXI_40/binO<0>59_f5 (binO_0_OBUF)
     OBUF:I->O                 3.272          binO_0_OBUF (binO<0>)
    ----------------------------------------
    Total                     10.167ns (7.000ns logic, 3.167ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_164/XLXI_3/clk_1k_0'
  Total number of paths / destination ports: 148 / 11
-------------------------------------------------------------------------
Offset:              8.003ns (Levels of Logic = 4)
  Source:            XLXI_164/XLXI_7/sel_0 (FF)
  Destination:       sseg<6> (PAD)
  Source Clock:      XLXI_164/XLXI_3/clk_1k_0 rising

  Data Path: XLXI_164/XLXI_7/sel_0 to sseg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.591   1.108  XLXI_164/XLXI_7/sel_0 (XLXI_164/XLXI_7/sel_0)
     LUT3:I0->O            1   0.704   0.000  XLXI_164/XLXI_15/hexO<1>2 (XLXI_164/XLXI_15/hexO<1>1)
     MUXF5:I0->O           7   0.321   0.883  XLXI_164/XLXI_15/hexO<1>_f5 (XLXI_164/XLXN_13<1>)
     LUT4:I0->O            1   0.704   0.420  XLXI_164/XLXI_16/Mrom_hexD_rom000021 (sseg_4_OBUF)
     OBUF:I->O                 3.272          sseg_4_OBUF (sseg<4>)
    ----------------------------------------
    Total                      8.003ns (5.592ns logic, 2.411ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3634 / 12
-------------------------------------------------------------------------
Delay:               48.597ns (Levels of Logic = 39)
  Source:            nADD_SUB (PAD)
  Destination:       Sum<7> (PAD)

  Data Path: nADD_SUB to Sum<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.218   0.961  nADD_SUB_IBUF (nADD_SUB_IBUF)
     XOR2:I1->O            2   0.704   0.447  XLXI_174/XLXI_2/XLXI_9 (XLXI_174/XLXI_2/XLXN_56)
     XOR2:I0->O            2   0.704   0.447  XLXI_174/XLXI_2/XLXI_29/XLXI_2 (XLXI_174/XLXI_2/XLXI_29/XLXN_7)
     NAND2:I1->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_29/XLXI_5 (XLXI_174/XLXI_2/XLXI_29/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_29/XLXI_1 (XLXI_174/XLXI_2/XLXN_14)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_30/XLXI_5 (XLXI_174/XLXI_2/XLXI_30/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_30/XLXI_1 (XLXI_174/XLXI_2/XLXN_15)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_31/XLXI_5 (XLXI_174/XLXI_2/XLXI_31/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_31/XLXI_1 (XLXI_174/XLXI_2/XLXN_21)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_32/XLXI_5 (XLXI_174/XLXI_2/XLXI_32/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_32/XLXI_1 (XLXI_174/XLXI_2/XLXN_120)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_33/XLXI_5 (XLXI_174/XLXI_2/XLXI_33/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_33/XLXI_1 (XLXI_174/XLXI_2/XLXN_124)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_34/XLXI_5 (XLXI_174/XLXI_2/XLXI_34/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_34/XLXI_1 (XLXI_174/XLXI_2/XLXN_130)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_35/XLXI_5 (XLXI_174/XLXI_2/XLXI_35/XLXN_4)
     NAND2:I1->O           3   0.704   0.531  XLXI_174/XLXI_2/XLXI_35/XLXI_1 (Cout_OFL_OBUF)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_2/XLXI_36/XLXI_5 (XLXI_174/XLXI_2/XLXI_36/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_2/XLXI_36/XLXI_1 (XLXI_174/XLXN_17)
     NOR2:I0->O            2   0.704   0.447  XLXI_174/XLXI_4 (XLXI_174/XLXN_12)
     NOR2:I0->O           11   0.704   0.933  XLXI_174/XLXI_6 (Neg_OBUF)
     XOR2:I1->O            2   0.704   0.447  XLXI_174/XLXI_3/XLXI_9 (XLXI_174/XLXI_3/XLXN_56)
     XOR2:I0->O            2   0.704   0.447  XLXI_174/XLXI_3/XLXI_29/XLXI_2 (XLXI_174/XLXI_3/XLXI_29/XLXN_7)
     NAND2:I1->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_29/XLXI_5 (XLXI_174/XLXI_3/XLXI_29/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_29/XLXI_1 (XLXI_174/XLXI_3/XLXN_14)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_30/XLXI_5 (XLXI_174/XLXI_3/XLXI_30/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_30/XLXI_1 (XLXI_174/XLXI_3/XLXN_15)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_31/XLXI_5 (XLXI_174/XLXI_3/XLXI_31/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_31/XLXI_1 (XLXI_174/XLXI_3/XLXN_21)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_32/XLXI_5 (XLXI_174/XLXI_3/XLXI_32/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_32/XLXI_1 (XLXI_174/XLXI_3/XLXN_120)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_33/XLXI_5 (XLXI_174/XLXI_3/XLXI_33/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_33/XLXI_1 (XLXI_174/XLXI_3/XLXN_124)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_34/XLXI_5 (XLXI_174/XLXI_3/XLXI_34/XLXN_4)
     NAND2:I1->O           2   0.704   0.447  XLXI_174/XLXI_3/XLXI_34/XLXI_1 (XLXI_174/XLXI_3/XLXN_130)
     NAND2:I0->O           1   0.704   0.420  XLXI_174/XLXI_3/XLXI_35/XLXI_5 (XLXI_174/XLXI_3/XLXI_35/XLXN_4)
     NAND2:I1->O           3   0.704   0.531  XLXI_174/XLXI_3/XLXI_35/XLXI_1 (Cout_OBUF)
     XOR2:I0->O            8   0.704   0.757  XLXI_174/XLXI_3/XLXI_36/XLXI_4 (Sum_7_OBUF)
     OBUF:I->O                 3.272          Sum_7_OBUF (Sum<7>)
    ----------------------------------------
    Total                     48.597ns (30.538ns logic, 18.059ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.62 secs
 
--> 

Total memory usage is 377608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  263 (   0 filtered)
Number of infos    :    8 (   0 filtered)

