# GLS of BabySoc
## Post synthesis simulation

### Launch Yosys:

<img width="760" height="545" alt="Screenshot 2025-08-07 at 12 48 40 PM" src="https://github.com/user-attachments/assets/cbe329eb-c8ac-419e-aff6-9c1a7b05ef65" />

### Load the required supporting modules:
<img width="764" height="588" alt="Screenshot 2025-08-07 at 12 51 56 PM" src="https://github.com/user-attachments/assets/b1ad86ca-97c8-4dd9-856e-3ed46c3e588c" />

<img width="768" height="589" alt="Screenshot 2025-08-07 at 12 52 27 PM" src="https://github.com/user-attachments/assets/5ccc2c93-5708-4488-b9f5-da8023224ec6" />

### Loading Liberty files for synthesis:
<img width="768" height="590" alt="Screenshot 2025-08-07 at 12 54 40 PM" src="https://github.com/user-attachments/assets/a43c855f-fa23-41d0-a43b-3c68364cb220" />

### Synthesizing Verilog design, specifying vsdbabysoc as the top module:
<img width="769" height="591" alt="Screenshot 2025-08-07 at 12 56 35 PM" src="https://github.com/user-attachments/assets/7f682c49-f341-4756-bf8f-bc1736b05439" />
<img width="765" height="585" alt="Screenshot 2025-08-07 at 12 59 48 PM" src="https://github.com/user-attachments/assets/65f63d86-b639-4272-a747-4ec0eddf0dee" />
<img width="768" height="593" alt="Screenshot 2025-08-07 at 1 00 01 PM" src="https://github.com/user-attachments/assets/4c0b6f27-5edd-4028-8de5-bb6e4d604fa3" />
<img width="769" height="593" alt="Screenshot 2025-08-07 at 1 00 17 PM" src="https://github.com/user-attachments/assets/f903cf36-354a-442f-87ef-0abc0e0be0f3" />
<img width="767" height="594" alt="Screenshot 2025-08-07 at 1 00 30 PM" src="https://github.com/user-attachments/assets/6435b6fe-a50a-47ef-90d7-1d05061dfc1a" />


### Mapping D Flip-Flopss to Standard Cells:
<img width="768" height="592" alt="Screenshot 2025-08-07 at 1 02 03 PM" src="https://github.com/user-attachments/assets/6547f4d5-f98a-4274-8b45-b777a6eef437" />


### Performing Optimization:
<img width="768" height="590" alt="Screenshot 2025-08-07 at 1 02 28 PM" src="https://github.com/user-attachments/assets/b77e8748-a5a8-43bd-b966-f212ef4c1b8f" />


### Performing Final Clean-up:
<img width="768" height="584" alt="Screenshot 2025-08-07 at 2 26 12 PM" src="https://github.com/user-attachments/assets/769aa96a-bc30-448b-96f7-76103880629e" />


### Checking Statistics:
<img width="768" height="584" alt="Screenshot 2025-08-07 at 2 26 12 PM" src="https://github.com/user-attachments/assets/e3a35f17-5243-4969-ad53-4678a29af050" />


### Writing the synthesized netlist:
<img width="765" height="586" alt="Screenshot 2025-08-07 at 2 28 06 PM" src="https://github.com/user-attachments/assets/230ad4a3-3302-4e86-8ca1-ad5b2d18724f" />


### Compiling the testbenech and running the simulation:
<img width="768" height="588" alt="Screenshot 2025-08-07 at 9 02 01 PM" src="https://github.com/user-attachments/assets/7513ca4d-3252-45ed-bf57-fc39b8332228" />


### Viewing the waveforms in GTKWave:
<img width="761" height="585" alt="Screenshot 2025-08-07 at 9 01 26 PM" src="https://github.com/user-attachments/assets/8140e387-dd7a-482f-80b0-dd9e5f008a9b" />

