{
  "design": {
    "design_info": {
      "boundary_crc": "0xC3926667900C7C12",
      "device": "xc7z020clg400-1",
      "name": "version2",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_gpio_0": "",
      "axi_intc_0": "",
      "fft_group": {
        "DMA_CONFIG": "",
        "DMA_DATA": "",
        "FFT": "",
        "axis_dwidth_converter_0": "",
        "xlconcat_0": ""
      },
      "fft_group1": {
        "DMA_CONFIG": "",
        "DMA_DATA": "",
        "FFT": "",
        "axis_dwidth_converter_0": "",
        "xlconcat_0": ""
      },
      "fft_group2": {
        "DMA_CONFIG": "",
        "DMA_DATA": "",
        "FFT": "",
        "axis_dwidth_converter_0": "",
        "xlconcat_0": ""
      },
      "fft_group3": {
        "DMA_CONFIG": "",
        "DMA_DATA": "",
        "FFT": "",
        "axis_dwidth_converter_0": "",
        "xlconcat_0": ""
      },
      "fir_filter": {
        "CONFIG_DMA": "",
        "DATA_DMA": "",
        "RELOAD_DMA": "",
        "fir_compiler_0": "",
        "xlconcat_0": ""
      },
      "fir_filter1": {
        "CONFIG_DMA": "",
        "DATA_DMA": "",
        "RELOAD_DMA": "",
        "fir_compiler_0": "",
        "xlconcat_0": ""
      },
      "fir_filter2": {
        "CONFIG_DMA": "",
        "DATA_DMA": "",
        "RELOAD_DMA": "",
        "fir_compiler_0": "",
        "xlconcat_0": ""
      },
      "fir_filter3": {
        "CONFIG_DMA": "",
        "DATA_DMA": "",
        "RELOAD_DMA": "",
        "fir_compiler_0": "",
        "xlconcat_0": ""
      },
      "processing_system7_0": "",
      "rst_ps7_0_100M": "",
      "standard_interconnect_fft": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {}
      },
      "standard_interconnect_fir": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {}
      },
      "stream_interconnect_fft": "",
      "stream_interconnect_fir": "",
      "xlconcat_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "leds_4bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "components": {
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "version2_axi_gpio_0_0",
        "parameters": {
          "C_IS_DUAL": {
            "value": "0"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "leds_4bits"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_intc_0": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "version2_axi_intc_0_0"
      },
      "fft_group": {
        "interface_ports": {
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "DMA_CONFIG": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DMA_CONFIG_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_micro_dma": {
                "value": "0"
              },
              "c_mm2s_burst_size": {
                "value": "32"
              },
              "c_sg_length_width": {
                "value": "14"
              }
            }
          },
          "DMA_DATA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DMA_DATA_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "64"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "64"
              },
              "c_mm2s_burst_size": {
                "value": "8"
              },
              "c_sg_length_width": {
                "value": "14"
              }
            }
          },
          "FFT": {
            "vlnv": "xilinx.com:ip:xfft:9.1",
            "xci_name": "version2_FFT_0",
            "parameters": {
              "butterfly_type": {
                "value": "use_xtremedsp_slices"
              },
              "channels": {
                "value": "1"
              },
              "complex_mult_type": {
                "value": "use_mults_resources"
              },
              "cyclic_prefix_insertion": {
                "value": "false"
              },
              "data_format": {
                "value": "fixed_point"
              },
              "implementation_options": {
                "value": "radix_4_burst_io"
              },
              "input_width": {
                "value": "32"
              },
              "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                "value": "0"
              },
              "output_ordering": {
                "value": "natural_order"
              },
              "run_time_configurable_transform_length": {
                "value": "true"
              },
              "target_clock_frequency": {
                "value": "100"
              },
              "target_data_throughput": {
                "value": "50"
              },
              "throttle_scheme": {
                "value": "nonrealtime"
              },
              "transform_length": {
                "value": "2048"
              }
            }
          },
          "axis_dwidth_converter_0": {
            "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
            "xci_name": "version2_axis_dwidth_converter_0_0",
            "parameters": {
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "version2_xlconcat_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "6"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "M_AXI_MM2S1",
              "DMA_CONFIG/M_AXI_MM2S"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI_LITE1",
              "DMA_CONFIG/S_AXI_LITE"
            ]
          },
          "DMA_CONFIG_M_AXIS_MM2S": {
            "interface_ports": [
              "DMA_CONFIG/M_AXIS_MM2S",
              "axis_dwidth_converter_0/S_AXIS"
            ]
          },
          "DMA_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_S2MM",
              "DMA_DATA/M_AXI_S2MM"
            ]
          },
          "FFT_M_AXIS_DATA": {
            "interface_ports": [
              "DMA_DATA/S_AXIS_S2MM",
              "FFT/M_AXIS_DATA"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "DMA_DATA/S_AXI_LITE"
            ]
          },
          "DMA_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S",
              "DMA_DATA/M_AXI_MM2S"
            ]
          },
          "DMA_DATA_M_AXIS_MM2S": {
            "interface_ports": [
              "DMA_DATA/M_AXIS_MM2S",
              "FFT/S_AXIS_DATA"
            ]
          },
          "axis_dwidth_converter_0_M_AXIS": {
            "interface_ports": [
              "FFT/S_AXIS_CONFIG",
              "axis_dwidth_converter_0/M_AXIS"
            ]
          }
        },
        "nets": {
          "DMA_DATA_mm2s_introut": {
            "ports": [
              "DMA_DATA/mm2s_introut",
              "xlconcat_0/In2"
            ]
          },
          "DMA_DATA_s2mm_introut": {
            "ports": [
              "DMA_DATA/s2mm_introut",
              "xlconcat_0/In3"
            ]
          },
          "FFT_event_data_in_channel_halt": {
            "ports": [
              "FFT/event_data_in_channel_halt",
              "xlconcat_0/In0"
            ]
          },
          "FFT_event_frame_started": {
            "ports": [
              "FFT/event_frame_started",
              "xlconcat_0/In4"
            ]
          },
          "FFT_event_tlast_missing": {
            "ports": [
              "FFT/event_tlast_missing",
              "xlconcat_0/In5"
            ]
          },
          "FFT_event_tlast_unexpected": {
            "ports": [
              "FFT/event_tlast_unexpected",
              "xlconcat_0/In1"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_lite_aclk",
              "DMA_CONFIG/m_axi_mm2s_aclk",
              "DMA_CONFIG/s_axi_lite_aclk",
              "DMA_DATA/m_axi_mm2s_aclk",
              "DMA_DATA/m_axi_s2mm_aclk",
              "DMA_DATA/s_axi_lite_aclk",
              "FFT/aclk",
              "axis_dwidth_converter_0/aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "DMA_CONFIG/axi_resetn",
              "DMA_DATA/axi_resetn",
              "axis_dwidth_converter_0/aresetn"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          }
        }
      },
      "fft_group1": {
        "interface_ports": {
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "DMA_CONFIG": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DMA_CONFIG_1",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_micro_dma": {
                "value": "0"
              },
              "c_mm2s_burst_size": {
                "value": "32"
              },
              "c_sg_length_width": {
                "value": "8"
              }
            }
          },
          "DMA_DATA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DMA_DATA_1",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "64"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "64"
              },
              "c_mm2s_burst_size": {
                "value": "8"
              },
              "c_sg_length_width": {
                "value": "14"
              }
            }
          },
          "FFT": {
            "vlnv": "xilinx.com:ip:xfft:9.1",
            "xci_name": "version2_FFT_1",
            "parameters": {
              "butterfly_type": {
                "value": "use_xtremedsp_slices"
              },
              "channels": {
                "value": "1"
              },
              "complex_mult_type": {
                "value": "use_mults_resources"
              },
              "cyclic_prefix_insertion": {
                "value": "false"
              },
              "data_format": {
                "value": "fixed_point"
              },
              "implementation_options": {
                "value": "radix_4_burst_io"
              },
              "input_width": {
                "value": "32"
              },
              "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                "value": "0"
              },
              "output_ordering": {
                "value": "natural_order"
              },
              "run_time_configurable_transform_length": {
                "value": "true"
              },
              "target_clock_frequency": {
                "value": "100"
              },
              "target_data_throughput": {
                "value": "50"
              },
              "throttle_scheme": {
                "value": "nonrealtime"
              },
              "transform_length": {
                "value": "2048"
              }
            }
          },
          "axis_dwidth_converter_0": {
            "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
            "xci_name": "version2_axis_dwidth_converter_0_1",
            "parameters": {
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "version2_xlconcat_0_1",
            "parameters": {
              "NUM_PORTS": {
                "value": "6"
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "DMA_DATA/S_AXI_LITE"
            ]
          },
          "FFT_M_AXIS_DATA": {
            "interface_ports": [
              "DMA_DATA/S_AXIS_S2MM",
              "FFT/M_AXIS_DATA"
            ]
          },
          "DMA_DATA_M_AXIS_MM2S": {
            "interface_ports": [
              "DMA_DATA/M_AXIS_MM2S",
              "FFT/S_AXIS_DATA"
            ]
          },
          "axis_dwidth_converter_0_M_AXIS": {
            "interface_ports": [
              "FFT/S_AXIS_CONFIG",
              "axis_dwidth_converter_0/M_AXIS"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI_LITE1",
              "DMA_CONFIG/S_AXI_LITE"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M_AXI_MM2S1",
              "DMA_CONFIG/M_AXI_MM2S"
            ]
          },
          "DMA_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_S2MM",
              "DMA_DATA/M_AXI_S2MM"
            ]
          },
          "DMA_CONFIG_M_AXIS_MM2S": {
            "interface_ports": [
              "DMA_CONFIG/M_AXIS_MM2S",
              "axis_dwidth_converter_0/S_AXIS"
            ]
          },
          "DMA_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S",
              "DMA_DATA/M_AXI_MM2S"
            ]
          }
        },
        "nets": {
          "DMA_DATA_mm2s_introut": {
            "ports": [
              "DMA_DATA/mm2s_introut",
              "xlconcat_0/In2"
            ]
          },
          "DMA_DATA_s2mm_introut": {
            "ports": [
              "DMA_DATA/s2mm_introut",
              "xlconcat_0/In3"
            ]
          },
          "FFT_event_data_in_channel_halt": {
            "ports": [
              "FFT/event_data_in_channel_halt",
              "xlconcat_0/In0"
            ]
          },
          "FFT_event_frame_started": {
            "ports": [
              "FFT/event_frame_started",
              "xlconcat_0/In4"
            ]
          },
          "FFT_event_tlast_missing": {
            "ports": [
              "FFT/event_tlast_missing",
              "xlconcat_0/In5"
            ]
          },
          "FFT_event_tlast_unexpected": {
            "ports": [
              "FFT/event_tlast_unexpected",
              "xlconcat_0/In1"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_lite_aclk",
              "DMA_CONFIG/m_axi_mm2s_aclk",
              "DMA_CONFIG/s_axi_lite_aclk",
              "DMA_DATA/m_axi_mm2s_aclk",
              "DMA_DATA/m_axi_s2mm_aclk",
              "DMA_DATA/s_axi_lite_aclk",
              "FFT/aclk",
              "axis_dwidth_converter_0/aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "DMA_CONFIG/axi_resetn",
              "DMA_DATA/axi_resetn",
              "axis_dwidth_converter_0/aresetn"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          }
        }
      },
      "fft_group2": {
        "interface_ports": {
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "DMA_CONFIG": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DMA_CONFIG_2",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_micro_dma": {
                "value": "0"
              },
              "c_mm2s_burst_size": {
                "value": "32"
              },
              "c_sg_length_width": {
                "value": "8"
              }
            }
          },
          "DMA_DATA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DMA_DATA_2",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "64"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "64"
              },
              "c_mm2s_burst_size": {
                "value": "8"
              },
              "c_sg_length_width": {
                "value": "14"
              }
            }
          },
          "FFT": {
            "vlnv": "xilinx.com:ip:xfft:9.1",
            "xci_name": "version2_FFT_2",
            "parameters": {
              "butterfly_type": {
                "value": "use_xtremedsp_slices"
              },
              "channels": {
                "value": "1"
              },
              "complex_mult_type": {
                "value": "use_mults_resources"
              },
              "cyclic_prefix_insertion": {
                "value": "false"
              },
              "data_format": {
                "value": "fixed_point"
              },
              "implementation_options": {
                "value": "radix_4_burst_io"
              },
              "input_width": {
                "value": "32"
              },
              "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                "value": "0"
              },
              "output_ordering": {
                "value": "natural_order"
              },
              "run_time_configurable_transform_length": {
                "value": "true"
              },
              "target_clock_frequency": {
                "value": "100"
              },
              "target_data_throughput": {
                "value": "50"
              },
              "throttle_scheme": {
                "value": "nonrealtime"
              },
              "transform_length": {
                "value": "2048"
              }
            }
          },
          "axis_dwidth_converter_0": {
            "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
            "xci_name": "version2_axis_dwidth_converter_0_2",
            "parameters": {
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "version2_xlconcat_0_2",
            "parameters": {
              "NUM_PORTS": {
                "value": "6"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "M_AXI_MM2S1",
              "DMA_CONFIG/M_AXI_MM2S"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI_LITE1",
              "DMA_CONFIG/S_AXI_LITE"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "DMA_DATA/S_AXI_LITE"
            ]
          },
          "DMA_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_S2MM",
              "DMA_DATA/M_AXI_S2MM"
            ]
          },
          "DMA_DATA_M_AXIS_MM2S": {
            "interface_ports": [
              "DMA_DATA/M_AXIS_MM2S",
              "FFT/S_AXIS_DATA"
            ]
          },
          "DMA_CONFIG_M_AXIS_MM2S": {
            "interface_ports": [
              "DMA_CONFIG/M_AXIS_MM2S",
              "axis_dwidth_converter_0/S_AXIS"
            ]
          },
          "FFT_M_AXIS_DATA": {
            "interface_ports": [
              "DMA_DATA/S_AXIS_S2MM",
              "FFT/M_AXIS_DATA"
            ]
          },
          "axis_dwidth_converter_0_M_AXIS": {
            "interface_ports": [
              "FFT/S_AXIS_CONFIG",
              "axis_dwidth_converter_0/M_AXIS"
            ]
          },
          "DMA_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S",
              "DMA_DATA/M_AXI_MM2S"
            ]
          }
        },
        "nets": {
          "DMA_DATA_mm2s_introut": {
            "ports": [
              "DMA_DATA/mm2s_introut",
              "xlconcat_0/In2"
            ]
          },
          "DMA_DATA_s2mm_introut": {
            "ports": [
              "DMA_DATA/s2mm_introut",
              "xlconcat_0/In3"
            ]
          },
          "FFT_event_data_in_channel_halt": {
            "ports": [
              "FFT/event_data_in_channel_halt",
              "xlconcat_0/In0"
            ]
          },
          "FFT_event_frame_started": {
            "ports": [
              "FFT/event_frame_started",
              "xlconcat_0/In4"
            ]
          },
          "FFT_event_tlast_missing": {
            "ports": [
              "FFT/event_tlast_missing",
              "xlconcat_0/In5"
            ]
          },
          "FFT_event_tlast_unexpected": {
            "ports": [
              "FFT/event_tlast_unexpected",
              "xlconcat_0/In1"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_lite_aclk",
              "DMA_CONFIG/m_axi_mm2s_aclk",
              "DMA_CONFIG/s_axi_lite_aclk",
              "DMA_DATA/m_axi_mm2s_aclk",
              "DMA_DATA/m_axi_s2mm_aclk",
              "DMA_DATA/s_axi_lite_aclk",
              "FFT/aclk",
              "axis_dwidth_converter_0/aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "DMA_CONFIG/axi_resetn",
              "DMA_DATA/axi_resetn",
              "axis_dwidth_converter_0/aresetn"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          }
        }
      },
      "fft_group3": {
        "interface_ports": {
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "DMA_CONFIG": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DMA_CONFIG_3",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_micro_dma": {
                "value": "0"
              },
              "c_mm2s_burst_size": {
                "value": "32"
              },
              "c_sg_length_width": {
                "value": "8"
              }
            }
          },
          "DMA_DATA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DMA_DATA_3",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "64"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "64"
              },
              "c_mm2s_burst_size": {
                "value": "8"
              },
              "c_sg_length_width": {
                "value": "14"
              }
            }
          },
          "FFT": {
            "vlnv": "xilinx.com:ip:xfft:9.1",
            "xci_name": "version2_FFT_3",
            "parameters": {
              "butterfly_type": {
                "value": "use_xtremedsp_slices"
              },
              "channels": {
                "value": "1"
              },
              "complex_mult_type": {
                "value": "use_mults_resources"
              },
              "cyclic_prefix_insertion": {
                "value": "false"
              },
              "data_format": {
                "value": "fixed_point"
              },
              "implementation_options": {
                "value": "radix_4_burst_io"
              },
              "input_width": {
                "value": "32"
              },
              "number_of_stages_using_block_ram_for_data_and_phase_factors": {
                "value": "0"
              },
              "output_ordering": {
                "value": "natural_order"
              },
              "run_time_configurable_transform_length": {
                "value": "true"
              },
              "target_clock_frequency": {
                "value": "100"
              },
              "target_data_throughput": {
                "value": "50"
              },
              "throttle_scheme": {
                "value": "nonrealtime"
              },
              "transform_length": {
                "value": "2048"
              }
            }
          },
          "axis_dwidth_converter_0": {
            "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
            "xci_name": "version2_axis_dwidth_converter_0_3",
            "parameters": {
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "version2_xlconcat_0_3",
            "parameters": {
              "NUM_PORTS": {
                "value": "6"
              }
            }
          }
        },
        "interface_nets": {
          "axis_dwidth_converter_0_M_AXIS": {
            "interface_ports": [
              "FFT/S_AXIS_CONFIG",
              "axis_dwidth_converter_0/M_AXIS"
            ]
          },
          "DMA_M_AXI_S2MM": {
            "interface_ports": [
              "M_AXI_S2MM",
              "DMA_DATA/M_AXI_S2MM"
            ]
          },
          "FFT_M_AXIS_DATA": {
            "interface_ports": [
              "DMA_DATA/S_AXIS_S2MM",
              "FFT/M_AXIS_DATA"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI_LITE",
              "DMA_DATA/S_AXI_LITE"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M_AXI_MM2S1",
              "DMA_CONFIG/M_AXI_MM2S"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI_LITE1",
              "DMA_CONFIG/S_AXI_LITE"
            ]
          },
          "DMA_CONFIG_M_AXIS_MM2S": {
            "interface_ports": [
              "DMA_CONFIG/M_AXIS_MM2S",
              "axis_dwidth_converter_0/S_AXIS"
            ]
          },
          "DMA_M_AXI_MM2S": {
            "interface_ports": [
              "M_AXI_MM2S",
              "DMA_DATA/M_AXI_MM2S"
            ]
          },
          "DMA_DATA_M_AXIS_MM2S": {
            "interface_ports": [
              "DMA_DATA/M_AXIS_MM2S",
              "FFT/S_AXIS_DATA"
            ]
          }
        },
        "nets": {
          "DMA_DATA_mm2s_introut": {
            "ports": [
              "DMA_DATA/mm2s_introut",
              "xlconcat_0/In2"
            ]
          },
          "DMA_DATA_s2mm_introut": {
            "ports": [
              "DMA_DATA/s2mm_introut",
              "xlconcat_0/In3"
            ]
          },
          "FFT_event_data_in_channel_halt": {
            "ports": [
              "FFT/event_data_in_channel_halt",
              "xlconcat_0/In0"
            ]
          },
          "FFT_event_frame_started": {
            "ports": [
              "FFT/event_frame_started",
              "xlconcat_0/In4"
            ]
          },
          "FFT_event_tlast_missing": {
            "ports": [
              "FFT/event_tlast_missing",
              "xlconcat_0/In5"
            ]
          },
          "FFT_event_tlast_unexpected": {
            "ports": [
              "FFT/event_tlast_unexpected",
              "xlconcat_0/In1"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_lite_aclk",
              "DMA_CONFIG/m_axi_mm2s_aclk",
              "DMA_CONFIG/s_axi_lite_aclk",
              "DMA_DATA/m_axi_mm2s_aclk",
              "DMA_DATA/m_axi_s2mm_aclk",
              "DMA_DATA/s_axi_lite_aclk",
              "FFT/aclk",
              "axis_dwidth_converter_0/aclk"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "axi_resetn",
              "DMA_CONFIG/axi_resetn",
              "DMA_DATA/axi_resetn",
              "axis_dwidth_converter_0/aresetn"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          }
        }
      },
      "fir_filter": {
        "interface_ports": {
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "CONFIG_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_CONFIG_DMA_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "8"
              }
            }
          },
          "DATA_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DATA_DMA_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "32"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_mm2s_burst_size": {
                "value": "16"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            }
          },
          "RELOAD_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_RELOAD_DMA_0",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "16"
              }
            }
          },
          "fir_compiler_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "version2_fir_compiler_0_0",
            "parameters": {
              "Clock_Frequency": {
                "value": "100"
              },
              "CoefficientVector": {
                "value": "-169, -314, -507, -43, 807, 1195, 677, -195, -495, -126, 121, -191, -539, -376, -17, -46, -324, -285, 63, 172, -57, -117, 178, 359, 157, -9, 203, 422, 240, -35, 70, 314, 172, -189, -195, 83, 33, -364, -463, -133, -27, -391, -570, -188, 119, -159, -428, -45, 457, 287, -122, 154, 798, 734, 114, 141, 851, 914, 38, -332, 392, 684, -421, -1332, -601, 190, -1023, -2736, -2002, -15, -1039, -4748, -4549, 3141, 11762, 11762, 3141, -4549, -4748, -1039, -15, -2002, -2736, -1023, 190, -601, -1332, -421, 684, 392, -332, 38, 914, 851, 141, 114, 734, 798, 154, -122, 287, 457, -45, -428, -159, 119, -188, -570, -391, -27, -133, -463, -364, 33, 83, -195, -189, 172, 314, 70, -35, 240, 422, 203, -9, 157, 359, 178, -117, -57, 172, 63, -285, -324, -46, -17, -376, -539, -191, 121, -126, -495, -195, 677, 1195, 807, -43, -507, -314, -169"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Reload": {
                "value": "true"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "1"
              },
              "DATA_Has_TLAST": {
                "value": "Packet_Framing"
              },
              "Data_Fractional_Bits": {
                "value": "0"
              },
              "Data_Width": {
                "value": "32"
              },
              "DisplayReloadOrder": {
                "value": "true"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Gen_MIF_from_COE": {
                "value": "false"
              },
              "Gen_MIF_from_Spec": {
                "value": "false"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "M_DATA_Has_TREADY": {
                "value": "true"
              },
              "Output_Rounding_Mode": {
                "value": "Non_Symmetric_Rounding_Up"
              },
              "Output_Width": {
                "value": "32"
              },
              "Passband_Max": {
                "value": "0.7"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "Sample_Frequency": {
                "value": "1.28E-4"
              },
              "Stopband_Max": {
                "value": ".7"
              },
              "Stopband_Min": {
                "value": "0.3"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "version2_xlconcat_0_4",
            "parameters": {
              "NUM_PORTS": {
                "value": "6"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S_AXI_LITE1",
              "CONFIG_DMA/S_AXI_LITE"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "DATA_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_DATA"
            ]
          },
          "fir_compiler_0_M_AXIS_DATA": {
            "interface_ports": [
              "DATA_DMA/S_AXIS_S2MM",
              "fir_compiler_0/M_AXIS_DATA"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI_LITE2",
              "DATA_DMA/S_AXI_LITE"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M_AXI_MM2S",
              "DATA_DMA/M_AXI_MM2S"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M_AXI_S2MM",
              "DATA_DMA/M_AXI_S2MM"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M_AXI_MM2S2",
              "RELOAD_DMA/M_AXI_MM2S"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M_AXI_MM2S1",
              "CONFIG_DMA/M_AXI_MM2S"
            ]
          },
          "RELOAD_DMA_M_AXIS_MM2S": {
            "interface_ports": [
              "RELOAD_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_RELOAD"
            ]
          },
          "CONFIG_DMA_M_AXIS_MM2S": {
            "interface_ports": [
              "CONFIG_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_CONFIG"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI_LITE",
              "RELOAD_DMA/S_AXI_LITE"
            ]
          }
        },
        "nets": {
          "CONFIG_DMA_mm2s_introut": {
            "ports": [
              "CONFIG_DMA/mm2s_introut",
              "xlconcat_0/In5"
            ]
          },
          "DATA_DMA_mm2s_introut": {
            "ports": [
              "DATA_DMA/mm2s_introut",
              "xlconcat_0/In2"
            ]
          },
          "DATA_DMA_s2mm_introut": {
            "ports": [
              "DATA_DMA/s2mm_introut",
              "xlconcat_0/In3"
            ]
          },
          "RELOAD_DMA_mm2s_introut": {
            "ports": [
              "RELOAD_DMA/mm2s_introut",
              "xlconcat_0/In4"
            ]
          },
          "axi_resetn_1": {
            "ports": [
              "axi_resetn",
              "CONFIG_DMA/axi_resetn",
              "DATA_DMA/axi_resetn",
              "RELOAD_DMA/axi_resetn"
            ]
          },
          "s_axi_lite_aclk_1": {
            "ports": [
              "s_axi_lite_aclk",
              "CONFIG_DMA/m_axi_mm2s_aclk",
              "CONFIG_DMA/s_axi_lite_aclk",
              "DATA_DMA/m_axi_mm2s_aclk",
              "DATA_DMA/m_axi_s2mm_aclk",
              "DATA_DMA/s_axi_lite_aclk",
              "RELOAD_DMA/m_axi_mm2s_aclk",
              "RELOAD_DMA/s_axi_lite_aclk",
              "fir_compiler_0/aclk"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          }
        }
      },
      "fir_filter1": {
        "interface_ports": {
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "CONFIG_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_CONFIG_DMA_1",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "8"
              }
            }
          },
          "DATA_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DATA_DMA_1",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "32"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_mm2s_burst_size": {
                "value": "16"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            }
          },
          "RELOAD_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_RELOAD_DMA_1",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "16"
              }
            }
          },
          "fir_compiler_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "version2_fir_compiler_0_1",
            "parameters": {
              "Clock_Frequency": {
                "value": "100"
              },
              "CoefficientVector": {
                "value": "-169, -314, -507, -43, 807, 1195, 677, -195, -495, -126, 121, -191, -539, -376, -17, -46, -324, -285, 63, 172, -57, -117, 178, 359, 157, -9, 203, 422, 240, -35, 70, 314, 172, -189, -195, 83, 33, -364, -463, -133, -27, -391, -570, -188, 119, -159, -428, -45, 457, 287, -122, 154, 798, 734, 114, 141, 851, 914, 38, -332, 392, 684, -421, -1332, -601, 190, -1023, -2736, -2002, -15, -1039, -4748, -4549, 3141, 11762, 11762, 3141, -4549, -4748, -1039, -15, -2002, -2736, -1023, 190, -601, -1332, -421, 684, 392, -332, 38, 914, 851, 141, 114, 734, 798, 154, -122, 287, 457, -45, -428, -159, 119, -188, -570, -391, -27, -133, -463, -364, 33, 83, -195, -189, 172, 314, 70, -35, 240, 422, 203, -9, 157, 359, 178, -117, -57, 172, 63, -285, -324, -46, -17, -376, -539, -191, 121, -126, -495, -195, 677, 1195, 807, -43, -507, -314, -169"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Reload": {
                "value": "true"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "1"
              },
              "DATA_Has_TLAST": {
                "value": "Packet_Framing"
              },
              "Data_Fractional_Bits": {
                "value": "0"
              },
              "Data_Width": {
                "value": "32"
              },
              "DisplayReloadOrder": {
                "value": "true"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Gen_MIF_from_COE": {
                "value": "false"
              },
              "Gen_MIF_from_Spec": {
                "value": "false"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "M_DATA_Has_TREADY": {
                "value": "true"
              },
              "Output_Rounding_Mode": {
                "value": "Non_Symmetric_Rounding_Up"
              },
              "Output_Width": {
                "value": "32"
              },
              "Passband_Max": {
                "value": "0.7"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "Sample_Frequency": {
                "value": "1.28E-4"
              },
              "Stopband_Max": {
                "value": ".7"
              },
              "Stopband_Min": {
                "value": "0.3"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "version2_xlconcat_0_5",
            "parameters": {
              "NUM_PORTS": {
                "value": "6"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S_AXI_LITE1",
              "CONFIG_DMA/S_AXI_LITE"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI_LITE",
              "RELOAD_DMA/S_AXI_LITE"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI_LITE2",
              "DATA_DMA/S_AXI_LITE"
            ]
          },
          "CONFIG_DMA_M_AXIS_MM2S": {
            "interface_ports": [
              "CONFIG_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_CONFIG"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M_AXI_S2MM",
              "DATA_DMA/M_AXI_S2MM"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M_AXI_MM2S",
              "DATA_DMA/M_AXI_MM2S"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M_AXI_MM2S2",
              "RELOAD_DMA/M_AXI_MM2S"
            ]
          },
          "fir_compiler_0_M_AXIS_DATA": {
            "interface_ports": [
              "DATA_DMA/S_AXIS_S2MM",
              "fir_compiler_0/M_AXIS_DATA"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M_AXI_MM2S1",
              "CONFIG_DMA/M_AXI_MM2S"
            ]
          },
          "RELOAD_DMA_M_AXIS_MM2S": {
            "interface_ports": [
              "RELOAD_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_RELOAD"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "DATA_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_DATA"
            ]
          }
        },
        "nets": {
          "CONFIG_DMA_mm2s_introut": {
            "ports": [
              "CONFIG_DMA/mm2s_introut",
              "xlconcat_0/In5"
            ]
          },
          "DATA_DMA_mm2s_introut": {
            "ports": [
              "DATA_DMA/mm2s_introut",
              "xlconcat_0/In2"
            ]
          },
          "DATA_DMA_s2mm_introut": {
            "ports": [
              "DATA_DMA/s2mm_introut",
              "xlconcat_0/In3"
            ]
          },
          "RELOAD_DMA_mm2s_introut": {
            "ports": [
              "RELOAD_DMA/mm2s_introut",
              "xlconcat_0/In4"
            ]
          },
          "axi_resetn_1": {
            "ports": [
              "axi_resetn",
              "CONFIG_DMA/axi_resetn",
              "DATA_DMA/axi_resetn",
              "RELOAD_DMA/axi_resetn"
            ]
          },
          "s_axi_lite_aclk_1": {
            "ports": [
              "s_axi_lite_aclk",
              "CONFIG_DMA/m_axi_mm2s_aclk",
              "CONFIG_DMA/s_axi_lite_aclk",
              "DATA_DMA/m_axi_mm2s_aclk",
              "DATA_DMA/m_axi_s2mm_aclk",
              "DATA_DMA/s_axi_lite_aclk",
              "RELOAD_DMA/m_axi_mm2s_aclk",
              "RELOAD_DMA/s_axi_lite_aclk",
              "fir_compiler_0/aclk"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          }
        }
      },
      "fir_filter2": {
        "interface_ports": {
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "CONFIG_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_CONFIG_DMA_2",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "8"
              }
            }
          },
          "DATA_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DATA_DMA_2",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "32"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_mm2s_burst_size": {
                "value": "16"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            }
          },
          "RELOAD_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_RELOAD_DMA_2",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "16"
              }
            }
          },
          "fir_compiler_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "version2_fir_compiler_0_2",
            "parameters": {
              "Clock_Frequency": {
                "value": "100"
              },
              "CoefficientVector": {
                "value": "-169, -314, -507, -43, 807, 1195, 677, -195, -495, -126, 121, -191, -539, -376, -17, -46, -324, -285, 63, 172, -57, -117, 178, 359, 157, -9, 203, 422, 240, -35, 70, 314, 172, -189, -195, 83, 33, -364, -463, -133, -27, -391, -570, -188, 119, -159, -428, -45, 457, 287, -122, 154, 798, 734, 114, 141, 851, 914, 38, -332, 392, 684, -421, -1332, -601, 190, -1023, -2736, -2002, -15, -1039, -4748, -4549, 3141, 11762, 11762, 3141, -4549, -4748, -1039, -15, -2002, -2736, -1023, 190, -601, -1332, -421, 684, 392, -332, 38, 914, 851, 141, 114, 734, 798, 154, -122, 287, 457, -45, -428, -159, 119, -188, -570, -391, -27, -133, -463, -364, 33, 83, -195, -189, 172, 314, 70, -35, 240, 422, 203, -9, 157, 359, 178, -117, -57, 172, 63, -285, -324, -46, -17, -376, -539, -191, 121, -126, -495, -195, 677, 1195, 807, -43, -507, -314, -169"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Reload": {
                "value": "true"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "1"
              },
              "DATA_Has_TLAST": {
                "value": "Packet_Framing"
              },
              "Data_Fractional_Bits": {
                "value": "0"
              },
              "Data_Width": {
                "value": "32"
              },
              "DisplayReloadOrder": {
                "value": "true"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Gen_MIF_from_COE": {
                "value": "false"
              },
              "Gen_MIF_from_Spec": {
                "value": "false"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "M_DATA_Has_TREADY": {
                "value": "true"
              },
              "Output_Rounding_Mode": {
                "value": "Non_Symmetric_Rounding_Up"
              },
              "Output_Width": {
                "value": "32"
              },
              "Passband_Max": {
                "value": "0.7"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "Sample_Frequency": {
                "value": "1.28E-4"
              },
              "Stopband_Max": {
                "value": ".7"
              },
              "Stopband_Min": {
                "value": "0.3"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "version2_xlconcat_0_6",
            "parameters": {
              "NUM_PORTS": {
                "value": "6"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S_AXI_LITE1",
              "CONFIG_DMA/S_AXI_LITE"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI_LITE2",
              "DATA_DMA/S_AXI_LITE"
            ]
          },
          "CONFIG_DMA_M_AXIS_MM2S": {
            "interface_ports": [
              "CONFIG_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_CONFIG"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI_LITE",
              "RELOAD_DMA/S_AXI_LITE"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M_AXI_MM2S2",
              "RELOAD_DMA/M_AXI_MM2S"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M_AXI_S2MM",
              "DATA_DMA/M_AXI_S2MM"
            ]
          },
          "RELOAD_DMA_M_AXIS_MM2S": {
            "interface_ports": [
              "RELOAD_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_RELOAD"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M_AXI_MM2S1",
              "CONFIG_DMA/M_AXI_MM2S"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "DATA_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_DATA"
            ]
          },
          "fir_compiler_0_M_AXIS_DATA": {
            "interface_ports": [
              "DATA_DMA/S_AXIS_S2MM",
              "fir_compiler_0/M_AXIS_DATA"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M_AXI_MM2S",
              "DATA_DMA/M_AXI_MM2S"
            ]
          }
        },
        "nets": {
          "CONFIG_DMA_mm2s_introut": {
            "ports": [
              "CONFIG_DMA/mm2s_introut",
              "xlconcat_0/In5"
            ]
          },
          "DATA_DMA_mm2s_introut": {
            "ports": [
              "DATA_DMA/mm2s_introut",
              "xlconcat_0/In2"
            ]
          },
          "DATA_DMA_s2mm_introut": {
            "ports": [
              "DATA_DMA/s2mm_introut",
              "xlconcat_0/In3"
            ]
          },
          "RELOAD_DMA_mm2s_introut": {
            "ports": [
              "RELOAD_DMA/mm2s_introut",
              "xlconcat_0/In4"
            ]
          },
          "axi_resetn_1": {
            "ports": [
              "axi_resetn",
              "CONFIG_DMA/axi_resetn",
              "DATA_DMA/axi_resetn",
              "RELOAD_DMA/axi_resetn"
            ]
          },
          "s_axi_lite_aclk_1": {
            "ports": [
              "s_axi_lite_aclk",
              "CONFIG_DMA/m_axi_mm2s_aclk",
              "CONFIG_DMA/s_axi_lite_aclk",
              "DATA_DMA/m_axi_mm2s_aclk",
              "DATA_DMA/m_axi_s2mm_aclk",
              "DATA_DMA/s_axi_lite_aclk",
              "RELOAD_DMA/m_axi_mm2s_aclk",
              "RELOAD_DMA/s_axi_lite_aclk",
              "fir_compiler_0/aclk"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          }
        }
      },
      "fir_filter3": {
        "interface_ports": {
          "M_AXI_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_MM2S2": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXI_S2MM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_LITE2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_resetn": {
            "type": "rst",
            "direction": "I"
          },
          "dout": {
            "direction": "O",
            "left": "5",
            "right": "0"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "CONFIG_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_CONFIG_DMA_3",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "8"
              }
            }
          },
          "DATA_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_DATA_DMA_3",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "32"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "32"
              },
              "c_mm2s_burst_size": {
                "value": "16"
              },
              "c_sg_length_width": {
                "value": "26"
              }
            }
          },
          "RELOAD_DMA": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "version2_RELOAD_DMA_3",
            "parameters": {
              "c_include_mm2s": {
                "value": "1"
              },
              "c_include_s2mm": {
                "value": "0"
              },
              "c_include_sg": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "16"
              }
            }
          },
          "fir_compiler_0": {
            "vlnv": "xilinx.com:ip:fir_compiler:7.2",
            "xci_name": "version2_fir_compiler_0_3",
            "parameters": {
              "Clock_Frequency": {
                "value": "100"
              },
              "CoefficientVector": {
                "value": "-169, -314, -507, -43, 807, 1195, 677, -195, -495, -126, 121, -191, -539, -376, -17, -46, -324, -285, 63, 172, -57, -117, 178, 359, 157, -9, 203, 422, 240, -35, 70, 314, 172, -189, -195, 83, 33, -364, -463, -133, -27, -391, -570, -188, 119, -159, -428, -45, 457, 287, -122, 154, 798, 734, 114, 141, 851, 914, 38, -332, 392, 684, -421, -1332, -601, 190, -1023, -2736, -2002, -15, -1039, -4748, -4549, 3141, 11762, 11762, 3141, -4549, -4748, -1039, -15, -2002, -2736, -1023, 190, -601, -1332, -421, 684, 392, -332, 38, 914, 851, 141, 114, 734, 798, 154, -122, 287, 457, -45, -428, -159, 119, -188, -570, -391, -27, -133, -463, -364, 33, 83, -195, -189, 172, 314, 70, -35, 240, 422, 203, -9, 157, 359, 178, -117, -57, 172, 63, -285, -324, -46, -17, -376, -539, -191, 121, -126, -495, -195, 677, 1195, 807, -43, -507, -314, -169"
              },
              "Coefficient_Fractional_Bits": {
                "value": "0"
              },
              "Coefficient_Reload": {
                "value": "true"
              },
              "Coefficient_Sets": {
                "value": "1"
              },
              "Coefficient_Sign": {
                "value": "Signed"
              },
              "Coefficient_Structure": {
                "value": "Inferred"
              },
              "Coefficient_Width": {
                "value": "16"
              },
              "ColumnConfig": {
                "value": "1"
              },
              "DATA_Has_TLAST": {
                "value": "Packet_Framing"
              },
              "Data_Fractional_Bits": {
                "value": "0"
              },
              "Data_Width": {
                "value": "32"
              },
              "DisplayReloadOrder": {
                "value": "true"
              },
              "Filter_Architecture": {
                "value": "Systolic_Multiply_Accumulate"
              },
              "Gen_MIF_from_COE": {
                "value": "false"
              },
              "Gen_MIF_from_Spec": {
                "value": "false"
              },
              "Has_ARESETn": {
                "value": "true"
              },
              "M_DATA_Has_TREADY": {
                "value": "true"
              },
              "Output_Rounding_Mode": {
                "value": "Non_Symmetric_Rounding_Up"
              },
              "Output_Width": {
                "value": "32"
              },
              "Passband_Max": {
                "value": "0.7"
              },
              "Quantization": {
                "value": "Integer_Coefficients"
              },
              "Sample_Frequency": {
                "value": "1.28E-4"
              },
              "Stopband_Max": {
                "value": ".7"
              },
              "Stopband_Min": {
                "value": "0.3"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "version2_xlconcat_0_7",
            "parameters": {
              "NUM_PORTS": {
                "value": "6"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI_LITE",
              "RELOAD_DMA/S_AXI_LITE"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI_LITE1",
              "CONFIG_DMA/S_AXI_LITE"
            ]
          },
          "CONFIG_DMA_M_AXIS_MM2S": {
            "interface_ports": [
              "CONFIG_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_CONFIG"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M_AXI_S2MM",
              "DATA_DMA/M_AXI_S2MM"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI_LITE2",
              "DATA_DMA/S_AXI_LITE"
            ]
          },
          "RELOAD_DMA_M_AXIS_MM2S": {
            "interface_ports": [
              "RELOAD_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_RELOAD"
            ]
          },
          "fir_compiler_0_M_AXIS_DATA": {
            "interface_ports": [
              "DATA_DMA/S_AXIS_S2MM",
              "fir_compiler_0/M_AXIS_DATA"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "DATA_DMA/M_AXIS_MM2S",
              "fir_compiler_0/S_AXIS_DATA"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M_AXI_MM2S2",
              "RELOAD_DMA/M_AXI_MM2S"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "M_AXI_MM2S",
              "DATA_DMA/M_AXI_MM2S"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M_AXI_MM2S1",
              "CONFIG_DMA/M_AXI_MM2S"
            ]
          }
        },
        "nets": {
          "CONFIG_DMA_mm2s_introut": {
            "ports": [
              "CONFIG_DMA/mm2s_introut",
              "xlconcat_0/In5"
            ]
          },
          "DATA_DMA_mm2s_introut": {
            "ports": [
              "DATA_DMA/mm2s_introut",
              "xlconcat_0/In2"
            ]
          },
          "DATA_DMA_s2mm_introut": {
            "ports": [
              "DATA_DMA/s2mm_introut",
              "xlconcat_0/In3"
            ]
          },
          "RELOAD_DMA_mm2s_introut": {
            "ports": [
              "RELOAD_DMA/mm2s_introut",
              "xlconcat_0/In4"
            ]
          },
          "axi_resetn_1": {
            "ports": [
              "axi_resetn",
              "CONFIG_DMA/axi_resetn",
              "DATA_DMA/axi_resetn",
              "RELOAD_DMA/axi_resetn"
            ]
          },
          "s_axi_lite_aclk_1": {
            "ports": [
              "s_axi_lite_aclk",
              "CONFIG_DMA/m_axi_mm2s_aclk",
              "CONFIG_DMA/s_axi_lite_aclk",
              "DATA_DMA/m_axi_mm2s_aclk",
              "DATA_DMA/m_axi_s2mm_aclk",
              "DATA_DMA/s_axi_lite_aclk",
              "RELOAD_DMA/m_axi_mm2s_aclk",
              "RELOAD_DMA/s_axi_lite_aclk",
              "fir_compiler_0/aclk"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "dout"
            ]
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "version2_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CORE0_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE0_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_FIQ_INTR": {
            "value": "0"
          },
          "PCW_CORE1_IRQ_INTR": {
            "value": "0"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 9"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GP0_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP0_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP0_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GP1_EN_MODIFIABLE_TXN": {
            "value": "1"
          },
          "PCW_GP1_NUM_READ_THREADS": {
            "value": "4"
          },
          "PCW_GP1_NUM_WRITE_THREADS": {
            "value": "4"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP1_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_P2F_ENET0_INTR": {
            "value": "0"
          },
          "PCW_P2F_GPIO_INTR": {
            "value": "0"
          },
          "PCW_P2F_QSPI_INTR": {
            "value": "0"
          },
          "PCW_P2F_SDIO0_INTR": {
            "value": "0"
          },
          "PCW_P2F_UART0_INTR": {
            "value": "0"
          },
          "PCW_P2F_USB0_INTR": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP0_ID_WIDTH": {
            "value": "6"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "32.14"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "31.12"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "32.2"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "31.08"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "1"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        }
      },
      "rst_ps7_0_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "version2_rst_ps7_0_100M_0"
      },
      "standard_interconnect_fft": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "version2_standard_interconnect_fft_0",
        "parameters": {
          "NUM_MI": {
            "value": "10"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "version2_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "10"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "version2_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "standard_interconnect_fft_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_standard_interconnect_fft": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_standard_interconnect_fft": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_standard_interconnect_fft": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_standard_interconnect_fft": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_standard_interconnect_fft": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_standard_interconnect_fft": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_standard_interconnect_fft": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m00_couplers_to_standard_interconnect_fft": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_standard_interconnect_fft": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_standard_interconnect_fft": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "standard_interconnect_fft_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK"
            ]
          },
          "standard_interconnect_fft_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN"
            ]
          }
        }
      },
      "standard_interconnect_fir": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "version2_standard_interconnect_fir_0",
        "parameters": {
          "NUM_MI": {
            "value": "12"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "version2_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "12"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "version2_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m00_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "standard_interconnect_fir_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "m10_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_standard_interconnect_fir": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "standard_interconnect_fir_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK"
            ]
          },
          "standard_interconnect_fir_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN"
            ]
          }
        }
      },
      "stream_interconnect_fft": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "version2_stream_interconnect_fft_0",
        "parameters": {
          "NUM_SI": {
            "value": "13"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S08_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S09_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S10_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S11_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S12_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "stream_interconnect_fir": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "version2_stream_interconnect_fir_0",
        "parameters": {
          "NUM_SI": {
            "value": "16"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S04_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S05_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S06_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S07_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S08_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S09_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S10_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S11_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S12_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S13_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S14_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "S15_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "version2_xlconcat_0_8"
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "standard_interconnect_fir/S00_AXI",
          "processing_system7_0/M_AXI_GP0"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "leds_4bits",
          "axi_gpio_0/GPIO"
        ]
      },
      "fft_group1_M_AXI_MM2S": {
        "interface_ports": [
          "fft_group1/M_AXI_MM2S",
          "stream_interconnect_fft/S03_AXI"
        ]
      },
      "fft_group1_M_AXI_MM2S1": {
        "interface_ports": [
          "fft_group1/M_AXI_MM2S1",
          "stream_interconnect_fft/S04_AXI"
        ]
      },
      "fft_group1_M_AXI_S2MM": {
        "interface_ports": [
          "fft_group1/M_AXI_S2MM",
          "stream_interconnect_fft/S05_AXI"
        ]
      },
      "fft_group2_M_AXI_MM2S": {
        "interface_ports": [
          "fft_group2/M_AXI_MM2S",
          "stream_interconnect_fft/S06_AXI"
        ]
      },
      "fft_group2_M_AXI_MM2S1": {
        "interface_ports": [
          "fft_group2/M_AXI_MM2S1",
          "stream_interconnect_fft/S07_AXI"
        ]
      },
      "fft_group2_M_AXI_S2MM": {
        "interface_ports": [
          "fft_group2/M_AXI_S2MM",
          "stream_interconnect_fft/S08_AXI"
        ]
      },
      "fft_group3_M_AXI_MM2S": {
        "interface_ports": [
          "fft_group3/M_AXI_MM2S",
          "stream_interconnect_fft/S09_AXI"
        ]
      },
      "fft_group3_M_AXI_S2MM": {
        "interface_ports": [
          "fft_group3/M_AXI_S2MM",
          "stream_interconnect_fft/S11_AXI"
        ]
      },
      "fft_group_M_AXI_MM2S": {
        "interface_ports": [
          "fft_group/M_AXI_MM2S",
          "stream_interconnect_fft/S00_AXI"
        ]
      },
      "fft_group_M_AXI_MM2S1": {
        "interface_ports": [
          "fft_group/M_AXI_MM2S1",
          "stream_interconnect_fft/S01_AXI"
        ]
      },
      "fft_group_M_AXI_S2MM": {
        "interface_ports": [
          "fft_group/M_AXI_S2MM",
          "stream_interconnect_fft/S02_AXI"
        ]
      },
      "fft_group3_M_AXI_MM2S1": {
        "interface_ports": [
          "fft_group3/M_AXI_MM2S1",
          "stream_interconnect_fft/S10_AXI"
        ]
      },
      "fir_filter1_M_AXI_S2MM": {
        "interface_ports": [
          "fir_filter1/M_AXI_S2MM",
          "stream_interconnect_fir/S07_AXI"
        ]
      },
      "fir_filter1_M_AXI_MM2S": {
        "interface_ports": [
          "fir_filter1/M_AXI_MM2S",
          "stream_interconnect_fir/S04_AXI"
        ]
      },
      "fir_filter1_M_AXI_MM2S1": {
        "interface_ports": [
          "fir_filter1/M_AXI_MM2S1",
          "stream_interconnect_fir/S05_AXI"
        ]
      },
      "fir_filter1_M_AXI_MM2S2": {
        "interface_ports": [
          "fir_filter1/M_AXI_MM2S2",
          "stream_interconnect_fir/S06_AXI"
        ]
      },
      "fir_filter3_M_AXI_MM2S2": {
        "interface_ports": [
          "fir_filter3/M_AXI_MM2S2",
          "stream_interconnect_fir/S14_AXI"
        ]
      },
      "fir_filter_M_AXI_S2MM": {
        "interface_ports": [
          "fir_filter/M_AXI_S2MM",
          "stream_interconnect_fir/S03_AXI"
        ]
      },
      "fir_filter3_M_AXI_S2MM": {
        "interface_ports": [
          "fir_filter3/M_AXI_S2MM",
          "stream_interconnect_fir/S15_AXI"
        ]
      },
      "fir_filter3_M_AXI_MM2S1": {
        "interface_ports": [
          "fir_filter3/M_AXI_MM2S1",
          "stream_interconnect_fir/S13_AXI"
        ]
      },
      "fir_filter_M_AXI_MM2S": {
        "interface_ports": [
          "fir_filter/M_AXI_MM2S",
          "stream_interconnect_fir/S00_AXI"
        ]
      },
      "fir_filter_M_AXI_MM2S2": {
        "interface_ports": [
          "fir_filter/M_AXI_MM2S2",
          "stream_interconnect_fir/S02_AXI"
        ]
      },
      "fir_filter_M_AXI_MM2S1": {
        "interface_ports": [
          "fir_filter/M_AXI_MM2S1",
          "stream_interconnect_fir/S01_AXI"
        ]
      },
      "fir_filter3_M_AXI_MM2S": {
        "interface_ports": [
          "fir_filter3/M_AXI_MM2S",
          "stream_interconnect_fir/S12_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_M_AXI_GP1": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP1",
          "standard_interconnect_fft/S00_AXI"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "fir_filter2_M_AXI_S2MM": {
        "interface_ports": [
          "fir_filter2/M_AXI_S2MM",
          "stream_interconnect_fir/S11_AXI"
        ]
      },
      "fir_filter2_M_AXI_MM2S": {
        "interface_ports": [
          "fir_filter2/M_AXI_MM2S",
          "stream_interconnect_fir/S08_AXI"
        ]
      },
      "fir_filter2_M_AXI_MM2S1": {
        "interface_ports": [
          "fir_filter2/M_AXI_MM2S1",
          "stream_interconnect_fir/S09_AXI"
        ]
      },
      "fir_filter2_M_AXI_MM2S2": {
        "interface_ports": [
          "fir_filter2/M_AXI_MM2S2",
          "stream_interconnect_fir/S10_AXI"
        ]
      },
      "standard_interconnect_fft_M00_AXI": {
        "interface_ports": [
          "standard_interconnect_fft/M00_AXI",
          "fft_group/S_AXI_LITE"
        ]
      },
      "standard_interconnect_fft_M01_AXI": {
        "interface_ports": [
          "standard_interconnect_fft/M01_AXI",
          "fft_group/S_AXI_LITE1"
        ]
      },
      "standard_interconnect_fft_M02_AXI": {
        "interface_ports": [
          "standard_interconnect_fft/M02_AXI",
          "fft_group1/S_AXI_LITE"
        ]
      },
      "standard_interconnect_fft_M03_AXI": {
        "interface_ports": [
          "standard_interconnect_fft/M03_AXI",
          "fft_group1/S_AXI_LITE1"
        ]
      },
      "standard_interconnect_fft_M07_AXI": {
        "interface_ports": [
          "standard_interconnect_fft/M07_AXI",
          "fft_group3/S_AXI_LITE1"
        ]
      },
      "standard_interconnect_fft_M06_AXI": {
        "interface_ports": [
          "standard_interconnect_fft/M06_AXI",
          "fft_group3/S_AXI_LITE"
        ]
      },
      "standard_interconnect_fft_M05_AXI": {
        "interface_ports": [
          "standard_interconnect_fft/M05_AXI",
          "fft_group2/S_AXI_LITE1"
        ]
      },
      "standard_interconnect_fft_M09_AXI": {
        "interface_ports": [
          "standard_interconnect_fft/M09_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "standard_interconnect_fft_M08_AXI": {
        "interface_ports": [
          "standard_interconnect_fft/M08_AXI",
          "axi_intc_0/s_axi"
        ]
      },
      "standard_interconnect_fft_M04_AXI": {
        "interface_ports": [
          "standard_interconnect_fft/M04_AXI",
          "fft_group2/S_AXI_LITE"
        ]
      },
      "standard_interconnect_fir_M00_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M00_AXI",
          "fir_filter/S_AXI_LITE"
        ]
      },
      "standard_interconnect_fir_M01_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M01_AXI",
          "fir_filter/S_AXI_LITE1"
        ]
      },
      "standard_interconnect_fir_M03_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M03_AXI",
          "fir_filter1/S_AXI_LITE"
        ]
      },
      "standard_interconnect_fir_M08_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M08_AXI",
          "fir_filter2/S_AXI_LITE2"
        ]
      },
      "standard_interconnect_fir_M11_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M11_AXI",
          "fir_filter3/S_AXI_LITE2"
        ]
      },
      "standard_interconnect_fir_M02_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M02_AXI",
          "fir_filter/S_AXI_LITE2"
        ]
      },
      "standard_interconnect_fir_M09_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M09_AXI",
          "fir_filter3/S_AXI_LITE"
        ]
      },
      "standard_interconnect_fir_M07_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M07_AXI",
          "fir_filter2/S_AXI_LITE1"
        ]
      },
      "standard_interconnect_fir_M06_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M06_AXI",
          "fir_filter2/S_AXI_LITE"
        ]
      },
      "standard_interconnect_fir_M04_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M04_AXI",
          "fir_filter1/S_AXI_LITE1"
        ]
      },
      "standard_interconnect_fir_M10_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M10_AXI",
          "fir_filter3/S_AXI_LITE1"
        ]
      },
      "standard_interconnect_fir_M05_AXI": {
        "interface_ports": [
          "standard_interconnect_fir/M05_AXI",
          "fir_filter1/S_AXI_LITE2"
        ]
      },
      "stream_interconnect_fir_M00_AXI": {
        "interface_ports": [
          "stream_interconnect_fft/S12_AXI",
          "stream_interconnect_fir/M00_AXI"
        ]
      },
      "stream_interconnect_fft_M00_AXI": {
        "interface_ports": [
          "processing_system7_0/S_AXI_HP0",
          "stream_interconnect_fft/M00_AXI"
        ]
      }
    },
    "nets": {
      "axi_intc_0_irq": {
        "ports": [
          "axi_intc_0/irq",
          "processing_system7_0/IRQ_F2P"
        ]
      },
      "fft_group_dout": {
        "ports": [
          "fft_group/dout",
          "xlconcat_0/In0"
        ]
      },
      "fir_filter_dout": {
        "ports": [
          "fir_filter/dout",
          "xlconcat_0/In1"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "axi_gpio_0/s_axi_aclk",
          "axi_intc_0/s_axi_aclk",
          "fft_group/s_axi_lite_aclk",
          "fir_filter/s_axi_lite_aclk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "rst_ps7_0_100M/slowest_sync_clk",
          "standard_interconnect_fir/ACLK",
          "standard_interconnect_fir/M00_ACLK",
          "standard_interconnect_fir/M01_ACLK",
          "standard_interconnect_fir/M02_ACLK",
          "standard_interconnect_fir/M03_ACLK",
          "standard_interconnect_fir/M04_ACLK",
          "standard_interconnect_fir/M05_ACLK",
          "standard_interconnect_fir/M06_ACLK",
          "standard_interconnect_fir/S00_ACLK",
          "stream_interconnect_fir/aclk",
          "fft_group2/s_axi_lite_aclk",
          "stream_interconnect_fft/aclk",
          "fft_group1/s_axi_lite_aclk",
          "fft_group3/s_axi_lite_aclk",
          "standard_interconnect_fir/M07_ACLK",
          "standard_interconnect_fir/M08_ACLK",
          "fir_filter1/s_axi_lite_aclk",
          "standard_interconnect_fir/M09_ACLK",
          "standard_interconnect_fir/M10_ACLK",
          "standard_interconnect_fir/M11_ACLK",
          "fir_filter3/s_axi_lite_aclk",
          "standard_interconnect_fft/ACLK",
          "standard_interconnect_fft/S00_ACLK",
          "standard_interconnect_fft/M00_ACLK",
          "standard_interconnect_fft/M01_ACLK",
          "standard_interconnect_fft/M02_ACLK",
          "standard_interconnect_fft/M03_ACLK",
          "standard_interconnect_fft/M04_ACLK",
          "standard_interconnect_fft/M05_ACLK",
          "standard_interconnect_fft/M06_ACLK",
          "fir_filter2/s_axi_lite_aclk",
          "standard_interconnect_fft/M07_ACLK",
          "standard_interconnect_fft/M08_ACLK",
          "standard_interconnect_fft/M09_ACLK",
          "processing_system7_0/M_AXI_GP1_ACLK"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_100M/ext_reset_in"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_100M/peripheral_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_intc_0/s_axi_aresetn",
          "fft_group/axi_resetn",
          "fir_filter/axi_resetn",
          "standard_interconnect_fir/ARESETN",
          "standard_interconnect_fir/M00_ARESETN",
          "standard_interconnect_fir/M01_ARESETN",
          "standard_interconnect_fir/M02_ARESETN",
          "standard_interconnect_fir/M03_ARESETN",
          "standard_interconnect_fir/M04_ARESETN",
          "standard_interconnect_fir/M05_ARESETN",
          "standard_interconnect_fir/M06_ARESETN",
          "standard_interconnect_fir/S00_ARESETN",
          "stream_interconnect_fir/aresetn",
          "fft_group2/axi_resetn",
          "stream_interconnect_fft/aresetn",
          "fft_group1/axi_resetn",
          "fft_group3/axi_resetn",
          "standard_interconnect_fir/M07_ARESETN",
          "standard_interconnect_fir/M08_ARESETN",
          "fir_filter1/axi_resetn",
          "standard_interconnect_fir/M09_ARESETN",
          "standard_interconnect_fir/M10_ARESETN",
          "standard_interconnect_fir/M11_ARESETN",
          "fir_filter3/axi_resetn",
          "standard_interconnect_fft/ARESETN",
          "standard_interconnect_fft/S00_ARESETN",
          "standard_interconnect_fft/M00_ARESETN",
          "standard_interconnect_fft/M01_ARESETN",
          "standard_interconnect_fft/M02_ARESETN",
          "standard_interconnect_fft/M03_ARESETN",
          "standard_interconnect_fft/M04_ARESETN",
          "standard_interconnect_fft/M05_ARESETN",
          "standard_interconnect_fft/M06_ARESETN",
          "fir_filter2/axi_resetn",
          "standard_interconnect_fft/M07_ARESETN",
          "standard_interconnect_fft/M08_ARESETN",
          "standard_interconnect_fft/M09_ARESETN"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "axi_intc_0/intr"
        ]
      }
    },
    "addressing": {
      "/fft_group/DMA_CONFIG": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fft_group/DMA_DATA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fft_group1/DMA_CONFIG": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fft_group1/DMA_DATA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fft_group2/DMA_CONFIG": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fft_group2/DMA_DATA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fft_group3/DMA_CONFIG": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fft_group3/DMA_DATA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter/CONFIG_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter/DATA_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter/RELOAD_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter1/CONFIG_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter1/DATA_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter1/RELOAD_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter2/CONFIG_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter2/DATA_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter2/RELOAD_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter3/CONFIG_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter3/DATA_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/fir_filter3/RELOAD_DMA": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_CONFIG_DMA_Reg": {
                "address_block": "/fir_filter3/CONFIG_DMA/S_AXI_LITE/Reg",
                "offset": "0x404D0000",
                "range": "64K"
              },
              "SEG_CONFIG_DMA_Reg1": {
                "address_block": "/fir_filter1/CONFIG_DMA/S_AXI_LITE/Reg",
                "offset": "0x40480000",
                "range": "64K"
              },
              "SEG_CONFIG_DMA_Reg2": {
                "address_block": "/fir_filter/CONFIG_DMA/S_AXI_LITE/Reg",
                "offset": "0x40420000",
                "range": "64K"
              },
              "SEG_CONFIG_DMA_Reg3": {
                "address_block": "/fir_filter2/CONFIG_DMA/S_AXI_LITE/Reg",
                "offset": "0x404A0000",
                "range": "64K"
              },
              "SEG_DATA_DMA_Reg": {
                "address_block": "/fir_filter3/DATA_DMA/S_AXI_LITE/Reg",
                "offset": "0x404E0000",
                "range": "64K"
              },
              "SEG_DATA_DMA_Reg1": {
                "address_block": "/fir_filter/DATA_DMA/S_AXI_LITE/Reg",
                "offset": "0x40430000",
                "range": "64K"
              },
              "SEG_DATA_DMA_Reg2": {
                "address_block": "/fir_filter1/DATA_DMA/S_AXI_LITE/Reg",
                "offset": "0x40490000",
                "range": "64K"
              },
              "SEG_DATA_DMA_Reg3": {
                "address_block": "/fir_filter2/DATA_DMA/S_AXI_LITE/Reg",
                "offset": "0x404B0000",
                "range": "64K"
              },
              "SEG_DMA_CONFIG_Reg": {
                "address_block": "/fft_group3/DMA_CONFIG/S_AXI_LITE/Reg",
                "offset": "0x80420000",
                "range": "64K"
              },
              "SEG_DMA_CONFIG_Reg1": {
                "address_block": "/fft_group/DMA_CONFIG/S_AXI_LITE/Reg",
                "offset": "0x81410000",
                "range": "64K"
              },
              "SEG_DMA_CONFIG_Reg2": {
                "address_block": "/fft_group2/DMA_CONFIG/S_AXI_LITE/Reg",
                "offset": "0x80400000",
                "range": "64K"
              },
              "SEG_DMA_CONFIG_Reg3": {
                "address_block": "/fft_group1/DMA_CONFIG/S_AXI_LITE/Reg",
                "offset": "0x80460000",
                "range": "64K"
              },
              "SEG_DMA_DATA_Reg": {
                "address_block": "/fft_group3/DMA_DATA/S_AXI_LITE/Reg",
                "offset": "0x80430000",
                "range": "64K"
              },
              "SEG_DMA_DATA_Reg1": {
                "address_block": "/fft_group1/DMA_DATA/S_AXI_LITE/Reg",
                "offset": "0x80450000",
                "range": "64K"
              },
              "SEG_DMA_DATA_Reg2": {
                "address_block": "/fft_group/DMA_DATA/S_AXI_LITE/Reg",
                "offset": "0x81400000",
                "range": "64K"
              },
              "SEG_DMA_DATA_Reg3": {
                "address_block": "/fft_group2/DMA_DATA/S_AXI_LITE/Reg",
                "offset": "0x80410000",
                "range": "64K"
              },
              "SEG_RELOAD_DMA_Reg": {
                "address_block": "/fir_filter/RELOAD_DMA/S_AXI_LITE/Reg",
                "offset": "0x40440000",
                "range": "64K"
              },
              "SEG_RELOAD_DMA_Reg1": {
                "address_block": "/fir_filter3/RELOAD_DMA/S_AXI_LITE/Reg",
                "offset": "0x404F0000",
                "range": "64K"
              },
              "SEG_RELOAD_DMA_Reg2": {
                "address_block": "/fir_filter2/RELOAD_DMA/S_AXI_LITE/Reg",
                "offset": "0x404C0000",
                "range": "64K"
              },
              "SEG_RELOAD_DMA_Reg3": {
                "address_block": "/fir_filter1/RELOAD_DMA/S_AXI_LITE/Reg",
                "offset": "0x40470000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x81200000",
                "range": "64K"
              },
              "SEG_axi_intc_0_Reg": {
                "address_block": "/axi_intc_0/S_AXI/Reg",
                "offset": "0x81800000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}