// Generated by CIRCT unknown git version
module pa_fpu_src_type(	// file.cleaned.mlir:2:3
  input         inst_double,	// file.cleaned.mlir:2:33
                inst_single,	// file.cleaned.mlir:2:55
  input  [63:0] src_in,	// file.cleaned.mlir:2:77
  output        src_cnan,	// file.cleaned.mlir:2:96
                src_id,	// file.cleaned.mlir:2:115
                src_inf,	// file.cleaned.mlir:2:132
                src_norm,	// file.cleaned.mlir:2:150
                src_qnan,	// file.cleaned.mlir:2:169
                src_snan,	// file.cleaned.mlir:2:188
                src_zero	// file.cleaned.mlir:2:207
);

  wire _GEN = src_in[63:32] != 32'hFFFFFFFF & inst_single;	// file.cleaned.mlir:10:16, :11:10, :12:10, :13:10
  wire src_expn_zero =
    src_in[62:52] == 11'h0 & inst_double | src_in[30:23] == 8'h0 & inst_single;	// file.cleaned.mlir:7:14, :8:15, :14:10, :15:10, :16:10, :17:10, :18:10, :19:10, :20:10
  wire src_expn_max = (&(src_in[62:52])) & inst_double | (&(src_in[30:23])) & inst_single;	// file.cleaned.mlir:14:10, :17:10, :21:11, :22:11, :23:11, :24:11, :25:11
  wire src_frac_zero =
    src_in[51:0] == 52'h0 & inst_double | src_in[22:0] == 23'h0 & inst_single;	// file.cleaned.mlir:3:15, :4:15, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11
  wire src_frac_msb = src_in[51] & inst_double | src_in[22] & inst_single;	// file.cleaned.mlir:33:11, :34:11, :35:11, :36:11, :37:11
  wire _GEN_0 = src_expn_zero & src_frac_zero;	// file.cleaned.mlir:20:10, :32:11, :44:11
  assign src_cnan = _GEN;	// file.cleaned.mlir:13:10, :51:5
  assign src_id = src_expn_zero & ~src_frac_zero & ~_GEN;	// file.cleaned.mlir:13:10, :20:10, :32:11, :39:11, :40:11, :46:11, :51:5
  assign src_inf = src_expn_max & src_frac_zero & ~_GEN;	// file.cleaned.mlir:13:10, :25:11, :32:11, :40:11, :47:11, :51:5
  assign src_norm = ~_GEN_0 & ~src_expn_max & ~_GEN;	// file.cleaned.mlir:13:10, :25:11, :40:11, :44:11, :48:11, :49:11, :50:11, :51:5
  assign src_qnan = src_expn_max & src_frac_msb | _GEN;	// file.cleaned.mlir:13:10, :25:11, :37:11, :42:11, :43:11, :51:5
  assign src_snan = src_expn_max & ~src_frac_msb & ~src_frac_zero & ~_GEN;	// file.cleaned.mlir:13:10, :25:11, :32:11, :37:11, :38:11, :39:11, :40:11, :41:11, :51:5
  assign src_zero = _GEN_0 & ~_GEN;	// file.cleaned.mlir:13:10, :40:11, :44:11, :45:11, :51:5
endmodule

