digraph "CFG for 'strmode' function" {
	label="CFG for 'strmode' function";

	Node0x1ffbcf0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = alloca i32, align 4\l  %4 = alloca i8*, align 8\l  store i32 %0, i32* %3, align 4, !tbaa !956\l  call void @llvm.dbg.declare(metadata i32* %3, metadata !954, metadata\l... !DIExpression()), !dbg !960\l  store i8* %1, i8** %4, align 8, !tbaa !961\l  call void @llvm.dbg.declare(metadata i8** %4, metadata !955, metadata\l... !DIExpression()), !dbg !963\l  %5 = load i32, i32* %3, align 4, !dbg !964, !tbaa !956\l  %6 = call signext i8 @ftypelet(i32 noundef %5), !dbg !965\l  %7 = load i8*, i8** %4, align 8, !dbg !966, !tbaa !961\l  %8 = getelementptr inbounds i8, i8* %7, i64 0, !dbg !966\l  store i8 %6, i8* %8, align 1, !dbg !967, !tbaa !968\l  %9 = load i32, i32* %3, align 4, !dbg !969, !tbaa !956\l  %10 = and i32 %9, 256, !dbg !970\l  %11 = icmp ne i32 %10, 0, !dbg !969\l  %12 = zext i1 %11 to i64, !dbg !969\l  %13 = select i1 %11, i32 114, i32 45, !dbg !969\l  %14 = trunc i32 %13 to i8, !dbg !969\l  %15 = load i8*, i8** %4, align 8, !dbg !971, !tbaa !961\l  %16 = getelementptr inbounds i8, i8* %15, i64 1, !dbg !971\l  store i8 %14, i8* %16, align 1, !dbg !972, !tbaa !968\l  %17 = load i32, i32* %3, align 4, !dbg !973, !tbaa !956\l  %18 = and i32 %17, 128, !dbg !974\l  %19 = icmp ne i32 %18, 0, !dbg !973\l  %20 = zext i1 %19 to i64, !dbg !973\l  %21 = select i1 %19, i32 119, i32 45, !dbg !973\l  %22 = trunc i32 %21 to i8, !dbg !973\l  %23 = load i8*, i8** %4, align 8, !dbg !975, !tbaa !961\l  %24 = getelementptr inbounds i8, i8* %23, i64 2, !dbg !975\l  store i8 %22, i8* %24, align 1, !dbg !976, !tbaa !968\l  %25 = load i32, i32* %3, align 4, !dbg !977, !tbaa !956\l  %26 = and i32 %25, 2048, !dbg !978\l  %27 = icmp ne i32 %26, 0, !dbg !978\l  br i1 %27, label %28, label %34, !dbg !977\l|{<s0>T|<s1>F}}"];
	Node0x1ffbcf0:s0 -> Node0x1ffbd80;
	Node0x1ffbcf0:s1 -> Node0x1ffbdd0;
	Node0x1ffbd80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%28:\l28:                                               \l  %29 = load i32, i32* %3, align 4, !dbg !979, !tbaa !956\l  %30 = and i32 %29, 64, !dbg !980\l  %31 = icmp ne i32 %30, 0, !dbg !979\l  %32 = zext i1 %31 to i64, !dbg !979\l  %33 = select i1 %31, i32 115, i32 83, !dbg !979\l  br label %40, !dbg !977\l}"];
	Node0x1ffbd80 -> Node0x1ffbe20;
	Node0x1ffbdd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%34:\l34:                                               \l  %35 = load i32, i32* %3, align 4, !dbg !981, !tbaa !956\l  %36 = and i32 %35, 64, !dbg !982\l  %37 = icmp ne i32 %36, 0, !dbg !981\l  %38 = zext i1 %37 to i64, !dbg !981\l  %39 = select i1 %37, i32 120, i32 45, !dbg !981\l  br label %40, !dbg !977\l}"];
	Node0x1ffbdd0 -> Node0x1ffbe20;
	Node0x1ffbe20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  %41 = phi i32 [ %33, %28 ], [ %39, %34 ], !dbg !977\l  %42 = trunc i32 %41 to i8, !dbg !983\l  %43 = load i8*, i8** %4, align 8, !dbg !984, !tbaa !961\l  %44 = getelementptr inbounds i8, i8* %43, i64 3, !dbg !984\l  store i8 %42, i8* %44, align 1, !dbg !985, !tbaa !968\l  %45 = load i32, i32* %3, align 4, !dbg !986, !tbaa !956\l  %46 = and i32 %45, 32, !dbg !987\l  %47 = icmp ne i32 %46, 0, !dbg !986\l  %48 = zext i1 %47 to i64, !dbg !986\l  %49 = select i1 %47, i32 114, i32 45, !dbg !986\l  %50 = trunc i32 %49 to i8, !dbg !986\l  %51 = load i8*, i8** %4, align 8, !dbg !988, !tbaa !961\l  %52 = getelementptr inbounds i8, i8* %51, i64 4, !dbg !988\l  store i8 %50, i8* %52, align 1, !dbg !989, !tbaa !968\l  %53 = load i32, i32* %3, align 4, !dbg !990, !tbaa !956\l  %54 = and i32 %53, 16, !dbg !991\l  %55 = icmp ne i32 %54, 0, !dbg !990\l  %56 = zext i1 %55 to i64, !dbg !990\l  %57 = select i1 %55, i32 119, i32 45, !dbg !990\l  %58 = trunc i32 %57 to i8, !dbg !990\l  %59 = load i8*, i8** %4, align 8, !dbg !992, !tbaa !961\l  %60 = getelementptr inbounds i8, i8* %59, i64 5, !dbg !992\l  store i8 %58, i8* %60, align 1, !dbg !993, !tbaa !968\l  %61 = load i32, i32* %3, align 4, !dbg !994, !tbaa !956\l  %62 = and i32 %61, 1024, !dbg !995\l  %63 = icmp ne i32 %62, 0, !dbg !995\l  br i1 %63, label %64, label %70, !dbg !994\l|{<s0>T|<s1>F}}"];
	Node0x1ffbe20:s0 -> Node0x1ffbe70;
	Node0x1ffbe20:s1 -> Node0x1ffbec0;
	Node0x1ffbe70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%64:\l64:                                               \l  %65 = load i32, i32* %3, align 4, !dbg !996, !tbaa !956\l  %66 = and i32 %65, 8, !dbg !997\l  %67 = icmp ne i32 %66, 0, !dbg !996\l  %68 = zext i1 %67 to i64, !dbg !996\l  %69 = select i1 %67, i32 115, i32 83, !dbg !996\l  br label %76, !dbg !994\l}"];
	Node0x1ffbe70 -> Node0x1ffbf10;
	Node0x1ffbec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%70:\l70:                                               \l  %71 = load i32, i32* %3, align 4, !dbg !998, !tbaa !956\l  %72 = and i32 %71, 8, !dbg !999\l  %73 = icmp ne i32 %72, 0, !dbg !998\l  %74 = zext i1 %73 to i64, !dbg !998\l  %75 = select i1 %73, i32 120, i32 45, !dbg !998\l  br label %76, !dbg !994\l}"];
	Node0x1ffbec0 -> Node0x1ffbf10;
	Node0x1ffbf10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%76:\l76:                                               \l  %77 = phi i32 [ %69, %64 ], [ %75, %70 ], !dbg !994\l  %78 = trunc i32 %77 to i8, !dbg !1000\l  %79 = load i8*, i8** %4, align 8, !dbg !1001, !tbaa !961\l  %80 = getelementptr inbounds i8, i8* %79, i64 6, !dbg !1001\l  store i8 %78, i8* %80, align 1, !dbg !1002, !tbaa !968\l  %81 = load i32, i32* %3, align 4, !dbg !1003, !tbaa !956\l  %82 = and i32 %81, 4, !dbg !1004\l  %83 = icmp ne i32 %82, 0, !dbg !1003\l  %84 = zext i1 %83 to i64, !dbg !1003\l  %85 = select i1 %83, i32 114, i32 45, !dbg !1003\l  %86 = trunc i32 %85 to i8, !dbg !1003\l  %87 = load i8*, i8** %4, align 8, !dbg !1005, !tbaa !961\l  %88 = getelementptr inbounds i8, i8* %87, i64 7, !dbg !1005\l  store i8 %86, i8* %88, align 1, !dbg !1006, !tbaa !968\l  %89 = load i32, i32* %3, align 4, !dbg !1007, !tbaa !956\l  %90 = and i32 %89, 2, !dbg !1008\l  %91 = icmp ne i32 %90, 0, !dbg !1007\l  %92 = zext i1 %91 to i64, !dbg !1007\l  %93 = select i1 %91, i32 119, i32 45, !dbg !1007\l  %94 = trunc i32 %93 to i8, !dbg !1007\l  %95 = load i8*, i8** %4, align 8, !dbg !1009, !tbaa !961\l  %96 = getelementptr inbounds i8, i8* %95, i64 8, !dbg !1009\l  store i8 %94, i8* %96, align 1, !dbg !1010, !tbaa !968\l  %97 = load i32, i32* %3, align 4, !dbg !1011, !tbaa !956\l  %98 = and i32 %97, 512, !dbg !1012\l  %99 = icmp ne i32 %98, 0, !dbg !1012\l  br i1 %99, label %100, label %106, !dbg !1011\l|{<s0>T|<s1>F}}"];
	Node0x1ffbf10:s0 -> Node0x1ffbf60;
	Node0x1ffbf10:s1 -> Node0x1ffbfb0;
	Node0x1ffbf60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%100:\l100:                                              \l  %101 = load i32, i32* %3, align 4, !dbg !1013, !tbaa !956\l  %102 = and i32 %101, 1, !dbg !1014\l  %103 = icmp ne i32 %102, 0, !dbg !1013\l  %104 = zext i1 %103 to i64, !dbg !1013\l  %105 = select i1 %103, i32 116, i32 84, !dbg !1013\l  br label %112, !dbg !1011\l}"];
	Node0x1ffbf60 -> Node0x1ffc000;
	Node0x1ffbfb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%106:\l106:                                              \l  %107 = load i32, i32* %3, align 4, !dbg !1015, !tbaa !956\l  %108 = and i32 %107, 1, !dbg !1016\l  %109 = icmp ne i32 %108, 0, !dbg !1015\l  %110 = zext i1 %109 to i64, !dbg !1015\l  %111 = select i1 %109, i32 120, i32 45, !dbg !1015\l  br label %112, !dbg !1011\l}"];
	Node0x1ffbfb0 -> Node0x1ffc000;
	Node0x1ffc000 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%112:\l112:                                              \l  %113 = phi i32 [ %105, %100 ], [ %111, %106 ], !dbg !1011\l  %114 = trunc i32 %113 to i8, !dbg !1017\l  %115 = load i8*, i8** %4, align 8, !dbg !1018, !tbaa !961\l  %116 = getelementptr inbounds i8, i8* %115, i64 9, !dbg !1018\l  store i8 %114, i8* %116, align 1, !dbg !1019, !tbaa !968\l  %117 = load i8*, i8** %4, align 8, !dbg !1020, !tbaa !961\l  %118 = getelementptr inbounds i8, i8* %117, i64 10, !dbg !1020\l  store i8 32, i8* %118, align 1, !dbg !1021, !tbaa !968\l  %119 = load i8*, i8** %4, align 8, !dbg !1022, !tbaa !961\l  %120 = getelementptr inbounds i8, i8* %119, i64 11, !dbg !1022\l  store i8 0, i8* %120, align 1, !dbg !1023, !tbaa !968\l  ret void, !dbg !1024\l}"];
}
