/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[44] | in_data[51]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z | celloutsig_1_2z);
  assign celloutsig_1_10z = ~(celloutsig_1_4z[3] | celloutsig_1_3z[0]);
  assign celloutsig_0_4z = ~(celloutsig_0_3z | celloutsig_0_1z[3]);
  assign celloutsig_0_8z = ~(celloutsig_0_1z[0] | _00_);
  assign celloutsig_0_17z = ~(_01_ | celloutsig_0_14z);
  assign celloutsig_0_22z = ~(celloutsig_0_11z[0] | celloutsig_0_18z[1]);
  assign celloutsig_0_24z = ~(celloutsig_0_19z[2] | celloutsig_0_18z[6]);
  assign celloutsig_0_25z = ~(celloutsig_0_7z[2] | celloutsig_0_17z);
  assign celloutsig_1_0z = ~(in_data[165] | in_data[144]);
  reg [5:0] _13_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _13_ <= 6'h00;
    else _13_ <= in_data[83:78];
  assign { _01_, _02_[4:2], _00_, _02_[0] } = _13_;
  assign celloutsig_1_14z = celloutsig_1_1z[2] ? { celloutsig_1_7z[6:3], 1'h1 } : celloutsig_1_9z[8:4];
  assign celloutsig_1_18z = celloutsig_1_7z[2] ? celloutsig_1_14z : { celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_0_7z = celloutsig_0_4z ? celloutsig_0_5z[16:11] : in_data[80:75];
  assign celloutsig_0_18z = celloutsig_0_4z ? in_data[40:33] : { celloutsig_0_9z[5:1], celloutsig_0_15z };
  assign celloutsig_0_19z = celloutsig_0_16z[2] ? celloutsig_0_1z[4:1] : celloutsig_0_11z;
  assign celloutsig_0_26z = celloutsig_0_10z ? celloutsig_0_5z[15:0] : { celloutsig_0_5z[2:1], celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_6z };
  assign celloutsig_1_3z = celloutsig_1_2z ? in_data[130:125] : { in_data[117:113], celloutsig_1_0z };
  assign celloutsig_1_5z = ^ { celloutsig_1_1z[3:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_3z = ^ { _01_, _02_[4:2], _01_, _02_[4:2], _00_, _02_[0] };
  assign celloutsig_0_6z = ^ { celloutsig_0_5z[3:2], celloutsig_0_4z };
  assign celloutsig_0_10z = ^ { celloutsig_0_5z[12:6], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_14z = ^ { celloutsig_0_5z[6:4], celloutsig_0_4z };
  assign celloutsig_0_23z = ^ { celloutsig_0_20z[3:2], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_1_2z = ^ { in_data[182:179], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_4z[7:1] >> in_data[110:104];
  assign celloutsig_1_9z = { celloutsig_1_1z[2:1], celloutsig_1_7z } >> { celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_11z = { in_data[131:130], celloutsig_1_5z, celloutsig_1_8z } >> celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_4z[5:0] >> { celloutsig_1_18z, celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[89:77], celloutsig_0_1z } >> { in_data[50:39], _01_, _02_[4:2], _00_, _02_[0] };
  assign celloutsig_0_9z = { celloutsig_0_5z[15:11], celloutsig_0_0z } >> { celloutsig_0_7z[5:2], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_11z = celloutsig_0_7z[3:0] >> celloutsig_0_1z[4:1];
  assign celloutsig_0_12z = { _02_[4:2], _00_, _02_[0] } >> { celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_0_1z = { in_data[14:11], celloutsig_0_0z } >> in_data[32:28];
  assign celloutsig_0_15z = { celloutsig_0_12z[4:3], celloutsig_0_10z } >> celloutsig_0_1z[2:0];
  assign celloutsig_0_16z = { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_11z } >> { _01_, _02_[4:2], _00_, _02_[0] };
  assign celloutsig_0_20z = { celloutsig_0_1z, celloutsig_0_1z } >> { celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> in_data[128:125];
  assign celloutsig_1_4z = { in_data[119:118], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } >> { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_3z };
  assign { _02_[5], _02_[1] } = { _01_, _00_ };
  assign { out_data[132:128], out_data[101:96], out_data[32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_25z, celloutsig_0_26z };
endmodule
