-- generated by newgenasym Tue Jun 08 17:16:41 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \ltc1569-7\ is
    port (    
	\div/clk\: INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	\in+\:     INOUT  STD_LOGIC;    
	\in-\:     INOUT  STD_LOGIC;    
	\out\:     INOUT  STD_LOGIC;    
	RX:        INOUT  STD_LOGIC;    
	\v+\:      INOUT  STD_LOGIC;    
	\v-\:      INOUT  STD_LOGIC);
end \ltc1569-7\;
