\hypertarget{union__hw__cmt__cgl1}{}\section{\+\_\+hw\+\_\+cmt\+\_\+cgl1 Union Reference}
\label{union__hw__cmt__cgl1}\index{\+\_\+hw\+\_\+cmt\+\_\+cgl1@{\+\_\+hw\+\_\+cmt\+\_\+cgl1}}


H\+W\+\_\+\+C\+M\+T\+\_\+\+C\+G\+L1 -\/ C\+MT Carrier Generator Low Data Register 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cmt.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cmt__cgl1_1_1__hw__cmt__cgl1__bitfields}{\+\_\+hw\+\_\+cmt\+\_\+cgl1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__cmt__cgl1_a4ed63f67a291d44a7abc2330f0ed227e}{}\label{union__hw__cmt__cgl1_a4ed63f67a291d44a7abc2330f0ed227e}

\item 
struct \hyperlink{struct__hw__cmt__cgl1_1_1__hw__cmt__cgl1__bitfields}{\+\_\+hw\+\_\+cmt\+\_\+cgl1\+::\+\_\+hw\+\_\+cmt\+\_\+cgl1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cmt__cgl1_a65323fcc7613812869fcaece6ebeb08a}{}\label{union__hw__cmt__cgl1_a65323fcc7613812869fcaece6ebeb08a}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+M\+T\+\_\+\+C\+G\+L1 -\/ C\+MT Carrier Generator Low Data Register 1 (RW) 

Reset value\+: 0x00U

This data register contains the primary low value for generating the carrier output. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmt.\+h\end{DoxyCompactItemize}
