// Seed: 945049776
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    input wor id_8,
    input supply1 id_9
    , id_13,
    input wand id_10,
    output wire id_11
);
  wire id_14;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output wor   id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  tri   id_5,
    output wand  id_6
);
  always @(negedge "") begin
    id_0 = #id_8 id_1;
  end
  module_0(
      id_3, id_5, id_6, id_3, id_5, id_2, id_5, id_4, id_5, id_5, id_3, id_2
  );
endmodule
