#pragma once 
#include <Register/Utility.hpp>
namespace Kvasir {
//Secured Digital Host Controller
    namespace SdhcDsaddr{    ///<DMA System Address register
        using Addr = Register::Address<0x400b1000,0x00000003,0x00000000,std::uint32_t>;
        ///DMA System Address
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,2),Register::ReadWriteAccess,unsigned> dsaddr{}; 
    }
    namespace SdhcBlkattr{    ///<Block Attributes register
        using Addr = Register::Address<0x400b1004,0x0000e000,0x00000000,std::uint32_t>;
        ///Transfer Block Size
        enum class BlksizeVal {
            v0=0x00000000,     ///<No data transfer.
            v1=0x00000001,     ///<1 Byte
            v10=0x00000002,     ///<2 Bytes
            v11=0x00000003,     ///<3 Bytes
            v100=0x00000004,     ///<4 Bytes
            v111111111=0x000001ff,     ///<511 Bytes
            v1000000000=0x00000200,     ///<512 Bytes
            v100000000000=0x00000800,     ///<2048 Bytes
            v1000000000000=0x00001000,     ///<4096 Bytes
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(12,0),Register::ReadWriteAccess,BlksizeVal> blksize{}; 
        namespace BlksizeValC{
            constexpr Register::FieldValue<decltype(blksize)::Type,BlksizeVal::v0> v0{};
            constexpr Register::FieldValue<decltype(blksize)::Type,BlksizeVal::v1> v1{};
            constexpr Register::FieldValue<decltype(blksize)::Type,BlksizeVal::v10> v10{};
            constexpr Register::FieldValue<decltype(blksize)::Type,BlksizeVal::v11> v11{};
            constexpr Register::FieldValue<decltype(blksize)::Type,BlksizeVal::v100> v100{};
            constexpr Register::FieldValue<decltype(blksize)::Type,BlksizeVal::v111111111> v111111111{};
            constexpr Register::FieldValue<decltype(blksize)::Type,BlksizeVal::v1000000000> v1000000000{};
            constexpr Register::FieldValue<decltype(blksize)::Type,BlksizeVal::v100000000000> v100000000000{};
            constexpr Register::FieldValue<decltype(blksize)::Type,BlksizeVal::v1000000000000> v1000000000000{};
        }
        ///Blocks Count For Current Transfer
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,16),Register::ReadWriteAccess,unsigned> blkcnt{}; 
    }
    namespace SdhcCmdarg{    ///<Command Argument register
        using Addr = Register::Address<0x400b1008,0x00000000,0x00000000,std::uint32_t>;
        ///Command Argument
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> cmdarg{}; 
    }
    namespace SdhcXfertyp{    ///<Transfer Type register
        using Addr = Register::Address<0x400b100c,0xc004ffc8,0x00000000,std::uint32_t>;
        ///DMA Enable
        enum class DmaenVal {
            v0=0x00000000,     ///<Disable
            v1=0x00000001,     ///<Enable
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::ReadWriteAccess,DmaenVal> dmaen{}; 
        namespace DmaenValC{
            constexpr Register::FieldValue<decltype(dmaen)::Type,DmaenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dmaen)::Type,DmaenVal::v1> v1{};
        }
        ///Block Count Enable
        enum class BcenVal {
            v0=0x00000000,     ///<Disable
            v1=0x00000001,     ///<Enable
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(1,1),Register::ReadWriteAccess,BcenVal> bcen{}; 
        namespace BcenValC{
            constexpr Register::FieldValue<decltype(bcen)::Type,BcenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(bcen)::Type,BcenVal::v1> v1{};
        }
        ///Auto CMD12 Enable
        enum class Ac12enVal {
            v0=0x00000000,     ///<Disable
            v1=0x00000001,     ///<Enable
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(2,2),Register::ReadWriteAccess,Ac12enVal> ac12en{}; 
        namespace Ac12enValC{
            constexpr Register::FieldValue<decltype(ac12en)::Type,Ac12enVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ac12en)::Type,Ac12enVal::v1> v1{};
        }
        ///Data Transfer Direction Select
        enum class DtdselVal {
            v0=0x00000000,     ///<Write host to card.
            v1=0x00000001,     ///<Read card to host.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(4,4),Register::ReadWriteAccess,DtdselVal> dtdsel{}; 
        namespace DtdselValC{
            constexpr Register::FieldValue<decltype(dtdsel)::Type,DtdselVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dtdsel)::Type,DtdselVal::v1> v1{};
        }
        ///Multi/Single Block Select
        enum class MsbselVal {
            v0=0x00000000,     ///<Single block.
            v1=0x00000001,     ///<Multiple blocks.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(5,5),Register::ReadWriteAccess,MsbselVal> msbsel{}; 
        namespace MsbselValC{
            constexpr Register::FieldValue<decltype(msbsel)::Type,MsbselVal::v0> v0{};
            constexpr Register::FieldValue<decltype(msbsel)::Type,MsbselVal::v1> v1{};
        }
        ///Response Type Select
        enum class RsptypVal {
            v00=0x00000000,     ///<No response.
            v01=0x00000001,     ///<Response length 136.
            v10=0x00000002,     ///<Response length 48.
            v11=0x00000003,     ///<Response length 48, check busy after response.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(17,16),Register::ReadWriteAccess,RsptypVal> rsptyp{}; 
        namespace RsptypValC{
            constexpr Register::FieldValue<decltype(rsptyp)::Type,RsptypVal::v00> v00{};
            constexpr Register::FieldValue<decltype(rsptyp)::Type,RsptypVal::v01> v01{};
            constexpr Register::FieldValue<decltype(rsptyp)::Type,RsptypVal::v10> v10{};
            constexpr Register::FieldValue<decltype(rsptyp)::Type,RsptypVal::v11> v11{};
        }
        ///Command CRC Check Enable
        enum class CccenVal {
            v0=0x00000000,     ///<Disable
            v1=0x00000001,     ///<Enable
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(19,19),Register::ReadWriteAccess,CccenVal> cccen{}; 
        namespace CccenValC{
            constexpr Register::FieldValue<decltype(cccen)::Type,CccenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cccen)::Type,CccenVal::v1> v1{};
        }
        ///Command Index Check Enable
        enum class CicenVal {
            v0=0x00000000,     ///<Disable
            v1=0x00000001,     ///<Enable
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(20,20),Register::ReadWriteAccess,CicenVal> cicen{}; 
        namespace CicenValC{
            constexpr Register::FieldValue<decltype(cicen)::Type,CicenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cicen)::Type,CicenVal::v1> v1{};
        }
        ///Data Present Select
        enum class DpselVal {
            v0=0x00000000,     ///<No data present.
            v1=0x00000001,     ///<Data present.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(21,21),Register::ReadWriteAccess,DpselVal> dpsel{}; 
        namespace DpselValC{
            constexpr Register::FieldValue<decltype(dpsel)::Type,DpselVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dpsel)::Type,DpselVal::v1> v1{};
        }
        ///Command Type
        enum class CmdtypVal {
            v00=0x00000000,     ///<Normal other commands.
            v01=0x00000001,     ///<Suspend CMD52 for writing bus suspend in CCCR.
            v10=0x00000002,     ///<Resume CMD52 for writing function select in CCCR.
            v11=0x00000003,     ///<Abort CMD12, CMD52 for writing I/O abort in CCCR.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(23,22),Register::ReadWriteAccess,CmdtypVal> cmdtyp{}; 
        namespace CmdtypValC{
            constexpr Register::FieldValue<decltype(cmdtyp)::Type,CmdtypVal::v00> v00{};
            constexpr Register::FieldValue<decltype(cmdtyp)::Type,CmdtypVal::v01> v01{};
            constexpr Register::FieldValue<decltype(cmdtyp)::Type,CmdtypVal::v10> v10{};
            constexpr Register::FieldValue<decltype(cmdtyp)::Type,CmdtypVal::v11> v11{};
        }
        ///Command Index
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(29,24),Register::ReadWriteAccess,unsigned> cmdinx{}; 
    }
    namespace SdhcCmdrsp0{    ///<Command Response 0
        using Addr = Register::Address<0x400b1010,0x00000000,0x00000000,std::uint32_t>;
        ///Command Response 0
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> cmdrsp0{}; 
    }
    namespace SdhcCmdrsp1{    ///<Command Response 1
        using Addr = Register::Address<0x400b1014,0x00000000,0x00000000,std::uint32_t>;
        ///Command Response 1
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> cmdrsp1{}; 
    }
    namespace SdhcCmdrsp2{    ///<Command Response 2
        using Addr = Register::Address<0x400b1018,0x00000000,0x00000000,std::uint32_t>;
        ///Command Response 2
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> cmdrsp2{}; 
    }
    namespace SdhcCmdrsp3{    ///<Command Response 3
        using Addr = Register::Address<0x400b101c,0x00000000,0x00000000,std::uint32_t>;
        ///Command Response 3
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> cmdrsp3{}; 
    }
    namespace SdhcDatport{    ///<Buffer Data Port register
        using Addr = Register::Address<0x400b1020,0x00000000,0x00000000,std::uint32_t>;
        ///Data Content
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,0),Register::ReadWriteAccess,unsigned> datcont{}; 
    }
    namespace SdhcPrsstat{    ///<Present State register
        using Addr = Register::Address<0x400b1024,0x007ef000,0x00000000,std::uint32_t>;
        ///Command Inhibit (CMD)
        enum class CihbVal {
            v0=0x00000000,     ///<Can issue command using only CMD line.
            v1=0x00000001,     ///<Cannot issue command.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,CihbVal> cihb{}; 
        namespace CihbValC{
            constexpr Register::FieldValue<decltype(cihb)::Type,CihbVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cihb)::Type,CihbVal::v1> v1{};
        }
        ///Command Inhibit (DAT)
        enum class CdihbVal {
            v0=0x00000000,     ///<Can issue command which uses the DAT line.
            v1=0x00000001,     ///<Cannot issue command which uses the DAT line.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(1,1),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,CdihbVal> cdihb{}; 
        namespace CdihbValC{
            constexpr Register::FieldValue<decltype(cdihb)::Type,CdihbVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cdihb)::Type,CdihbVal::v1> v1{};
        }
        ///Data Line Active
        enum class DlaVal {
            v0=0x00000000,     ///<DAT line inactive.
            v1=0x00000001,     ///<DAT line active.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(2,2),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,DlaVal> dla{}; 
        namespace DlaValC{
            constexpr Register::FieldValue<decltype(dla)::Type,DlaVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dla)::Type,DlaVal::v1> v1{};
        }
        ///SD Clock Stable
        enum class SdstbVal {
            v0=0x00000000,     ///<Clock is changing frequency and not stable.
            v1=0x00000001,     ///<Clock is stable.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,3),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,SdstbVal> sdstb{}; 
        namespace SdstbValC{
            constexpr Register::FieldValue<decltype(sdstb)::Type,SdstbVal::v0> v0{};
            constexpr Register::FieldValue<decltype(sdstb)::Type,SdstbVal::v1> v1{};
        }
        ///Bus Clock Gated Off Internally
        enum class IpgoffVal {
            v0=0x00000000,     ///<Bus clock is active.
            v1=0x00000001,     ///<Bus clock is gated off.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(4,4),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,IpgoffVal> ipgoff{}; 
        namespace IpgoffValC{
            constexpr Register::FieldValue<decltype(ipgoff)::Type,IpgoffVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ipgoff)::Type,IpgoffVal::v1> v1{};
        }
        ///System Clock Gated Off Internally
        enum class HckoffVal {
            v0=0x00000000,     ///<System clock is active.
            v1=0x00000001,     ///<System clock is gated off.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(5,5),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,HckoffVal> hckoff{}; 
        namespace HckoffValC{
            constexpr Register::FieldValue<decltype(hckoff)::Type,HckoffVal::v0> v0{};
            constexpr Register::FieldValue<decltype(hckoff)::Type,HckoffVal::v1> v1{};
        }
        ///SDHC clock Gated Off Internally
        enum class PeroffVal {
            v0=0x00000000,     ///<SDHC clock is active.
            v1=0x00000001,     ///<SDHC clock is gated off.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(6,6),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,PeroffVal> peroff{}; 
        namespace PeroffValC{
            constexpr Register::FieldValue<decltype(peroff)::Type,PeroffVal::v0> v0{};
            constexpr Register::FieldValue<decltype(peroff)::Type,PeroffVal::v1> v1{};
        }
        ///SD Clock Gated Off Internally
        enum class SdoffVal {
            v0=0x00000000,     ///<SD clock is active.
            v1=0x00000001,     ///<SD clock is gated off.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,7),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,SdoffVal> sdoff{}; 
        namespace SdoffValC{
            constexpr Register::FieldValue<decltype(sdoff)::Type,SdoffVal::v0> v0{};
            constexpr Register::FieldValue<decltype(sdoff)::Type,SdoffVal::v1> v1{};
        }
        ///Write Transfer Active
        enum class WtaVal {
            v0=0x00000000,     ///<No valid data.
            v1=0x00000001,     ///<Transferring data.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(8,8),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,WtaVal> wta{}; 
        namespace WtaValC{
            constexpr Register::FieldValue<decltype(wta)::Type,WtaVal::v0> v0{};
            constexpr Register::FieldValue<decltype(wta)::Type,WtaVal::v1> v1{};
        }
        ///Read Transfer Active
        enum class RtaVal {
            v0=0x00000000,     ///<No valid data.
            v1=0x00000001,     ///<Transferring data.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(9,9),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,RtaVal> rta{}; 
        namespace RtaValC{
            constexpr Register::FieldValue<decltype(rta)::Type,RtaVal::v0> v0{};
            constexpr Register::FieldValue<decltype(rta)::Type,RtaVal::v1> v1{};
        }
        ///Buffer Write Enable
        enum class BwenVal {
            v0=0x00000000,     ///<Write disable, the buffer can hold valid data less than the write watermark level.
            v1=0x00000001,     ///<Write enable, the buffer can hold valid data greater than the write watermark level.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(10,10),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,BwenVal> bwen{}; 
        namespace BwenValC{
            constexpr Register::FieldValue<decltype(bwen)::Type,BwenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(bwen)::Type,BwenVal::v1> v1{};
        }
        ///Buffer Read Enable
        enum class BrenVal {
            v0=0x00000000,     ///<Read disable, valid data less than the watermark level exist in the buffer.
            v1=0x00000001,     ///<Read enable, valid data greater than the watermark level exist in the buffer.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(11,11),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,BrenVal> bren{}; 
        namespace BrenValC{
            constexpr Register::FieldValue<decltype(bren)::Type,BrenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(bren)::Type,BrenVal::v1> v1{};
        }
        ///Card Inserted
        enum class CinsVal {
            v0=0x00000000,     ///<Power on reset or no card.
            v1=0x00000001,     ///<Card inserted.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(16,16),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,CinsVal> cins{}; 
        namespace CinsValC{
            constexpr Register::FieldValue<decltype(cins)::Type,CinsVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cins)::Type,CinsVal::v1> v1{};
        }
        ///CMD Line Signal Level
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(23,23),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> clsl{}; 
        ///DAT Line Signal Level
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,24),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> dlsl{}; 
    }
    namespace SdhcProctl{    ///<Protocol Control register
        using Addr = Register::Address<0x400b1028,0xf8f0fc00,0x00000000,std::uint32_t>;
        ///LED Control
        enum class LctlVal {
            v0=0x00000000,     ///<LED off.
            v1=0x00000001,     ///<LED on.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::ReadWriteAccess,LctlVal> lctl{}; 
        namespace LctlValC{
            constexpr Register::FieldValue<decltype(lctl)::Type,LctlVal::v0> v0{};
            constexpr Register::FieldValue<decltype(lctl)::Type,LctlVal::v1> v1{};
        }
        ///Data Transfer Width
        enum class DtwVal {
            v00=0x00000000,     ///<1-bit mode
            v01=0x00000001,     ///<4-bit mode
            v10=0x00000002,     ///<8-bit mode
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(2,1),Register::ReadWriteAccess,DtwVal> dtw{}; 
        namespace DtwValC{
            constexpr Register::FieldValue<decltype(dtw)::Type,DtwVal::v00> v00{};
            constexpr Register::FieldValue<decltype(dtw)::Type,DtwVal::v01> v01{};
            constexpr Register::FieldValue<decltype(dtw)::Type,DtwVal::v10> v10{};
        }
        ///DAT3 As Card Detection Pin
        enum class D3cdVal {
            v0=0x00000000,     ///<DAT3 does not monitor card Insertion.
            v1=0x00000001,     ///<DAT3 as card detection pin.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,3),Register::ReadWriteAccess,D3cdVal> d3cd{}; 
        namespace D3cdValC{
            constexpr Register::FieldValue<decltype(d3cd)::Type,D3cdVal::v0> v0{};
            constexpr Register::FieldValue<decltype(d3cd)::Type,D3cdVal::v1> v1{};
        }
        ///Endian Mode
        enum class EmodeVal {
            v00=0x00000000,     ///<Big endian mode
            v01=0x00000001,     ///<Half word big endian mode
            v10=0x00000002,     ///<Little endian mode
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(5,4),Register::ReadWriteAccess,EmodeVal> emode{}; 
        namespace EmodeValC{
            constexpr Register::FieldValue<decltype(emode)::Type,EmodeVal::v00> v00{};
            constexpr Register::FieldValue<decltype(emode)::Type,EmodeVal::v01> v01{};
            constexpr Register::FieldValue<decltype(emode)::Type,EmodeVal::v10> v10{};
        }
        ///Card Detect Test Level
        enum class CdtlVal {
            v0=0x00000000,     ///<Card detect test level is 0, no card inserted.
            v1=0x00000001,     ///<Card detect test level is 1, card inserted.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(6,6),Register::ReadWriteAccess,CdtlVal> cdtl{}; 
        namespace CdtlValC{
            constexpr Register::FieldValue<decltype(cdtl)::Type,CdtlVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cdtl)::Type,CdtlVal::v1> v1{};
        }
        ///Card Detect Signal Selection
        enum class CdssVal {
            v0=0x00000000,     ///<Card detection level is selected for normal purpose.
            v1=0x00000001,     ///<Card detection test level is selected for test purpose.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,7),Register::ReadWriteAccess,CdssVal> cdss{}; 
        namespace CdssValC{
            constexpr Register::FieldValue<decltype(cdss)::Type,CdssVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cdss)::Type,CdssVal::v1> v1{};
        }
        ///DMA Select
        enum class DmasVal {
            v00=0x00000000,     ///<No DMA or simple DMA is selected.
            v01=0x00000001,     ///<ADMA1 is selected.
            v10=0x00000002,     ///<ADMA2 is selected.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(9,8),Register::ReadWriteAccess,DmasVal> dmas{}; 
        namespace DmasValC{
            constexpr Register::FieldValue<decltype(dmas)::Type,DmasVal::v00> v00{};
            constexpr Register::FieldValue<decltype(dmas)::Type,DmasVal::v01> v01{};
            constexpr Register::FieldValue<decltype(dmas)::Type,DmasVal::v10> v10{};
        }
        ///Stop At Block Gap Request
        enum class SabgreqVal {
            v0=0x00000000,     ///<Transfer
            v1=0x00000001,     ///<Stop
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(16,16),Register::ReadWriteAccess,SabgreqVal> sabgreq{}; 
        namespace SabgreqValC{
            constexpr Register::FieldValue<decltype(sabgreq)::Type,SabgreqVal::v0> v0{};
            constexpr Register::FieldValue<decltype(sabgreq)::Type,SabgreqVal::v1> v1{};
        }
        ///Continue Request
        enum class CreqVal {
            v0=0x00000000,     ///<No effect.
            v1=0x00000001,     ///<Restart
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(17,17),Register::ReadWriteAccess,CreqVal> creq{}; 
        namespace CreqValC{
            constexpr Register::FieldValue<decltype(creq)::Type,CreqVal::v0> v0{};
            constexpr Register::FieldValue<decltype(creq)::Type,CreqVal::v1> v1{};
        }
        ///Read Wait Control
        enum class RwctlVal {
            v0=0x00000000,     ///<Disable read wait control, and stop SD clock at block gap when SABGREQ is set.
            v1=0x00000001,     ///<Enable read wait control, and assert read wait without stopping SD clock at block gap when SABGREQ bit is set.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(18,18),Register::ReadWriteAccess,RwctlVal> rwctl{}; 
        namespace RwctlValC{
            constexpr Register::FieldValue<decltype(rwctl)::Type,RwctlVal::v0> v0{};
            constexpr Register::FieldValue<decltype(rwctl)::Type,RwctlVal::v1> v1{};
        }
        ///Interrupt At Block Gap
        enum class IabgVal {
            v0=0x00000000,     ///<Disabled
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(19,19),Register::ReadWriteAccess,IabgVal> iabg{}; 
        namespace IabgValC{
            constexpr Register::FieldValue<decltype(iabg)::Type,IabgVal::v0> v0{};
            constexpr Register::FieldValue<decltype(iabg)::Type,IabgVal::v1> v1{};
        }
        ///Wakeup Event Enable On Card Interrupt
        enum class WecintVal {
            v0=0x00000000,     ///<Disabled
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(24,24),Register::ReadWriteAccess,WecintVal> wecint{}; 
        namespace WecintValC{
            constexpr Register::FieldValue<decltype(wecint)::Type,WecintVal::v0> v0{};
            constexpr Register::FieldValue<decltype(wecint)::Type,WecintVal::v1> v1{};
        }
        ///Wakeup Event Enable On SD Card Insertion
        enum class WecinsVal {
            v0=0x00000000,     ///<Disabled
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(25,25),Register::ReadWriteAccess,WecinsVal> wecins{}; 
        namespace WecinsValC{
            constexpr Register::FieldValue<decltype(wecins)::Type,WecinsVal::v0> v0{};
            constexpr Register::FieldValue<decltype(wecins)::Type,WecinsVal::v1> v1{};
        }
        ///Wakeup Event Enable On SD Card Removal
        enum class WecrmVal {
            v0=0x00000000,     ///<Disabled
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(26,26),Register::ReadWriteAccess,WecrmVal> wecrm{}; 
        namespace WecrmValC{
            constexpr Register::FieldValue<decltype(wecrm)::Type,WecrmVal::v0> v0{};
            constexpr Register::FieldValue<decltype(wecrm)::Type,WecrmVal::v1> v1{};
        }
    }
    namespace SdhcSysctl{    ///<System Control register
        using Addr = Register::Address<0x400b102c,0xf0f00000,0x00000000,std::uint32_t>;
        ///IPG Clock Enable
        enum class IpgenVal {
            v0=0x00000000,     ///<Bus clock will be internally gated off.
            v1=0x00000001,     ///<Bus clock will not be automatically gated off.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::ReadWriteAccess,IpgenVal> ipgen{}; 
        namespace IpgenValC{
            constexpr Register::FieldValue<decltype(ipgen)::Type,IpgenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ipgen)::Type,IpgenVal::v1> v1{};
        }
        ///System Clock Enable
        enum class HckenVal {
            v0=0x00000000,     ///<System clock will be internally gated off.
            v1=0x00000001,     ///<System clock will not be automatically gated off.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(1,1),Register::ReadWriteAccess,HckenVal> hcken{}; 
        namespace HckenValC{
            constexpr Register::FieldValue<decltype(hcken)::Type,HckenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(hcken)::Type,HckenVal::v1> v1{};
        }
        ///Peripheral Clock Enable
        enum class PerenVal {
            v0=0x00000000,     ///<SDHC clock will be internally gated off.
            v1=0x00000001,     ///<SDHC clock will not be automatically gated off.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(2,2),Register::ReadWriteAccess,PerenVal> peren{}; 
        namespace PerenValC{
            constexpr Register::FieldValue<decltype(peren)::Type,PerenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(peren)::Type,PerenVal::v1> v1{};
        }
        ///SD Clock Enable
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,3),Register::ReadWriteAccess,unsigned> sdclken{}; 
        ///Divisor
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,4),Register::ReadWriteAccess,unsigned> dvs{}; 
        ///SDCLK Frequency Select
        enum class SdclkfsVal {
            v1=0x00000001,     ///<Base clock divided by 2.
            v10=0x00000002,     ///<Base clock divided by 4.
            v100=0x00000004,     ///<Base clock divided by 8.
            v1000=0x00000008,     ///<Base clock divided by 16.
            v10000=0x00000010,     ///<Base clock divided by 32.
            v100000=0x00000020,     ///<Base clock divided by 64.
            v1000000=0x00000040,     ///<Base clock divided by 128.
            v10000000=0x00000080,     ///<Base clock divided by 256.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(15,8),Register::ReadWriteAccess,SdclkfsVal> sdclkfs{}; 
        namespace SdclkfsValC{
            constexpr Register::FieldValue<decltype(sdclkfs)::Type,SdclkfsVal::v1> v1{};
            constexpr Register::FieldValue<decltype(sdclkfs)::Type,SdclkfsVal::v10> v10{};
            constexpr Register::FieldValue<decltype(sdclkfs)::Type,SdclkfsVal::v100> v100{};
            constexpr Register::FieldValue<decltype(sdclkfs)::Type,SdclkfsVal::v1000> v1000{};
            constexpr Register::FieldValue<decltype(sdclkfs)::Type,SdclkfsVal::v10000> v10000{};
            constexpr Register::FieldValue<decltype(sdclkfs)::Type,SdclkfsVal::v100000> v100000{};
            constexpr Register::FieldValue<decltype(sdclkfs)::Type,SdclkfsVal::v1000000> v1000000{};
            constexpr Register::FieldValue<decltype(sdclkfs)::Type,SdclkfsVal::v10000000> v10000000{};
        }
        ///Data Timeout Counter Value
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(19,16),Register::ReadWriteAccess,unsigned> dtocv{}; 
        ///Software Reset For ALL
        enum class RstaVal {
            v0=0x00000000,     ///<No reset.
            v1=0x00000001,     ///<Reset.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(24,24),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,RstaVal> rsta{}; 
        namespace RstaValC{
            constexpr Register::FieldValue<decltype(rsta)::Type,RstaVal::v0> v0{};
            constexpr Register::FieldValue<decltype(rsta)::Type,RstaVal::v1> v1{};
        }
        ///Software Reset For CMD Line
        enum class RstcVal {
            v0=0x00000000,     ///<No reset.
            v1=0x00000001,     ///<Reset.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(25,25),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,RstcVal> rstc{}; 
        namespace RstcValC{
            constexpr Register::FieldValue<decltype(rstc)::Type,RstcVal::v0> v0{};
            constexpr Register::FieldValue<decltype(rstc)::Type,RstcVal::v1> v1{};
        }
        ///Software Reset For DAT Line
        enum class RstdVal {
            v0=0x00000000,     ///<No reset.
            v1=0x00000001,     ///<Reset.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(26,26),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,RstdVal> rstd{}; 
        namespace RstdValC{
            constexpr Register::FieldValue<decltype(rstd)::Type,RstdVal::v0> v0{};
            constexpr Register::FieldValue<decltype(rstd)::Type,RstdVal::v1> v1{};
        }
        ///Initialization Active
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(27,27),Register::ReadWriteAccess,unsigned> inita{}; 
    }
    namespace SdhcIrqstat{    ///<Interrupt Status register
        using Addr = Register::Address<0x400b1030,0xee80fe00,0x00000000,std::uint32_t>;
        ///Command Complete
        enum class CcVal {
            v0=0x00000000,     ///<Command not complete.
            v1=0x00000001,     ///<Command complete.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::ReadWriteAccess,CcVal> cc{}; 
        namespace CcValC{
            constexpr Register::FieldValue<decltype(cc)::Type,CcVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cc)::Type,CcVal::v1> v1{};
        }
        ///Transfer Complete
        enum class TcVal {
            v0=0x00000000,     ///<Transfer not complete.
            v1=0x00000001,     ///<Transfer complete.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(1,1),Register::ReadWriteAccess,TcVal> tc{}; 
        namespace TcValC{
            constexpr Register::FieldValue<decltype(tc)::Type,TcVal::v0> v0{};
            constexpr Register::FieldValue<decltype(tc)::Type,TcVal::v1> v1{};
        }
        ///Block Gap Event
        enum class BgeVal {
            v0=0x00000000,     ///<No block gap event.
            v1=0x00000001,     ///<Transaction stopped at block gap.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(2,2),Register::ReadWriteAccess,BgeVal> bge{}; 
        namespace BgeValC{
            constexpr Register::FieldValue<decltype(bge)::Type,BgeVal::v0> v0{};
            constexpr Register::FieldValue<decltype(bge)::Type,BgeVal::v1> v1{};
        }
        ///DMA Interrupt
        enum class DintVal {
            v0=0x00000000,     ///<No DMA Interrupt.
            v1=0x00000001,     ///<DMA Interrupt is generated.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,3),Register::ReadWriteAccess,DintVal> dint{}; 
        namespace DintValC{
            constexpr Register::FieldValue<decltype(dint)::Type,DintVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dint)::Type,DintVal::v1> v1{};
        }
        ///Buffer Write Ready
        enum class BwrVal {
            v0=0x00000000,     ///<Not ready to write buffer.
            v1=0x00000001,     ///<Ready to write buffer.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(4,4),Register::ReadWriteAccess,BwrVal> bwr{}; 
        namespace BwrValC{
            constexpr Register::FieldValue<decltype(bwr)::Type,BwrVal::v0> v0{};
            constexpr Register::FieldValue<decltype(bwr)::Type,BwrVal::v1> v1{};
        }
        ///Buffer Read Ready
        enum class BrrVal {
            v0=0x00000000,     ///<Not ready to read buffer.
            v1=0x00000001,     ///<Ready to read buffer.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(5,5),Register::ReadWriteAccess,BrrVal> brr{}; 
        namespace BrrValC{
            constexpr Register::FieldValue<decltype(brr)::Type,BrrVal::v0> v0{};
            constexpr Register::FieldValue<decltype(brr)::Type,BrrVal::v1> v1{};
        }
        ///Card Insertion
        enum class CinsVal {
            v0=0x00000000,     ///<Card state unstable or removed.
            v1=0x00000001,     ///<Card inserted.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(6,6),Register::ReadWriteAccess,CinsVal> cins{}; 
        namespace CinsValC{
            constexpr Register::FieldValue<decltype(cins)::Type,CinsVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cins)::Type,CinsVal::v1> v1{};
        }
        ///Card Removal
        enum class CrmVal {
            v0=0x00000000,     ///<Card state unstable or inserted.
            v1=0x00000001,     ///<Card removed.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,7),Register::ReadWriteAccess,CrmVal> crm{}; 
        namespace CrmValC{
            constexpr Register::FieldValue<decltype(crm)::Type,CrmVal::v0> v0{};
            constexpr Register::FieldValue<decltype(crm)::Type,CrmVal::v1> v1{};
        }
        ///Card Interrupt
        enum class CintVal {
            v0=0x00000000,     ///<No Card Interrupt.
            v1=0x00000001,     ///<Generate Card Interrupt.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(8,8),Register::ReadWriteAccess,CintVal> cint{}; 
        namespace CintValC{
            constexpr Register::FieldValue<decltype(cint)::Type,CintVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cint)::Type,CintVal::v1> v1{};
        }
        ///Command Timeout Error
        enum class CtoeVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Time out.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(16,16),Register::ReadWriteAccess,CtoeVal> ctoe{}; 
        namespace CtoeValC{
            constexpr Register::FieldValue<decltype(ctoe)::Type,CtoeVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ctoe)::Type,CtoeVal::v1> v1{};
        }
        ///Command CRC Error
        enum class CceVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<CRC Error generated.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(17,17),Register::ReadWriteAccess,CceVal> cce{}; 
        namespace CceValC{
            constexpr Register::FieldValue<decltype(cce)::Type,CceVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cce)::Type,CceVal::v1> v1{};
        }
        ///Command End Bit Error
        enum class CebeVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<End Bit Error generated.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(18,18),Register::ReadWriteAccess,CebeVal> cebe{}; 
        namespace CebeValC{
            constexpr Register::FieldValue<decltype(cebe)::Type,CebeVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cebe)::Type,CebeVal::v1> v1{};
        }
        ///Command Index Error
        enum class CieVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Error.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(19,19),Register::ReadWriteAccess,CieVal> cie{}; 
        namespace CieValC{
            constexpr Register::FieldValue<decltype(cie)::Type,CieVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cie)::Type,CieVal::v1> v1{};
        }
        ///Data Timeout Error
        enum class DtoeVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Time out.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(20,20),Register::ReadWriteAccess,DtoeVal> dtoe{}; 
        namespace DtoeValC{
            constexpr Register::FieldValue<decltype(dtoe)::Type,DtoeVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dtoe)::Type,DtoeVal::v1> v1{};
        }
        ///Data CRC Error
        enum class DceVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Error.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(21,21),Register::ReadWriteAccess,DceVal> dce{}; 
        namespace DceValC{
            constexpr Register::FieldValue<decltype(dce)::Type,DceVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dce)::Type,DceVal::v1> v1{};
        }
        ///Data End Bit Error
        enum class DebeVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Error.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(22,22),Register::ReadWriteAccess,DebeVal> debe{}; 
        namespace DebeValC{
            constexpr Register::FieldValue<decltype(debe)::Type,DebeVal::v0> v0{};
            constexpr Register::FieldValue<decltype(debe)::Type,DebeVal::v1> v1{};
        }
        ///Auto CMD12 Error
        enum class Ac12eVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Error.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(24,24),Register::ReadWriteAccess,Ac12eVal> ac12e{}; 
        namespace Ac12eValC{
            constexpr Register::FieldValue<decltype(ac12e)::Type,Ac12eVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ac12e)::Type,Ac12eVal::v1> v1{};
        }
        ///DMA Error
        enum class DmaeVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Error.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(28,28),Register::ReadWriteAccess,DmaeVal> dmae{}; 
        namespace DmaeValC{
            constexpr Register::FieldValue<decltype(dmae)::Type,DmaeVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dmae)::Type,DmaeVal::v1> v1{};
        }
    }
    namespace SdhcIrqstaten{    ///<Interrupt Status Enable register
        using Addr = Register::Address<0x400b1034,0xee80fe00,0x00000000,std::uint32_t>;
        ///Command Complete Status Enable
        enum class CcsenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::ReadWriteAccess,CcsenVal> ccsen{}; 
        namespace CcsenValC{
            constexpr Register::FieldValue<decltype(ccsen)::Type,CcsenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ccsen)::Type,CcsenVal::v1> v1{};
        }
        ///Transfer Complete Status Enable
        enum class TcsenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(1,1),Register::ReadWriteAccess,TcsenVal> tcsen{}; 
        namespace TcsenValC{
            constexpr Register::FieldValue<decltype(tcsen)::Type,TcsenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(tcsen)::Type,TcsenVal::v1> v1{};
        }
        ///Block Gap Event Status Enable
        enum class BgesenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(2,2),Register::ReadWriteAccess,BgesenVal> bgesen{}; 
        namespace BgesenValC{
            constexpr Register::FieldValue<decltype(bgesen)::Type,BgesenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(bgesen)::Type,BgesenVal::v1> v1{};
        }
        ///DMA Interrupt Status Enable
        enum class DintsenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,3),Register::ReadWriteAccess,DintsenVal> dintsen{}; 
        namespace DintsenValC{
            constexpr Register::FieldValue<decltype(dintsen)::Type,DintsenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dintsen)::Type,DintsenVal::v1> v1{};
        }
        ///Buffer Write Ready Status Enable
        enum class BwrsenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(4,4),Register::ReadWriteAccess,BwrsenVal> bwrsen{}; 
        namespace BwrsenValC{
            constexpr Register::FieldValue<decltype(bwrsen)::Type,BwrsenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(bwrsen)::Type,BwrsenVal::v1> v1{};
        }
        ///Buffer Read Ready Status Enable
        enum class BrrsenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(5,5),Register::ReadWriteAccess,BrrsenVal> brrsen{}; 
        namespace BrrsenValC{
            constexpr Register::FieldValue<decltype(brrsen)::Type,BrrsenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(brrsen)::Type,BrrsenVal::v1> v1{};
        }
        ///Card Insertion Status Enable
        enum class CinsenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(6,6),Register::ReadWriteAccess,CinsenVal> cinsen{}; 
        namespace CinsenValC{
            constexpr Register::FieldValue<decltype(cinsen)::Type,CinsenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cinsen)::Type,CinsenVal::v1> v1{};
        }
        ///Card Removal Status Enable
        enum class CrmsenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,7),Register::ReadWriteAccess,CrmsenVal> crmsen{}; 
        namespace CrmsenValC{
            constexpr Register::FieldValue<decltype(crmsen)::Type,CrmsenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(crmsen)::Type,CrmsenVal::v1> v1{};
        }
        ///Card Interrupt Status Enable
        enum class CintsenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(8,8),Register::ReadWriteAccess,CintsenVal> cintsen{}; 
        namespace CintsenValC{
            constexpr Register::FieldValue<decltype(cintsen)::Type,CintsenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cintsen)::Type,CintsenVal::v1> v1{};
        }
        ///Command Timeout Error Status Enable
        enum class CtoesenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(16,16),Register::ReadWriteAccess,CtoesenVal> ctoesen{}; 
        namespace CtoesenValC{
            constexpr Register::FieldValue<decltype(ctoesen)::Type,CtoesenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ctoesen)::Type,CtoesenVal::v1> v1{};
        }
        ///Command CRC Error Status Enable
        enum class CcesenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(17,17),Register::ReadWriteAccess,CcesenVal> ccesen{}; 
        namespace CcesenValC{
            constexpr Register::FieldValue<decltype(ccesen)::Type,CcesenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ccesen)::Type,CcesenVal::v1> v1{};
        }
        ///Command End Bit Error Status Enable
        enum class CebesenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(18,18),Register::ReadWriteAccess,CebesenVal> cebesen{}; 
        namespace CebesenValC{
            constexpr Register::FieldValue<decltype(cebesen)::Type,CebesenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cebesen)::Type,CebesenVal::v1> v1{};
        }
        ///Command Index Error Status Enable
        enum class CiesenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(19,19),Register::ReadWriteAccess,CiesenVal> ciesen{}; 
        namespace CiesenValC{
            constexpr Register::FieldValue<decltype(ciesen)::Type,CiesenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ciesen)::Type,CiesenVal::v1> v1{};
        }
        ///Data Timeout Error Status Enable
        enum class DtoesenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(20,20),Register::ReadWriteAccess,DtoesenVal> dtoesen{}; 
        namespace DtoesenValC{
            constexpr Register::FieldValue<decltype(dtoesen)::Type,DtoesenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dtoesen)::Type,DtoesenVal::v1> v1{};
        }
        ///Data CRC Error Status Enable
        enum class DcesenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(21,21),Register::ReadWriteAccess,DcesenVal> dcesen{}; 
        namespace DcesenValC{
            constexpr Register::FieldValue<decltype(dcesen)::Type,DcesenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dcesen)::Type,DcesenVal::v1> v1{};
        }
        ///Data End Bit Error Status Enable
        enum class DebesenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(22,22),Register::ReadWriteAccess,DebesenVal> debesen{}; 
        namespace DebesenValC{
            constexpr Register::FieldValue<decltype(debesen)::Type,DebesenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(debesen)::Type,DebesenVal::v1> v1{};
        }
        ///Auto CMD12 Error Status Enable
        enum class Ac12esenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(24,24),Register::ReadWriteAccess,Ac12esenVal> ac12esen{}; 
        namespace Ac12esenValC{
            constexpr Register::FieldValue<decltype(ac12esen)::Type,Ac12esenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ac12esen)::Type,Ac12esenVal::v1> v1{};
        }
        ///DMA Error Status Enable
        enum class DmaesenVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(28,28),Register::ReadWriteAccess,DmaesenVal> dmaesen{}; 
        namespace DmaesenValC{
            constexpr Register::FieldValue<decltype(dmaesen)::Type,DmaesenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dmaesen)::Type,DmaesenVal::v1> v1{};
        }
    }
    namespace SdhcIrqsigen{    ///<Interrupt Signal Enable register
        using Addr = Register::Address<0x400b1038,0xee80fe00,0x00000000,std::uint32_t>;
        ///Command Complete Interrupt Enable
        enum class CcienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::ReadWriteAccess,CcienVal> ccien{}; 
        namespace CcienValC{
            constexpr Register::FieldValue<decltype(ccien)::Type,CcienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ccien)::Type,CcienVal::v1> v1{};
        }
        ///Transfer Complete Interrupt Enable
        enum class TcienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(1,1),Register::ReadWriteAccess,TcienVal> tcien{}; 
        namespace TcienValC{
            constexpr Register::FieldValue<decltype(tcien)::Type,TcienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(tcien)::Type,TcienVal::v1> v1{};
        }
        ///Block Gap Event Interrupt Enable
        enum class BgeienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(2,2),Register::ReadWriteAccess,BgeienVal> bgeien{}; 
        namespace BgeienValC{
            constexpr Register::FieldValue<decltype(bgeien)::Type,BgeienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(bgeien)::Type,BgeienVal::v1> v1{};
        }
        ///DMA Interrupt Enable
        enum class DintienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,3),Register::ReadWriteAccess,DintienVal> dintien{}; 
        namespace DintienValC{
            constexpr Register::FieldValue<decltype(dintien)::Type,DintienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dintien)::Type,DintienVal::v1> v1{};
        }
        ///Buffer Write Ready Interrupt Enable
        enum class BwrienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(4,4),Register::ReadWriteAccess,BwrienVal> bwrien{}; 
        namespace BwrienValC{
            constexpr Register::FieldValue<decltype(bwrien)::Type,BwrienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(bwrien)::Type,BwrienVal::v1> v1{};
        }
        ///Buffer Read Ready Interrupt Enable
        enum class BrrienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(5,5),Register::ReadWriteAccess,BrrienVal> brrien{}; 
        namespace BrrienValC{
            constexpr Register::FieldValue<decltype(brrien)::Type,BrrienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(brrien)::Type,BrrienVal::v1> v1{};
        }
        ///Card Insertion Interrupt Enable
        enum class CinsienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(6,6),Register::ReadWriteAccess,CinsienVal> cinsien{}; 
        namespace CinsienValC{
            constexpr Register::FieldValue<decltype(cinsien)::Type,CinsienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cinsien)::Type,CinsienVal::v1> v1{};
        }
        ///Card Removal Interrupt Enable
        enum class CrmienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,7),Register::ReadWriteAccess,CrmienVal> crmien{}; 
        namespace CrmienValC{
            constexpr Register::FieldValue<decltype(crmien)::Type,CrmienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(crmien)::Type,CrmienVal::v1> v1{};
        }
        ///Card Interrupt Enable
        enum class CintienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(8,8),Register::ReadWriteAccess,CintienVal> cintien{}; 
        namespace CintienValC{
            constexpr Register::FieldValue<decltype(cintien)::Type,CintienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cintien)::Type,CintienVal::v1> v1{};
        }
        ///Command Timeout Error Interrupt Enable
        enum class CtoeienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(16,16),Register::ReadWriteAccess,CtoeienVal> ctoeien{}; 
        namespace CtoeienValC{
            constexpr Register::FieldValue<decltype(ctoeien)::Type,CtoeienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ctoeien)::Type,CtoeienVal::v1> v1{};
        }
        ///Command CRC Error Interrupt Enable
        enum class CceienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(17,17),Register::ReadWriteAccess,CceienVal> cceien{}; 
        namespace CceienValC{
            constexpr Register::FieldValue<decltype(cceien)::Type,CceienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cceien)::Type,CceienVal::v1> v1{};
        }
        ///Command End Bit Error Interrupt Enable
        enum class CebeienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(18,18),Register::ReadWriteAccess,CebeienVal> cebeien{}; 
        namespace CebeienValC{
            constexpr Register::FieldValue<decltype(cebeien)::Type,CebeienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cebeien)::Type,CebeienVal::v1> v1{};
        }
        ///Command Index Error Interrupt Enable
        enum class CieienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(19,19),Register::ReadWriteAccess,CieienVal> cieien{}; 
        namespace CieienValC{
            constexpr Register::FieldValue<decltype(cieien)::Type,CieienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cieien)::Type,CieienVal::v1> v1{};
        }
        ///Data Timeout Error Interrupt Enable
        enum class DtoeienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(20,20),Register::ReadWriteAccess,DtoeienVal> dtoeien{}; 
        namespace DtoeienValC{
            constexpr Register::FieldValue<decltype(dtoeien)::Type,DtoeienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dtoeien)::Type,DtoeienVal::v1> v1{};
        }
        ///Data CRC Error Interrupt Enable
        enum class DceienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(21,21),Register::ReadWriteAccess,DceienVal> dceien{}; 
        namespace DceienValC{
            constexpr Register::FieldValue<decltype(dceien)::Type,DceienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dceien)::Type,DceienVal::v1> v1{};
        }
        ///Data End Bit Error Interrupt Enable
        enum class DebeienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(22,22),Register::ReadWriteAccess,DebeienVal> debeien{}; 
        namespace DebeienValC{
            constexpr Register::FieldValue<decltype(debeien)::Type,DebeienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(debeien)::Type,DebeienVal::v1> v1{};
        }
        ///Auto CMD12 Error Interrupt Enable
        enum class Ac12eienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(24,24),Register::ReadWriteAccess,Ac12eienVal> ac12eien{}; 
        namespace Ac12eienValC{
            constexpr Register::FieldValue<decltype(ac12eien)::Type,Ac12eienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ac12eien)::Type,Ac12eienVal::v1> v1{};
        }
        ///DMA Error Interrupt Enable
        enum class DmaeienVal {
            v0=0x00000000,     ///<Masked
            v1=0x00000001,     ///<Enabled
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(28,28),Register::ReadWriteAccess,DmaeienVal> dmaeien{}; 
        namespace DmaeienValC{
            constexpr Register::FieldValue<decltype(dmaeien)::Type,DmaeienVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dmaeien)::Type,DmaeienVal::v1> v1{};
        }
    }
    namespace SdhcAc12err{    ///<Auto CMD12 Error Status Register
        using Addr = Register::Address<0x400b103c,0xffffff60,0x00000000,std::uint32_t>;
        ///Auto CMD12 Not Executed
        enum class Ac12neVal {
            v0=0x00000000,     ///<Executed.
            v1=0x00000001,     ///<Not executed.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,Ac12neVal> ac12ne{}; 
        namespace Ac12neValC{
            constexpr Register::FieldValue<decltype(ac12ne)::Type,Ac12neVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ac12ne)::Type,Ac12neVal::v1> v1{};
        }
        ///Auto CMD12 Timeout Error
        enum class Ac12toeVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Time out.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(1,1),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,Ac12toeVal> ac12toe{}; 
        namespace Ac12toeValC{
            constexpr Register::FieldValue<decltype(ac12toe)::Type,Ac12toeVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ac12toe)::Type,Ac12toeVal::v1> v1{};
        }
        ///Auto CMD12 End Bit Error
        enum class Ac12ebeVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<End bit error generated.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(2,2),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,Ac12ebeVal> ac12ebe{}; 
        namespace Ac12ebeValC{
            constexpr Register::FieldValue<decltype(ac12ebe)::Type,Ac12ebeVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ac12ebe)::Type,Ac12ebeVal::v1> v1{};
        }
        ///Auto CMD12 CRC Error
        enum class Ac12ceVal {
            v0=0x00000000,     ///<No CRC error.
            v1=0x00000001,     ///<CRC error met in Auto CMD12 response.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,3),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,Ac12ceVal> ac12ce{}; 
        namespace Ac12ceValC{
            constexpr Register::FieldValue<decltype(ac12ce)::Type,Ac12ceVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ac12ce)::Type,Ac12ceVal::v1> v1{};
        }
        ///Auto CMD12 Index Error
        enum class Ac12ieVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Error, the CMD index in response is not CMD12.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(4,4),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,Ac12ieVal> ac12ie{}; 
        namespace Ac12ieValC{
            constexpr Register::FieldValue<decltype(ac12ie)::Type,Ac12ieVal::v0> v0{};
            constexpr Register::FieldValue<decltype(ac12ie)::Type,Ac12ieVal::v1> v1{};
        }
        ///Command Not Issued By Auto CMD12 Error
        enum class Cnibac12eVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Not issued.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,7),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,Cnibac12eVal> cnibac12e{}; 
        namespace Cnibac12eValC{
            constexpr Register::FieldValue<decltype(cnibac12e)::Type,Cnibac12eVal::v0> v0{};
            constexpr Register::FieldValue<decltype(cnibac12e)::Type,Cnibac12eVal::v1> v1{};
        }
    }
    namespace SdhcHtcapblt{    ///<Host Controller Capabilities
        using Addr = Register::Address<0x400b1040,0xf808ffff,0x00000000,std::uint32_t>;
        ///Max Block Length
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(18,16),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> mbl{}; 
        ///ADMA Support
        enum class AdmasVal {
            v0=0x00000000,     ///<Advanced DMA not supported.
            v1=0x00000001,     ///<Advanced DMA supported.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(20,20),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,AdmasVal> admas{}; 
        namespace AdmasValC{
            constexpr Register::FieldValue<decltype(admas)::Type,AdmasVal::v0> v0{};
            constexpr Register::FieldValue<decltype(admas)::Type,AdmasVal::v1> v1{};
        }
        ///High Speed Support
        enum class HssVal {
            v0=0x00000000,     ///<High speed not supported.
            v1=0x00000001,     ///<High speed supported.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(21,21),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,HssVal> hss{}; 
        namespace HssValC{
            constexpr Register::FieldValue<decltype(hss)::Type,HssVal::v0> v0{};
            constexpr Register::FieldValue<decltype(hss)::Type,HssVal::v1> v1{};
        }
        ///DMA Support
        enum class DmasVal {
            v0=0x00000000,     ///<DMA not supported.
            v1=0x00000001,     ///<DMA supported.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(22,22),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,DmasVal> dmas{}; 
        namespace DmasValC{
            constexpr Register::FieldValue<decltype(dmas)::Type,DmasVal::v0> v0{};
            constexpr Register::FieldValue<decltype(dmas)::Type,DmasVal::v1> v1{};
        }
        ///Suspend/Resume Support
        enum class SrsVal {
            v0=0x00000000,     ///<Not supported.
            v1=0x00000001,     ///<Supported.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(23,23),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,SrsVal> srs{}; 
        namespace SrsValC{
            constexpr Register::FieldValue<decltype(srs)::Type,SrsVal::v0> v0{};
            constexpr Register::FieldValue<decltype(srs)::Type,SrsVal::v1> v1{};
        }
        ///Voltage Support 3.3 V
        enum class Vs33Val {
            v0=0x00000000,     ///<3.3 V not supported.
            v1=0x00000001,     ///<3.3 V supported.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(24,24),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,Vs33Val> vs33{}; 
        namespace Vs33ValC{
            constexpr Register::FieldValue<decltype(vs33)::Type,Vs33Val::v0> v0{};
            constexpr Register::FieldValue<decltype(vs33)::Type,Vs33Val::v1> v1{};
        }
        ///Voltage Support 3.0 V
        enum class Vs30Val {
            v0=0x00000000,     ///<3.0 V not supported.
            v1=0x00000001,     ///<3.0 V supported.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(25,25),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,Vs30Val> vs30{}; 
        namespace Vs30ValC{
            constexpr Register::FieldValue<decltype(vs30)::Type,Vs30Val::v0> v0{};
            constexpr Register::FieldValue<decltype(vs30)::Type,Vs30Val::v1> v1{};
        }
        ///Voltage Support 1.8 V
        enum class Vs18Val {
            v0=0x00000000,     ///<1.8 V not supported.
            v1=0x00000001,     ///<1.8 V supported.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(26,26),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,Vs18Val> vs18{}; 
        namespace Vs18ValC{
            constexpr Register::FieldValue<decltype(vs18)::Type,Vs18Val::v0> v0{};
            constexpr Register::FieldValue<decltype(vs18)::Type,Vs18Val::v1> v1{};
        }
    }
    namespace SdhcWml{    ///<Watermark Level Register
        using Addr = Register::Address<0x400b1044,0xff00ff00,0x00000000,std::uint32_t>;
        ///Read Watermark Level
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::ReadWriteAccess,unsigned> rdwml{}; 
        ///Write Watermark Level
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(23,16),Register::ReadWriteAccess,unsigned> wrwml{}; 
    }
    namespace SdhcFevt{    ///<Force Event register
        using Addr = Register::Address<0x400b1050,0x6e80ff60,0x00000000,std::uint32_t>;
        ///Force Event Auto Command 12 Not Executed
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> ac12ne{}; 
        ///Force Event Auto Command 12 Time Out Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(1,1),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> ac12toe{}; 
        ///Force Event Auto Command 12 CRC Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(2,2),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> ac12ce{}; 
        ///Force Event Auto Command 12 End Bit Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,3),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> ac12ebe{}; 
        ///Force Event Auto Command 12 Index Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(4,4),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> ac12ie{}; 
        ///Force Event Command Not Executed By Auto Command 12 Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,7),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> cnibac12e{}; 
        ///Force Event Command Time Out Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(16,16),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> ctoe{}; 
        ///Force Event Command CRC Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(17,17),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> cce{}; 
        ///Force Event Command End Bit Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(18,18),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> cebe{}; 
        ///Force Event Command Index Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(19,19),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> cie{}; 
        ///Force Event Data Time Out Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(20,20),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> dtoe{}; 
        ///Force Event Data CRC Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(21,21),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> dce{}; 
        ///Force Event Data End Bit Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(22,22),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> debe{}; 
        ///Force Event Auto Command 12 Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(24,24),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> ac12e{}; 
        ///Force Event DMA Error
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(28,28),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> dmae{}; 
        ///Force Event Card Interrupt
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,31),Register::Access<Register::AccessType::writeOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> cint{}; 
    }
    namespace SdhcAdmaes{    ///<ADMA Error Status register
        using Addr = Register::Address<0x400b1054,0xfffffff0,0x00000000,std::uint32_t>;
        ///ADMA Error State (When ADMA Error Is Occurred.)
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(1,0),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> admaes{}; 
        ///ADMA Length Mismatch Error
        enum class AdmalmeVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Error.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(2,2),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,AdmalmeVal> admalme{}; 
        namespace AdmalmeValC{
            constexpr Register::FieldValue<decltype(admalme)::Type,AdmalmeVal::v0> v0{};
            constexpr Register::FieldValue<decltype(admalme)::Type,AdmalmeVal::v1> v1{};
        }
        ///ADMA Descriptor Error
        enum class AdmadceVal {
            v0=0x00000000,     ///<No error.
            v1=0x00000001,     ///<Error.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,3),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,AdmadceVal> admadce{}; 
        namespace AdmadceValC{
            constexpr Register::FieldValue<decltype(admadce)::Type,AdmadceVal::v0> v0{};
            constexpr Register::FieldValue<decltype(admadce)::Type,AdmadceVal::v1> v1{};
        }
    }
    namespace SdhcAdsaddr{    ///<ADMA System Addressregister
        using Addr = Register::Address<0x400b1058,0x00000003,0x00000000,std::uint32_t>;
        ///ADMA System Address
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,2),Register::ReadWriteAccess,unsigned> adsaddr{}; 
    }
    namespace SdhcVendor{    ///<Vendor Specific register
        using Addr = Register::Address<0x400b10c0,0xff00fffc,0x00000000,std::uint32_t>;
        ///External DMA Request Enable
        enum class ExtdmaenVal {
            v0=0x00000000,     ///<In any scenario, SDHC does not send out the external DMA request.
            v1=0x00000001,     ///<When internal DMA is not active, the external DMA request will be sent out.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(0,0),Register::ReadWriteAccess,ExtdmaenVal> extdmaen{}; 
        namespace ExtdmaenValC{
            constexpr Register::FieldValue<decltype(extdmaen)::Type,ExtdmaenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(extdmaen)::Type,ExtdmaenVal::v1> v1{};
        }
        ///Exact Block Number Block Read Enable For SDIO CMD53
        enum class ExblknuVal {
            v0=0x00000000,     ///<None exact block read.
            v1=0x00000001,     ///<Exact block read for SDIO CMD53.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(1,1),Register::ReadWriteAccess,ExblknuVal> exblknu{}; 
        namespace ExblknuValC{
            constexpr Register::FieldValue<decltype(exblknu)::Type,ExblknuVal::v0> v0{};
            constexpr Register::FieldValue<decltype(exblknu)::Type,ExblknuVal::v1> v1{};
        }
        ///Internal State Value
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(23,16),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> intstval{}; 
    }
    namespace SdhcMmcboot{    ///<MMC Boot register
        using Addr = Register::Address<0x400b10c4,0x0000ff00,0x00000000,std::uint32_t>;
        ///Boot ACK Time Out Counter Value
        enum class DtocvackVal {
            v0000=0x00000000,     ///<SDCLK x 2^8
            v0001=0x00000001,     ///<SDCLK x 2^9
            v0010=0x00000002,     ///<SDCLK x 2^10
            v0011=0x00000003,     ///<SDCLK x 2^11
            v0100=0x00000004,     ///<SDCLK x 2^12
            v0101=0x00000005,     ///<SDCLK x 2^13
            v0110=0x00000006,     ///<SDCLK x 2^14
            v0111=0x00000007,     ///<SDCLK x 2^15
            v1110=0x0000000e,     ///<SDCLK x 2^22
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(3,0),Register::ReadWriteAccess,DtocvackVal> dtocvack{}; 
        namespace DtocvackValC{
            constexpr Register::FieldValue<decltype(dtocvack)::Type,DtocvackVal::v0000> v0000{};
            constexpr Register::FieldValue<decltype(dtocvack)::Type,DtocvackVal::v0001> v0001{};
            constexpr Register::FieldValue<decltype(dtocvack)::Type,DtocvackVal::v0010> v0010{};
            constexpr Register::FieldValue<decltype(dtocvack)::Type,DtocvackVal::v0011> v0011{};
            constexpr Register::FieldValue<decltype(dtocvack)::Type,DtocvackVal::v0100> v0100{};
            constexpr Register::FieldValue<decltype(dtocvack)::Type,DtocvackVal::v0101> v0101{};
            constexpr Register::FieldValue<decltype(dtocvack)::Type,DtocvackVal::v0110> v0110{};
            constexpr Register::FieldValue<decltype(dtocvack)::Type,DtocvackVal::v0111> v0111{};
            constexpr Register::FieldValue<decltype(dtocvack)::Type,DtocvackVal::v1110> v1110{};
        }
        ///Boot Ack Mode Select
        enum class BootackVal {
            v0=0x00000000,     ///<No ack.
            v1=0x00000001,     ///<Ack.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(4,4),Register::ReadWriteAccess,BootackVal> bootack{}; 
        namespace BootackValC{
            constexpr Register::FieldValue<decltype(bootack)::Type,BootackVal::v0> v0{};
            constexpr Register::FieldValue<decltype(bootack)::Type,BootackVal::v1> v1{};
        }
        ///Boot Mode Select
        enum class BootmodeVal {
            v0=0x00000000,     ///<Normal boot.
            v1=0x00000001,     ///<Alternative boot.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(5,5),Register::ReadWriteAccess,BootmodeVal> bootmode{}; 
        namespace BootmodeValC{
            constexpr Register::FieldValue<decltype(bootmode)::Type,BootmodeVal::v0> v0{};
            constexpr Register::FieldValue<decltype(bootmode)::Type,BootmodeVal::v1> v1{};
        }
        ///Boot Mode Enable
        enum class BootenVal {
            v0=0x00000000,     ///<Fast boot disable.
            v1=0x00000001,     ///<Fast boot enable.
        };
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(6,6),Register::ReadWriteAccess,BootenVal> booten{}; 
        namespace BootenValC{
            constexpr Register::FieldValue<decltype(booten)::Type,BootenVal::v0> v0{};
            constexpr Register::FieldValue<decltype(booten)::Type,BootenVal::v1> v1{};
        }
        ///When boot, enable auto stop at block gap function
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,7),Register::ReadWriteAccess,unsigned> autosabgen{}; 
        ///Defines the stop at block gap value of automatic mode
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(31,16),Register::ReadWriteAccess,unsigned> bootblkcnt{}; 
    }
    namespace SdhcHostver{    ///<Host Controller Version
        using Addr = Register::Address<0x400b10fc,0xffff0000,0x00000000,std::uint32_t>;
        ///Specification Version Number
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(7,0),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> svn{}; 
        ///Vendor Version Number
        constexpr Register::FieldLocation<Addr,Register::maskFromRange(15,8),Register::Access<Register::AccessType::readOnly,Register::ReadActionType::normal,Register::ModifiedWriteValueType::normal>,unsigned> vvn{}; 
    }
}
