;redcode
;assert 1
	SPL 0, <-2
	CMP -217, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 10, @0
	MOV -1, <-20
	SUB 450, 20
	SUB 10, @0
	ADD 5, @0
	ADD 5, @0
	SPL 0, -6
	JMZ 210, #0
	SPL 0, -6
	SLT 21, @12
	SUB 45, 202
	CMP -217, <-120
	SUB @127, 106
	ADD 130, 9
	SUB @121, 106
	ADD #271, <1
	SUB @121, 106
	MOV 100, -9
	CMP @121, 106
	MOV 100, @9
	SLT 21, @12
	SUB 6, <-0
	SPL 190, 9
	SPL 21, <112
	CMP -217, <-120
	CMP -217, <-120
	CMP -217, <-120
	SUB -10, @700
	SUB @-127, @100
	SPL 0, -6
	CMP -217, <-120
	SPL 0, #-2
	CMP @-127, @100
	SLT #-271, <1
	CMP #-271, <1
	JMP 12, <10
	MOV -1, <-20
	CMP -217, <-120
	ADD #271, <1
	ADD #271, <1
	ADD 210, 60
	CMP -217, <-120
	ADD 210, 60
	CMP -217, <-120
	SUB <20, @90
	SUB 10, @0
	SPL 0, <-2
	ADD 5, @0
	SUB 10, @0
