<profile>

<section name = "Vitis HLS Report for 'compute'" level="0">
<item name = "Date">Fri Nov 18 14:59:33 2022
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">center-max-sharing</item>
<item name = "Solution">zcu104 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.141 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8343, 8343, 83.430 us, 83.430 us, 8343, 8343, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42">compute_Pipeline_VITIS_LOOP_134_1, 66, 66, 0.660 us, 0.660 us, 66, 66, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50">compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3, 4100, 4100, 41.000 us, 41.000 us, 4100, 4100, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_154_4_fu_62">compute_Pipeline_VITIS_LOOP_154_4, 70, 70, 0.700 us, 0.700 us, 70, 70, no</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72">compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6, 4100, 4100, 41.000 us, 41.000 us, 4100, 4100, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 874, 920, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 423, -</column>
<column name="Register">-, -, 28, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42">compute_Pipeline_VITIS_LOOP_134_1, 0, 0, 9, 52, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50">compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3, 0, 0, 269, 281, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_154_4_fu_62">compute_Pipeline_VITIS_LOOP_154_4, 0, 0, 221, 176, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72">compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6, 0, 0, 281, 298, 0</column>
<column name="hadd_16ns_16ns_16_2_full_dsp_1_U57">hadd_16ns_16ns_16_2_full_dsp_1, 0, 2, 94, 113, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="grp_fu_94_ce">14, 3, 1, 3</column>
<column name="grp_fu_94_p0">14, 3, 16, 48</column>
<column name="grp_fu_94_p1">14, 3, 16, 48</column>
<column name="reg_file_2_0_address0">14, 3, 11, 33</column>
<column name="reg_file_2_0_ce0">14, 3, 1, 3</column>
<column name="reg_file_2_0_ce1">9, 2, 1, 2</column>
<column name="reg_file_2_0_we0">9, 2, 1, 2</column>
<column name="reg_file_2_1_address0">14, 3, 11, 33</column>
<column name="reg_file_2_1_ce0">14, 3, 1, 3</column>
<column name="reg_file_2_1_ce1">9, 2, 1, 2</column>
<column name="reg_file_2_1_we0">9, 2, 1, 2</column>
<column name="reg_file_4_0_address0">26, 5, 11, 55</column>
<column name="reg_file_4_0_address1">14, 3, 11, 33</column>
<column name="reg_file_4_0_ce0">26, 5, 1, 5</column>
<column name="reg_file_4_0_ce1">14, 3, 1, 3</column>
<column name="reg_file_4_0_d0">20, 4, 16, 64</column>
<column name="reg_file_4_0_we0">20, 4, 1, 4</column>
<column name="reg_file_4_1_address0">26, 5, 11, 55</column>
<column name="reg_file_4_1_address1">14, 3, 11, 33</column>
<column name="reg_file_4_1_ce0">26, 5, 1, 5</column>
<column name="reg_file_4_1_ce1">14, 3, 1, 3</column>
<column name="reg_file_4_1_d0">20, 4, 16, 64</column>
<column name="reg_file_4_1_we0">20, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_134_1_fu_42_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_50_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_154_4_fu_62_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_compute_Pipeline_VITIS_LOOP_162_5_VITIS_LOOP_163_6_fu_72_ap_start_reg">1, 0, 1, 0</column>
<column name="reg_file_0_0_load_reg_89">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute, return value</column>
<column name="reg_file_0_0_address0">out, 11, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_0_ce0">out, 1, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_0_0_q0">in, 16, ap_memory, reg_file_0_0, array</column>
<column name="reg_file_2_0_address0">out, 11, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_ce0">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_we0">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_d0">out, 16, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_q0">in, 16, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_address1">out, 11, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_ce1">out, 1, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_0_q1">in, 16, ap_memory, reg_file_2_0, array</column>
<column name="reg_file_2_1_address0">out, 11, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_ce0">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_we0">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_d0">out, 16, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_q0">in, 16, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_address1">out, 11, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_ce1">out, 1, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_2_1_q1">in, 16, ap_memory, reg_file_2_1, array</column>
<column name="reg_file_4_0_address0">out, 11, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_ce0">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_we0">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_d0">out, 16, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_q0">in, 16, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_address1">out, 11, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_ce1">out, 1, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_0_q1">in, 16, ap_memory, reg_file_4_0, array</column>
<column name="reg_file_4_1_address0">out, 11, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_ce0">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_we0">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_d0">out, 16, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_q0">in, 16, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_address1">out, 11, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_ce1">out, 1, ap_memory, reg_file_4_1, array</column>
<column name="reg_file_4_1_q1">in, 16, ap_memory, reg_file_4_1, array</column>
</table>
</item>
</section>
</profile>
