static void __exception_irq_entry digicolor_handle_irq(struct pt_regs *regs)\r\n{\r\nstruct irq_domain_chip_generic *dgc = digicolor_irq_domain->gc;\r\nstruct irq_chip_generic *gc = dgc->gc[0];\r\nu32 status, hwirq;\r\ndo {\r\nstatus = irq_reg_readl(gc, IC_INT0STATUS_LO);\r\nif (status) {\r\nhwirq = ffs(status) - 1;\r\n} else {\r\nstatus = irq_reg_readl(gc, IC_INT0STATUS_XLO);\r\nif (status)\r\nhwirq = ffs(status) - 1 + 32;\r\nelse\r\nreturn;\r\n}\r\nhandle_domain_irq(digicolor_irq_domain, hwirq, regs);\r\n} while (1);\r\n}\r\nstatic void __init digicolor_set_gc(void __iomem *reg_base, unsigned irq_base,\r\nunsigned en_reg, unsigned ack_reg)\r\n{\r\nstruct irq_chip_generic *gc;\r\ngc = irq_get_domain_generic_chip(digicolor_irq_domain, irq_base);\r\ngc->reg_base = reg_base;\r\ngc->chip_types[0].regs.ack = ack_reg;\r\ngc->chip_types[0].regs.mask = en_reg;\r\ngc->chip_types[0].chip.irq_ack = irq_gc_ack_set_bit;\r\ngc->chip_types[0].chip.irq_mask = irq_gc_mask_clr_bit;\r\ngc->chip_types[0].chip.irq_unmask = irq_gc_mask_set_bit;\r\n}\r\nstatic int __init digicolor_of_init(struct device_node *node,\r\nstruct device_node *parent)\r\n{\r\nstatic void __iomem *reg_base;\r\nunsigned int clr = IRQ_NOREQUEST | IRQ_NOPROBE | IRQ_NOAUTOEN;\r\nstruct regmap *ucregs;\r\nint ret;\r\nreg_base = of_iomap(node, 0);\r\nif (!reg_base) {\r\npr_err("%s: unable to map IC registers\n", node->full_name);\r\nreturn -ENXIO;\r\n}\r\nwritel(0, reg_base + IC_INT0ENABLE_LO);\r\nwritel(0, reg_base + IC_INT0ENABLE_XLO);\r\nucregs = syscon_regmap_lookup_by_phandle(node, "syscon");\r\nif (IS_ERR(ucregs)) {\r\npr_err("%s: unable to map UC registers\n", node->full_name);\r\nreturn PTR_ERR(ucregs);\r\n}\r\nregmap_write(ucregs, UC_IRQ_CONTROL, 1);\r\ndigicolor_irq_domain =\r\nirq_domain_add_linear(node, 64, &irq_generic_chip_ops, NULL);\r\nif (!digicolor_irq_domain) {\r\npr_err("%s: unable to create IRQ domain\n", node->full_name);\r\nreturn -ENOMEM;\r\n}\r\nret = irq_alloc_domain_generic_chips(digicolor_irq_domain, 32, 1,\r\n"digicolor_irq", handle_level_irq,\r\nclr, 0, 0);\r\nif (ret) {\r\npr_err("%s: unable to allocate IRQ gc\n", node->full_name);\r\nreturn ret;\r\n}\r\ndigicolor_set_gc(reg_base, 0, IC_INT0ENABLE_LO, IC_FLAG_CLEAR_LO);\r\ndigicolor_set_gc(reg_base, 32, IC_INT0ENABLE_XLO, IC_FLAG_CLEAR_XLO);\r\nset_handle_irq(digicolor_handle_irq);\r\nreturn 0;\r\n}
