# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../PE_Desain/PE.srcs/sources_1/new/pe.v" \
"../../../../../PE_Desain/PE.srcs/sources_1/new/register.v" \
"../../../../systolic6x6.srcs/sources_1/new/systolic6x6.v" \
"../../../../systolic6x6.srcs/sim_1/new/systolic6x6_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
