Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Nov  6 14:22:34 2023
| Host         : SWATHI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bcd_7seg_control_sets_placed.rpt
| Design       : bcd_7seg
| Device       : xc7s50
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |              21 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                               | d1_a[3]_i_1_n_0  |                1 |              2 |
|  clk_IBUF_BUFG |                               | led_ac[1]        |                2 |              2 |
|  clk_IBUF_BUFG | nolabel_line29/i1             |                  |                2 |              9 |
|  clk_IBUF_BUFG | nolabel_line29/b_o[3]_i_1_n_0 |                  |                3 |             12 |
|  clk_IBUF_BUFG |                               |                  |               21 |             52 |
+----------------+-------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 9      |                     1 |
| 12     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


