Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/song/Editor/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 2c0d948916644edca288cb451bfac46b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_regFile_behav xil_defaultlib.test_regFile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.test_regFile
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_regFile_behav
