# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:43 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins_valid \
 outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs_valid

.latch        n42 Memory[0][0]  2
.latch        n47 Memory[0][1]  2
.latch        n52 Memory[0][2]  2
.latch        n57 Memory[0][3]  2
.latch        n62 Memory[0][4]  2
.latch        n67 Memory[0][5]  2
.latch        n72 Memory[0][6]  2
.latch        n77 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n46
10 1
.names ins[0] ins_ready new_n47_1
11 1
.names new_n46 new_n47_1 n42
00 0
.names Memory[0][1] ins_ready new_n49
10 1
.names ins[1] ins_ready new_n50
11 1
.names new_n49 new_n50 n47
00 0
.names Memory[0][2] ins_ready new_n52_1
10 1
.names ins[2] ins_ready new_n53
11 1
.names new_n52_1 new_n53 n52
00 0
.names Memory[0][3] ins_ready new_n55
10 1
.names ins[3] ins_ready new_n56
11 1
.names new_n55 new_n56 n57
00 0
.names Memory[0][4] ins_ready new_n58
10 1
.names ins[4] ins_ready new_n59
11 1
.names new_n58 new_n59 n62
00 0
.names Memory[0][5] ins_ready new_n61
10 1
.names ins[5] ins_ready new_n62_1
11 1
.names new_n61 new_n62_1 n67
00 0
.names Memory[0][6] ins_ready new_n64
10 1
.names ins[6] ins_ready new_n65
11 1
.names new_n64 new_n65 n72
00 0
.names ins_valid ins_ready new_n67_1
01 1
.names rst new_n67_1 n77
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names control.valid_reg outs_valid
1 1
.end
