#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000105c450 .scope module, "test_fifo" "test_fifo" 2 1;
 .timescale 0 0;
v000000000105e590_0 .var "buf_in", 7 0;
v000000000105e630_0 .net "buf_out", 7 0, v000000000105d910_0;  1 drivers
v00000000010cb4a0_0 .var "clk", 0 0;
v00000000010cb040_0 .net "empty", 0 0, v000000000105da50_0;  1 drivers
v00000000010cb680_0 .net "fifo_cntr", 6 0, v000000000105df50_0;  1 drivers
v00000000010cb0e0_0 .net "full", 0 0, v000000000105deb0_0;  1 drivers
v00000000010cba40_0 .var/i "i", 31 0;
v00000000010caa00_0 .var "rd", 0 0;
v00000000010cc760_0 .var "rst", 0 0;
v00000000010cb360_0 .var "wr", 0 0;
E_0000000001058da0 .event negedge, v000000000105de10_0;
S_000000000106f100 .scope module, "A" "fifo_single_clock" 2 9, 3 1 0, S_000000000105c450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 7 "fifo_cntr_reg";
    .port_info 1 /OUTPUT 1 "empty_reg";
    .port_info 2 /OUTPUT 1 "full_reg";
    .port_info 3 /OUTPUT 8 "buf_out";
    .port_info 4 /INPUT 8 "buf_in";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "rd";
    .port_info 8 /INPUT 1 "clk";
L_000000000105f0e0 .functor NOT 1, v000000000105da50_0, C4<0>, C4<0>, C4<0>;
L_000000000105f230 .functor AND 1, L_000000000105f0e0, v00000000010caa00_0, C4<1>, C4<1>;
L_000000000105e740 .functor NOT 1, v000000000105deb0_0, C4<0>, C4<0>, C4<0>;
L_000000000105ee40 .functor AND 1, L_000000000105e740, v00000000010cb360_0, C4<1>, C4<1>;
v000000000105daf0_0 .net *"_s0", 0 0, L_000000000105f0e0;  1 drivers
v000000000105dff0_0 .net *"_s4", 0 0, L_000000000105e740;  1 drivers
v000000000105dcd0_0 .net "buf_in", 7 0, v000000000105e590_0;  1 drivers
v000000000105dd70 .array "buf_mem", 0 63, 7 0;
v000000000105d910_0 .var "buf_out", 7 0;
v000000000105de10_0 .net "clk", 0 0, v00000000010cb4a0_0;  1 drivers
v000000000105d730_0 .var "empty_next", 0 0;
v000000000105da50_0 .var "empty_reg", 0 0;
v000000000105e090_0 .var "fifo_cntr_next", 6 0;
v000000000105df50_0 .var "fifo_cntr_reg", 6 0;
v000000000105d7d0_0 .var "full_next", 0 0;
v000000000105deb0_0 .var "full_reg", 0 0;
v000000000105e3b0_0 .net "rd", 0 0, v00000000010caa00_0;  1 drivers
v000000000105e130_0 .net "rd_en", 0 0, L_000000000105f230;  1 drivers
v000000000105d9b0_0 .var "rd_ptr_next", 5 0;
v000000000105d870_0 .var "rd_ptr_reg", 5 0;
v000000000105e4f0_0 .net "rst", 0 0, v00000000010cc760_0;  1 drivers
v000000000105e1d0_0 .net "wr", 0 0, v00000000010cb360_0;  1 drivers
v000000000105e270_0 .net "wr_en", 0 0, L_000000000105ee40;  1 drivers
v000000000105e310_0 .var "wr_ptr_next", 5 0;
v000000000105e450_0 .var "wr_ptr_reg", 5 0;
E_0000000001058760/0 .event edge, v000000000105da50_0, v000000000105deb0_0, v000000000105d870_0, v000000000105e450_0;
E_0000000001058760/1 .event edge, v000000000105df50_0, v000000000105e3b0_0, v000000000105e1d0_0, v000000000105e090_0;
E_0000000001058760 .event/or E_0000000001058760/0, E_0000000001058760/1;
E_0000000001058ce0 .event posedge, v000000000105de10_0;
E_0000000001058fa0 .event posedge, v000000000105e4f0_0, v000000000105de10_0;
    .scope S_000000000106f100;
T_0 ;
    %wait E_0000000001058fa0;
    %load/vec4 v000000000105e4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000105da50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105deb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000105d870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000105e450_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000000000105df50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000105d730_0;
    %assign/vec4 v000000000105da50_0, 0;
    %load/vec4 v000000000105d7d0_0;
    %assign/vec4 v000000000105deb0_0, 0;
    %load/vec4 v000000000105d9b0_0;
    %assign/vec4 v000000000105d870_0, 0;
    %load/vec4 v000000000105e310_0;
    %assign/vec4 v000000000105e450_0, 0;
    %load/vec4 v000000000105e090_0;
    %assign/vec4 v000000000105df50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000106f100;
T_1 ;
    %wait E_0000000001058ce0;
    %load/vec4 v000000000105e270_0;
    %load/vec4 v000000000105e130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000000000105dcd0_0;
    %load/vec4 v000000000105e450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000105dd70, 0, 4;
    %load/vec4 v000000000105d870_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000105dd70, 4;
    %assign/vec4 v000000000105d910_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000105e270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000000000105dcd0_0;
    %load/vec4 v000000000105e450_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000105dd70, 0, 4;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v000000000105d910_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000105e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000000000105d870_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000105dd70, 4;
    %assign/vec4 v000000000105d910_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v000000000105d910_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000106f100;
T_2 ;
    %wait E_0000000001058760;
    %load/vec4 v000000000105da50_0;
    %store/vec4 v000000000105d730_0, 0, 1;
    %load/vec4 v000000000105deb0_0;
    %store/vec4 v000000000105d7d0_0, 0, 1;
    %load/vec4 v000000000105d870_0;
    %store/vec4 v000000000105d9b0_0, 0, 6;
    %load/vec4 v000000000105e450_0;
    %store/vec4 v000000000105e310_0, 0, 6;
    %load/vec4 v000000000105df50_0;
    %store/vec4 v000000000105e090_0, 0, 7;
    %load/vec4 v000000000105e3b0_0;
    %load/vec4 v000000000105e1d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v000000000105deb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105d730_0, 0, 1;
    %load/vec4 v000000000105df50_0;
    %addi 1, 0, 7;
    %store/vec4 v000000000105e090_0, 0, 7;
    %load/vec4 v000000000105e090_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000000000105d7d0_0, 0, 1;
    %load/vec4 v000000000105d870_0;
    %store/vec4 v000000000105d9b0_0, 0, 6;
    %load/vec4 v000000000105e450_0;
    %addi 1, 0, 6;
    %store/vec4 v000000000105e310_0, 0, 6;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v000000000105da50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000105d7d0_0, 0, 1;
    %load/vec4 v000000000105df50_0;
    %subi 1, 0, 7;
    %store/vec4 v000000000105e090_0, 0, 7;
    %load/vec4 v000000000105e090_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000000000105d730_0, 0, 1;
    %load/vec4 v000000000105d870_0;
    %addi 1, 0, 6;
    %store/vec4 v000000000105d9b0_0, 0, 6;
    %load/vec4 v000000000105e450_0;
    %store/vec4 v000000000105e310_0, 0, 6;
T_2.6 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000000000105da50_0;
    %inv;
    %load/vec4 v000000000105deb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v000000000105d870_0;
    %addi 1, 0, 6;
    %store/vec4 v000000000105d9b0_0, 0, 6;
    %load/vec4 v000000000105e450_0;
    %addi 1, 0, 6;
    %store/vec4 v000000000105e310_0, 0, 6;
T_2.8 ;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000105c450;
T_3 ;
    %delay 5, 0;
    %load/vec4 v00000000010cb4a0_0;
    %inv;
    %store/vec4 v00000000010cb4a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000105c450;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010cba40_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000000010cba40_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0000000001058da0;
    %load/vec4 v00000000010cba40_0;
    %pad/s 8;
    %store/vec4 v000000000105e590_0, 0, 8;
    %load/vec4 v00000000010cba40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010cba40_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000105e590_0, 0, 8;
    %pushi/vec4 7, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001058da0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000000010cba40_0, 0, 32;
T_4.4 ;
    %load/vec4 v00000000010cba40_0;
    %cmpi/s 69, 0, 32;
    %jmp/0xz T_4.5, 5;
    %wait E_0000000001058da0;
    %load/vec4 v00000000010cba40_0;
    %pad/s 8;
    %store/vec4 v000000000105e590_0, 0, 8;
    %load/vec4 v00000000010cba40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010cba40_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .thread T_4;
    .scope S_000000000105c450;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010cb4a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010cc760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010caa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010cb360_0, 0, 1;
    %wait E_0000000001058da0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010cc760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010cb360_0, 0, 1;
    %pushi/vec4 29, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001058da0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010cb360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010caa00_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001058da0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010cb360_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001058da0;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010caa00_0, 0, 1;
    %pushi/vec4 45, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000000001058da0;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010cb360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010cc760_0, 0, 1;
    %wait E_0000000001058da0;
    %delay 3, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000000000105c450;
T_6 ;
    %vpi_call 2 55 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000105c450 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_fifo.v";
    "fifo.v";
