// Seed: 2140911682
module module_0 (
    input tri0 id_0,
    input tri0 id_1
);
  wire id_3;
  assign module_2.id_11 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    input  uwire id_1
    , id_6,
    output uwire id_2,
    output tri   id_3,
    output tri0  id_4
);
  wire id_7;
  parameter id_8 = (1);
  module_0 modCall_1 (
      id_1,
      id_0
  );
  wire [1 : -1] id_9;
endmodule
module module_2 (
    input wire id_0,
    output tri id_1,
    output wire id_2,
    input wand id_3,
    output supply0 id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri0 id_7,
    output wand id_8,
    input supply1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    input wire id_12,
    input wand id_13,
    input supply1 id_14,
    output wor id_15,
    input wire id_16,
    output uwire id_17,
    input tri0 id_18,
    input wire id_19,
    output logic id_20
);
  logic id_22;
  ;
  always @(negedge id_18 or posedge id_18) id_20 <= 1;
  module_0 modCall_1 (
      id_9,
      id_16
  );
endmodule
