INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_VLSI/homework/hw3/assignment3.srcs/sources_1/new/maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maddsub_direct
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_VLSI/homework/hw3/assignment3.srcs/sim_1/new/tb_maddsub_direct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maddsub_direct
