{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649677857263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649677857265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 14:50:57 2022 " "Processing started: Mon Apr 11 14:50:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649677857265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649677857265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649677857265 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649677857463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/SUB_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/SUB_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_16bit-Sub16BitLogic " "Found design unit 1: SUB_16bit-Sub16BitLogic" {  } { { "ALU/SUB_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857910 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_16bit " "Found entity 1: SUB_16bit" {  } { { "ALU/SUB_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/SUB_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/SUB_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB_1bit-Sub1BitLogic " "Found design unit 1: SUB_1bit-Sub1BitLogic" {  } { { "ALU/SUB_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857912 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB_1bit " "Found entity 1: SUB_1bit" {  } { { "ALU/SUB_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/SUB_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/OR_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/OR_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_gate-OrGateLogic " "Found design unit 1: OR_gate-OrGateLogic" {  } { { "ALU/OR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857915 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_gate " "Found entity 1: OR_gate" {  } { { "ALU/OR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_gate-NotGateLogic " "Found design unit 1: NOT_gate-NotGateLogic" {  } { { "ALU/NOT_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857916 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_gate " "Found entity 1: NOT_gate" {  } { { "ALU/NOT_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/FULL_ADDER_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/FULL_ADDER_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_16bit-FullAdder16BitLogic " "Found design unit 1: FULL_ADDER_16bit-FullAdder16BitLogic" {  } { { "ALU/FULL_ADDER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857917 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_16bit " "Found entity 1: FULL_ADDER_16bit" {  } { { "ALU/FULL_ADDER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/FULL_ADDER_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/FULL_ADDER_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER_1bit-FullAdder1BitLogic " "Found design unit 1: FULL_ADDER_1bit-FullAdder1BitLogic" {  } { { "ALU/FULL_ADDER_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857918 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER_1bit " "Found entity 1: FULL_ADDER_1bit" {  } { { "ALU/FULL_ADDER_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/FULL_ADDER_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/AND_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/AND_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_gate-AndGateLogic " "Found design unit 1: AND_gate-AndGateLogic" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857918 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_gate " "Found entity 1: AND_gate" {  } { { "ALU/AND_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/ALU_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/ALU_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_16bit-ALULogic " "Found design unit 1: ALU_16bit-ALULogic" {  } { { "ALU/ALU_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857919 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_16bit " "Found entity 1: ALU_16bit" {  } { { "ALU/ALU_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/ALU_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/XOR_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/XOR_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_gate-XorGateLogic " "Found design unit 1: XOR_gate-XorGateLogic" {  } { { "ALU/XOR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/XOR_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857920 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_gate " "Found entity 1: XOR_gate" {  } { { "ALU/XOR_gate.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/XOR_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AUEB_PROCESSOR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AUEB_PROCESSOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AUEB_PROCESSOR-ProcessorLogic " "Found design unit 1: AUEB_PROCESSOR-ProcessorLogic" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857921 ""} { "Info" "ISGN_ENTITY_NAME" "1 AUEB_PROCESSOR " "Found entity 1: AUEB_PROCESSOR" {  } { { "AUEB_PROCESSOR.vhd" "" { Text "/home/niemand/altera/aueb_processor/AUEB_PROCESSOR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/GEQ_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/GEQ_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEQ_16bit-Geq16BitLogic " "Found design unit 1: GEQ_16bit-Geq16BitLogic" {  } { { "ALU/GEQ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQ_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857922 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEQ_16bit " "Found entity 1: GEQ_16bit" {  } { { "ALU/GEQ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQ_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/GEQZ_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/GEQZ_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEQZ_16bit-GeqZ16BitLogic " "Found design unit 1: GEQZ_16bit-GeqZ16BitLogic" {  } { { "ALU/GEQZ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQZ_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857922 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEQZ_16bit " "Found entity 1: GEQZ_16bit" {  } { { "ALU/GEQZ_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/GEQZ_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/OR_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/OR_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16bit-Or16BitLogic " "Found design unit 1: OR_16bit-Or16BitLogic" {  } { { "ALU/OR_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857923 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16bit " "Found entity 1: OR_16bit" {  } { { "ALU/OR_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/OR_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/AND_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/AND_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_16bit-And16BitLogic " "Found design unit 1: AND_16bit-And16BitLogic" {  } { { "ALU/AND_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857924 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_16bit " "Found entity 1: AND_16bit" {  } { { "ALU/AND_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/AND_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/COMPLEMENT_GETTER_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/COMPLEMENT_GETTER_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPLEMENT_GETTER_16bit-ComplementGetter16BitLogic " "Found design unit 1: COMPLEMENT_GETTER_16bit-ComplementGetter16BitLogic" {  } { { "ALU/COMPLEMENT_GETTER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/COMPLEMENT_GETTER_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857924 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMPLEMENT_GETTER_16bit " "Found entity 1: COMPLEMENT_GETTER_16bit" {  } { { "ALU/COMPLEMENT_GETTER_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/COMPLEMENT_GETTER_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/MULT_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/MULT_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_1bit-Mult1BitLogic " "Found design unit 1: MULT_1bit-Mult1BitLogic" {  } { { "ALU/MULT_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857925 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_1bit " "Found entity 1: MULT_1bit" {  } { { "ALU/MULT_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_FULL_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_FULL_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_FULL_16bit-NotFull16BitLogic " "Found design unit 1: NOT_FULL_16bit-NotFull16BitLogic" {  } { { "ALU/NOT_FULL_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_FULL_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857926 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_FULL_16bit " "Found entity 1: NOT_FULL_16bit" {  } { { "ALU/NOT_FULL_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_FULL_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/MULT_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/MULT_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULT_3bit-Mult3BitLogic " "Found design unit 1: MULT_3bit-Mult3BitLogic" {  } { { "ALU/MULT_3bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_3bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857927 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULT_3bit " "Found entity 1: MULT_3bit" {  } { { "ALU/MULT_3bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/MULT_3bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/NOT_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/NOT_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_16bit-Not16BitLogic " "Found design unit 1: NOT_16bit-Not16BitLogic" {  } { { "ALU/NOT_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_16bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857928 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_16bit " "Found entity 1: NOT_16bit" {  } { { "ALU/NOT_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/NOT_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/SR_LATCH.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/SR_LATCH.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_LATCH-SRLatchLogic " "Found design unit 1: SR_LATCH-SRLatchLogic" {  } { { "ALU/REGISTER/SR_LATCH.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/SR_LATCH.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857928 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_LATCH " "Found entity 1: SR_LATCH" {  } { { "ALU/REGISTER/SR_LATCH.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/SR_LATCH.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/FLIP_FLOP_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/FLIP_FLOP_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLIP_FLOP_1bit-FlipFlop1BitLogic " "Found design unit 1: FLIP_FLOP_1bit-FlipFlop1BitLogic" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857929 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLIP_FLOP_1bit " "Found entity 1: FLIP_FLOP_1bit" {  } { { "ALU/REGISTER/FLIP_FLOP_1bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU/REGISTER/FLIP_FLOP_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU/REGISTER/FLIP_FLOP_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLIP_FLOP_16bit-FlipFlop16BitLogic " "Found design unit 1: FLIP_FLOP_16bit-FlipFlop16BitLogic" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857930 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLIP_FLOP_16bit " "Found entity 1: FLIP_FLOP_16bit" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1649677857930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1649677857930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FLIP_FLOP_16bit " "Elaborating entity \"FLIP_FLOP_16bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1649677857994 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "FLIP_FLOP_16bit.vhd(21) " "VHDL Subtype or Type Declaration warning at FLIP_FLOP_16bit.vhd(21): subtype or type has null range" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 21 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1649677857997 "|FLIP_FLOP_16bit"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "out1 FLIP_FLOP_16bit.vhd(7) " "Using initial value X (don't care) for net \"out1\" at FLIP_FLOP_16bit.vhd(7)" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1649677857997 "|FLIP_FLOP_16bit"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[0\] GND " "Pin \"out1\[0\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[1\] GND " "Pin \"out1\[1\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[2\] GND " "Pin \"out1\[2\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[3\] GND " "Pin \"out1\[3\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[4\] GND " "Pin \"out1\[4\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[6\] GND " "Pin \"out1\[6\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[7\] GND " "Pin \"out1\[7\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[8\] GND " "Pin \"out1\[8\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[9\] GND " "Pin \"out1\[9\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[10\] GND " "Pin \"out1\[10\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[11\] GND " "Pin \"out1\[11\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[12\] GND " "Pin \"out1\[12\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[13\] GND " "Pin \"out1\[13\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[14\] GND " "Pin \"out1\[14\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[15\] GND " "Pin \"out1\[15\]\" is stuck at GND" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1649677858287 "|FLIP_FLOP_16bit|out1[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1649677858287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1649677858426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858426 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[0\] " "No output dependent on input pin \"d\[0\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[1\] " "No output dependent on input pin \"d\[1\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[2\] " "No output dependent on input pin \"d\[2\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[3\] " "No output dependent on input pin \"d\[3\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[4\] " "No output dependent on input pin \"d\[4\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[5\] " "No output dependent on input pin \"d\[5\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[6\] " "No output dependent on input pin \"d\[6\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[7\] " "No output dependent on input pin \"d\[7\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[8\] " "No output dependent on input pin \"d\[8\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[9\] " "No output dependent on input pin \"d\[9\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[10\] " "No output dependent on input pin \"d\[10\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[11\] " "No output dependent on input pin \"d\[11\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[12\] " "No output dependent on input pin \"d\[12\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[13\] " "No output dependent on input pin \"d\[13\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[14\] " "No output dependent on input pin \"d\[14\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d\[15\] " "No output dependent on input pin \"d\[15\]\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|d[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1649677858482 "|FLIP_FLOP_16bit|enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1649677858482 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1649677858482 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1649677858482 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1649677858482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "634 " "Peak virtual memory: 634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649677858491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 14:50:58 2022 " "Processing ended: Mon Apr 11 14:50:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649677858491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649677858491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649677858491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649677858491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649677860159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649677860160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 14:50:59 2022 " "Processing started: Mon Apr 11 14:50:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649677860160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1649677860160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1649677860161 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1649677860187 ""}
{ "Info" "0" "" "Project  = AUEB_PROCESSOR" {  } {  } 0 0 "Project  = AUEB_PROCESSOR" 0 0 "Fitter" 0 0 1649677860188 ""}
{ "Info" "0" "" "Revision = AUEB_PROCESSOR" {  } {  } 0 0 "Revision = AUEB_PROCESSOR" 0 0 "Fitter" 0 0 1649677860188 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1649677860274 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AUEB_PROCESSOR EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"AUEB_PROCESSOR\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1649677860278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649677860312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1649677860312 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1649677860516 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1649677860530 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649677861009 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1649677861009 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1649677861009 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649677861017 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649677861017 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1649677861017 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1649677861017 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Pin d\[0\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[0] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Pin d\[1\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[1] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Pin d\[2\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[2] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Pin d\[3\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[3] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Pin d\[4\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[4] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Pin d\[5\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[5] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Pin d\[6\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[6] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Pin d\[7\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[7] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[8\] " "Pin d\[8\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[8] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[9\] " "Pin d\[9\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[9] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[10\] " "Pin d\[10\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[10] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[11\] " "Pin d\[11\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[11] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[12\] " "Pin d\[12\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[12] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[13\] " "Pin d\[13\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[13] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[14\] " "Pin d\[14\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[14] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[15\] " "Pin d\[15\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { d[15] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 5 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { d[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { clock } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 6 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "enable " "Pin enable not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { enable } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 6 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[0\] " "Pin out1\[0\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[0] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[1\] " "Pin out1\[1\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[1] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[2\] " "Pin out1\[2\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[2] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[3\] " "Pin out1\[3\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[3] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[4\] " "Pin out1\[4\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[4] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[5\] " "Pin out1\[5\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[5] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[6\] " "Pin out1\[6\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[6] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[7\] " "Pin out1\[7\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[7] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[8\] " "Pin out1\[8\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[8] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[9\] " "Pin out1\[9\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[9] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[10\] " "Pin out1\[10\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[10] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[11\] " "Pin out1\[11\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[11] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[12\] " "Pin out1\[12\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[12] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[13\] " "Pin out1\[13\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[13] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[14\] " "Pin out1\[14\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[14] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out1\[15\] " "Pin out1\[15\] not assigned to an exact location on the device" {  } { { "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/niemand/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { out1[15] } } } { "ALU/REGISTER/FLIP_FLOP_16bit.vhd" "" { Text "/home/niemand/altera/aueb_processor/ALU/REGISTER/FLIP_FLOP_16bit.vhd" 7 0 0 } } { "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/niemand/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { out1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1649677861074 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1649677861074 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AUEB_PROCESSOR.sdc " "Synopsys Design Constraints File file not found: 'AUEB_PROCESSOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1649677861189 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1649677861189 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1649677861190 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1649677861191 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1649677861192 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1649677861195 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649677861195 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1649677861195 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649677861197 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1649677861197 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1649677861197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1649677861197 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1649677861197 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1649677861198 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1649677861198 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1649677861198 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 18 16 0 " "Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 18 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1649677861200 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1649677861200 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1649677861200 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649677861202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649677861202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649677861202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649677861202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649677861202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649677861202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649677861202 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1649677861202 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1649677861202 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1649677861202 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649677861214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1649677862430 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649677862528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1649677862538 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1649677862732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649677862732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1649677862789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/niemand/altera/aueb_processor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1649677863481 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1649677863481 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649677863556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1649677863559 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1649677863559 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1649677863559 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1649677863568 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649677863573 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[0\] 0 " "Pin \"out1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863574 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[1\] 0 " "Pin \"out1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863574 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[2\] 0 " "Pin \"out1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863574 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[3\] 0 " "Pin \"out1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863574 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[4\] 0 " "Pin \"out1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863574 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[5\] 0 " "Pin \"out1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863575 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[6\] 0 " "Pin \"out1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863575 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[7\] 0 " "Pin \"out1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863575 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[8\] 0 " "Pin \"out1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863575 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[9\] 0 " "Pin \"out1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863575 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[10\] 0 " "Pin \"out1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863575 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[11\] 0 " "Pin \"out1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863575 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[12\] 0 " "Pin \"out1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863575 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[13\] 0 " "Pin \"out1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863575 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[14\] 0 " "Pin \"out1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863575 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out1\[15\] 0 " "Pin \"out1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1649677863575 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1649677863574 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649677863660 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1649677863667 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1649677863754 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1649677864108 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1649677864136 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/niemand/altera/aueb_processor/output_files/AUEB_PROCESSOR.fit.smsg " "Generated suppressed messages file /home/niemand/altera/aueb_processor/output_files/AUEB_PROCESSOR.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1649677864215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649677864300 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 14:51:04 2022 " "Processing ended: Mon Apr 11 14:51:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649677864300 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649677864300 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649677864300 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1649677864300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1649677865998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649677865999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 14:51:05 2022 " "Processing started: Mon Apr 11 14:51:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649677865999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1649677865999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1649677866000 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1649677867248 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1649677867313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649677867625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 14:51:07 2022 " "Processing ended: Mon Apr 11 14:51:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649677867625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649677867625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649677867625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1649677867625 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1649677867723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1649677869062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649677869062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 14:51:08 2022 " "Processing started: Mon Apr 11 14:51:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649677869062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649677869062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_sta AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649677869063 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1649677869093 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1649677869222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1649677869261 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1649677869261 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AUEB_PROCESSOR.sdc " "Synopsys Design Constraints File file not found: 'AUEB_PROCESSOR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1649677869348 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1649677869348 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1649677869349 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1649677869349 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1649677869350 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1649677869355 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1649677869356 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649677869357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649677869359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649677869360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649677869360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649677869361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649677869361 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1649677869365 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1649677869366 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1649677869374 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1649677869374 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1649677869374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649677869375 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649677869376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649677869376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649677869376 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1649677869377 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1649677869378 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1649677869384 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1649677869384 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649677869403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 14:51:09 2022 " "Processing ended: Mon Apr 11 14:51:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649677869403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649677869403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649677869403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649677869403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649677871406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649677871407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 14:51:11 2022 " "Processing started: Mon Apr 11 14:51:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649677871407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1649677871407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AUEB_PROCESSOR -c AUEB_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1649677871408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AUEB_PROCESSOR.vo /home/niemand/altera/aueb_processor/simulation/modelsim/ simulation " "Generated file AUEB_PROCESSOR.vo in folder \"/home/niemand/altera/aueb_processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1649677871619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "798 " "Peak virtual memory: 798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649677871652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 14:51:11 2022 " "Processing ended: Mon Apr 11 14:51:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649677871652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649677871652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649677871652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649677871652 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 50 s " "Quartus II Full Compilation was successful. 0 errors, 50 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1649677871752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1649677880247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1649677880248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 14:51:20 2022 " "Processing started: Mon Apr 11 14:51:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1649677880248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649677880248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp AUEB_PROCESSOR -c AUEB_PROCESSOR --netlist_type=sgate " "Command: quartus_rpp AUEB_PROCESSOR -c AUEB_PROCESSOR --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649677880249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1649677880291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 14:51:20 2022 " "Processing ended: Mon Apr 11 14:51:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1649677880291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1649677880291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1649677880291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1649677880291 ""}
