{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "M_CmparVol:U_M_CmparVol_0\|CpSl_CmpVolVld_o_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"M_CmparVol:U_M_CmparVol_0\|CpSl_CmpVolVld_o_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1509467134481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1509467134481 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 75 " "Parameter WIDTH set to 75" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 0 1509467134481 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 0 1509467134481 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 0 1509467134481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "M_CmparVol:U_M_CmparVol_0\|altshift_taps:CpSl_CmpVolVld_o_rtl_0 " "Elaborated megafunction instantiation \"M_CmparVol:U_M_CmparVol_0\|altshift_taps:CpSl_CmpVolVld_o_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 0 1509467134531 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "M_CmparVol:U_M_CmparVol_0\|altshift_taps:CpSl_CmpVolVld_o_rtl_0 " "Instantiated megafunction \"M_CmparVol:U_M_CmparVol_0\|altshift_taps:CpSl_CmpVolVld_o_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1509467134531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1509467134531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 75 " "Parameter \"WIDTH\" = \"75\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 0 1509467134531 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 0 1509467134531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_jkm " "Found entity 1: shift_taps_jkm" {  } { { "db/shift_taps_jkm.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/db/shift_taps_jkm.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1509467134567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1509467134567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b961 " "Found entity 1: altsyncram_b961" {  } { { "db/altsyncram_b961.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/db/altsyncram_b961.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1509467134625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1509467134625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1509467134693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1509467134693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1509467134740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1509467134740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1509467134783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1509467134783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 0 1509467134841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 0 1509467134841 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1509467135388 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/M_UartSend.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/src/M_UartSend.vhd" 60 -1 0 } } { "src/M_CmparVol.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/src/M_CmparVol.vhd" 56 -1 0 } } { "src/M_CmparVol.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/src/M_CmparVol.vhd" 57 -1 0 } } { "src/M_CmparCurt.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/src/M_CmparCurt.vhd" 64 -1 0 } } { "src/M_CmdParse.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/src/M_CmdParse.vhd" 48 -1 0 } } { "src/M_UartSend.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/src/M_UartSend.vhd" 199 -1 0 } } { "db/shift_taps_jkm.tdf" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/db/shift_taps_jkm.tdf" 42 2 0 } } { "src/M_FpgaType.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/src/M_FpgaType.vhd" 114 -1 0 } } { "src/M_RecvCmd.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/src/M_RecvCmd.vhd" 67 -1 0 } } { "src/M_RecvCmd.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/src/M_RecvCmd.vhd" 68 -1 0 } } { "src/M_RecvCmd.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/src/M_RecvCmd.vhd" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1509467135513 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1509467135513 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CpSv_VadjCtrl_o\[1\] GND " "Pin \"CpSv_VadjCtrl_o\[1\]\" is stuck at GND" {  } { { "src/M_Top.vhd" "" { Text "D:/E8801A_Test FPGA Pin/2_FPGA Code/testcode/M_Top_20171031/src/M_Top.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1509467136337 "|M_Top|CpSv_VadjCtrl_o[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1509467136337 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1509467136577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2344 " "Implemented 2344 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1509467138357 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1509467138357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2224 " "Implemented 2224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1509467138357 ""} { "Info" "ICUT_CUT_TM_RAMS" "75 " "Implemented 75 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1509467138357 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1509467138357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1509467138357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1509467138478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 00:25:38 2017 " "Processing ended: Wed Nov 01 00:25:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1509467138478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1509467138478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1509467138478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1509467138478 ""}
