// Seed: 1171525756
module module_0 (
    output tri   id_0,
    input  uwire id_1
);
  assign id_0 = -1'h0;
  assign id_0 = id_1;
  assign id_0 = id_1(1, 1, id_1, 1);
  assign id_0 = id_0++;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output logic id_2,
    input tri id_3,
    input supply0 id_4,
    input wire id_5,
    input tri1 id_6,
    input wire id_7
);
  initial id_2 <= id_5;
  xor primCall (id_0, id_6, id_4, id_7, id_3, id_1);
  module_0 modCall_1 (
      id_0,
      id_5
  );
  assign modCall_1.id_1 = 0;
  assign id_0 = -1'b0;
  wire [1 'b0 -  -1 'b0 : -1] id_9;
endmodule
