<profile>

<section name = "Vivado HLS Report for 'glue'" level="0">
<item name = "Date">Sat Feb 15 07:56:31 2025
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">partition_0</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.867 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2304, 2305, 11.520 us, 11.525 us, 2304, 2304, loop rewind(delay=0 initiation interval(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- pixel_loop">2304, 2304, 2, 1, 1, 2304, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 111, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 120, -</column>
<column name="Register">-, -, 84, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="pixel_index_fu_224_p2">+, 0, 0, 12, 12, 1</column>
<column name="tmp_V_144_fu_242_p2">+, 0, 0, 19, 14, 14</column>
<column name="tmp_V_147_fu_259_p2">+, 0, 0, 19, 14, 14</column>
<column name="tmp_V_150_fu_276_p2">+, 0, 0, 19, 14, 14</column>
<column name="tmp_V_153_fu_293_p2">+, 0, 0, 19, 14, 14</column>
<column name="ap_condition_102">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln64_fu_230_p2">icmp, 0, 0, 13, 12, 12</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_pixel_index_01_phi_fu_142_p6">15, 3, 12, 36</column>
<column name="in_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="in_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_0_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_1_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_2_V_V_blk_n">9, 2, 1, 2</column>
<column name="out_3_V_V_blk_n">9, 2, 1, 2</column>
<column name="pixel_index_01_reg_138">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln64_reg_351">1, 0, 1, 0</column>
<column name="pixel_index_01_reg_138">12, 0, 12, 0</column>
<column name="pixel_index_reg_346">12, 0, 12, 0</column>
<column name="tmp_51_reg_311">1, 0, 1, 0</column>
<column name="tmp_52_reg_321">1, 0, 1, 0</column>
<column name="tmp_53_reg_331">1, 0, 1, 0</column>
<column name="tmp_54_reg_341">1, 0, 1, 0</column>
<column name="trunc_ln708_1_reg_316">13, 0, 13, 0</column>
<column name="trunc_ln708_2_reg_326">13, 0, 13, 0</column>
<column name="trunc_ln708_3_reg_336">13, 0, 13, 0</column>
<column name="trunc_ln_reg_306">13, 0, 13, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, glue, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, glue, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, glue, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, glue, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, glue, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, glue, return value</column>
<column name="in_0_V_V_dout">in, 30, ap_fifo, in_0_V_V, pointer</column>
<column name="in_0_V_V_empty_n">in, 1, ap_fifo, in_0_V_V, pointer</column>
<column name="in_0_V_V_read">out, 1, ap_fifo, in_0_V_V, pointer</column>
<column name="in_1_V_V_dout">in, 30, ap_fifo, in_1_V_V, pointer</column>
<column name="in_1_V_V_empty_n">in, 1, ap_fifo, in_1_V_V, pointer</column>
<column name="in_1_V_V_read">out, 1, ap_fifo, in_1_V_V, pointer</column>
<column name="in_2_V_V_dout">in, 30, ap_fifo, in_2_V_V, pointer</column>
<column name="in_2_V_V_empty_n">in, 1, ap_fifo, in_2_V_V, pointer</column>
<column name="in_2_V_V_read">out, 1, ap_fifo, in_2_V_V, pointer</column>
<column name="in_3_V_V_dout">in, 30, ap_fifo, in_3_V_V, pointer</column>
<column name="in_3_V_V_empty_n">in, 1, ap_fifo, in_3_V_V, pointer</column>
<column name="in_3_V_V_read">out, 1, ap_fifo, in_3_V_V, pointer</column>
<column name="out_0_V_V_din">out, 16, ap_fifo, out_0_V_V, pointer</column>
<column name="out_0_V_V_full_n">in, 1, ap_fifo, out_0_V_V, pointer</column>
<column name="out_0_V_V_write">out, 1, ap_fifo, out_0_V_V, pointer</column>
<column name="out_1_V_V_din">out, 16, ap_fifo, out_1_V_V, pointer</column>
<column name="out_1_V_V_full_n">in, 1, ap_fifo, out_1_V_V, pointer</column>
<column name="out_1_V_V_write">out, 1, ap_fifo, out_1_V_V, pointer</column>
<column name="out_2_V_V_din">out, 16, ap_fifo, out_2_V_V, pointer</column>
<column name="out_2_V_V_full_n">in, 1, ap_fifo, out_2_V_V, pointer</column>
<column name="out_2_V_V_write">out, 1, ap_fifo, out_2_V_V, pointer</column>
<column name="out_3_V_V_din">out, 16, ap_fifo, out_3_V_V, pointer</column>
<column name="out_3_V_V_full_n">in, 1, ap_fifo, out_3_V_V, pointer</column>
<column name="out_3_V_V_write">out, 1, ap_fifo, out_3_V_V, pointer</column>
</table>
</item>
</section>
</profile>
