/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for AON_BLK_CTRL_NS_AONMIX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_AON_BLK_CTRL_NS_AONMIX.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for AON_BLK_CTRL_NS_AONMIX
 *
 * CMSIS Peripheral Access Layer for AON_BLK_CTRL_NS_AONMIX
 */

#if !defined(PERI_AON_BLK_CTRL_NS_AONMIX_H_)
#define PERI_AON_BLK_CTRL_NS_AONMIX_H_           /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- AON_BLK_CTRL_NS_AONMIX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup AON_BLK_CTRL_NS_AONMIX_Peripheral_Access_Layer AON_BLK_CTRL_NS_AONMIX Peripheral Access Layer
 * @{
 */

/** AON_BLK_CTRL_NS_AONMIX - Register Layout Typedef */
typedef struct {
  __IO uint32_t GPC_CFG;                           /**< GPC CORE SLEEP Request Select, offset: 0x0 */
  __IO uint32_t UPPER_ADDR;                        /**< UPPER ADDR BITS[35:32], offset: 0x4 */
  __IO uint32_t IPG_DEBUG_CM33;                    /**< IPG DEBUG MASK BIT for cm33, offset: 0x8 */
  __IO uint32_t IPG_DEBUG_CA55C0;                  /**< IPG DEBUG MASK BIT CA55 CORE0, offset: 0xC */
  __IO uint32_t IPG_DEBUG_CA55C1;                  /**< IPG DEBUG MASK BIT CA55 CORE1, offset: 0x10 */
  __IO uint32_t IPG_DEBUG_CA55C2;                  /**< IPG DEBUG MASK BIT CA55 CORE2, offset: 0x14 */
  __IO uint32_t IPG_DEBUG_CA55C3;                  /**< IPG DEBUG MASK BIT CA55 CORE3, offset: 0x18 */
  __IO uint32_t IPG_DEBUG_CA55C4;                  /**< IPG DEBUG MASK BIT CA55 CORE4, offset: 0x1C */
  __IO uint32_t IPG_DEBUG_CA55C5;                  /**< IPG DEBUG MASK BIT CA55 CORE5, offset: 0x20 */
  __IO uint32_t IPG_DEBUG_CM7;                     /**< IPG DEBUG MASK BIT for cm7, offset: 0x24 */
  __I  uint32_t FUSE_ACC_DIS;                      /**< Read-only version of the OCOTP fuse-access-disable bit, offset: 0x28 */
       uint8_t RESERVED_0[4];
  __I  uint32_t OCOTP_FUSE_DATA0;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_0, offset: 0x30 */
  __I  uint32_t OCOTP_FUSE_DATA1;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_1, offset: 0x34 */
  __I  uint32_t OCOTP_FUSE_DATA2;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_2, offset: 0x38 */
  __I  uint32_t OCOTP_FUSE_DATA3;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_3, offset: 0x3C */
  __I  uint32_t OCOTP_FUSE_DATA4;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_4, offset: 0x40 */
  __I  uint32_t OCOTP_FUSE_DATA5;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_5, offset: 0x44 */
  __I  uint32_t OCOTP_FUSE_DATA6;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_6, offset: 0x48 */
  __I  uint32_t OCOTP_FUSE_DATA7;                  /**< Read-only version of OCOTP fusedata_mtr_cfg_7, offset: 0x4C */
  __I  uint32_t OCOTP_FUSE_DATA8;                  /**< Read-only version of OCOTP fusedata_mem_trim_cfg0, offset: 0x50 */
  __I  uint32_t OCOTP_FUSE_DATA9;                  /**< Read-only version of OCOTP fusedata_mem_trim_cfg1, offset: 0x54 */
  __I  uint32_t OCOTP_FUSE_DATA10;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg2, offset: 0x58 */
  __I  uint32_t OCOTP_FUSE_DATA11;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg3, offset: 0x5C */
  __I  uint32_t OCOTP_FUSE_DATA12;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg4, offset: 0x60 */
  __I  uint32_t OCOTP_FUSE_DATA13;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg5, offset: 0x64 */
  __I  uint32_t OCOTP_FUSE_DATA14;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg6, offset: 0x68 */
  __I  uint32_t OCOTP_FUSE_DATA15;                 /**< Read-only version of OCOTP fusedata_mem_trim_cfg7, offset: 0x6C */
  __IO uint32_t I3C1_WAKEUP;                       /**< I3C1 WAKEUPX CLR, offset: 0x70 */
  __I  uint32_t OCOTP_STATUS;                      /**< OCOTP status register, offset: 0x74 */
  __IO uint32_t PDM_CLK_SEL;                       /**< PDM clock selection register, offset: 0x78 */
  __IO uint32_t I3C1_SDA_IRQ;                      /**< I3C1 SDA IRQ, offset: 0x7C */
  __IO uint32_t SSI;                               /**< SSI master low power mode control, offset: 0x80 */
  __I  uint32_t FASTBOOT_ENABLE;                   /**< fastboot enable, offset: 0x84 */
  __IO uint32_t MQS_SETTINGS;                      /**< MQS settings, offset: 0x88 */
  __I  uint32_t ELE_FW_PRESENT;                    /**< Read only bit for fuse ELE_FW_PRESENT, offset: 0x8C */
  __I  uint32_t AOMIX_SPARE_FUSE;                  /**< Spare fuse register, offset: 0x90 */
  __IO uint32_t IPG_STOP_CTL;                      /**< IPG_STOP Control Register, offset: 0x94 */
  __I  uint32_t IPG_STOP_ACK_STATUS;               /**< IPG_STOP_ACK Status Register, offset: 0x98 */
  __IO uint32_t IPG_DOZE_CTL;                      /**< IPG_DOZE_CTL Control Register, offset: 0x9C */
  __IO uint32_t QREQ_N;                            /**< QREQ_N Control Register, offset: 0xA0 */
  __IO uint32_t SAI_MCLK;                          /**< SAI1 MCLK Control Register, offset: 0xA4 */
  __I  uint32_t QACTIVE;                           /**< QACTIVE Status Register, offset: 0xA8 */
  __I  uint32_t QDENY;                             /**< QDENY Status Register, offset: 0xAC */
  __I  uint32_t QACCEPT_N;                         /**< QACCEPT_N Status Register, offset: 0xB0 */
} AON_BLK_CTRL_NS_AONMIX_Type;

/* ----------------------------------------------------------------------------
   -- AON_BLK_CTRL_NS_AONMIX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup AON_BLK_CTRL_NS_AONMIX_Register_Masks AON_BLK_CTRL_NS_AONMIX Register Masks
 * @{
 */

/*! @name GPC_CFG - GPC CORE SLEEP Request Select */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SLEEP_SEL_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SLEEP_SEL_SHIFT (0U)
/*! M33_SLEEP_SEL - M33 SLEEP Request Select
 *  0b0..Select SLEEPING as request source
 *  0b1..Select SLEEPDEEP as request source
 */
#define AON_BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SLEEP_SEL(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SLEEP_SEL_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_GPC_CFG_M33_SLEEP_SEL_MASK)

#define AON_BLK_CTRL_NS_AONMIX_GPC_CFG_M7_SLEEP_SEL_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_GPC_CFG_M7_SLEEP_SEL_SHIFT (1U)
/*! M7_SLEEP_SEL - M7 SLEEP Request Select
 *  0b0..Select SLEEPING as request source
 *  0b1..Select SLEEPDEEP as request source
 */
#define AON_BLK_CTRL_NS_AONMIX_GPC_CFG_M7_SLEEP_SEL(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_GPC_CFG_M7_SLEEP_SEL_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_GPC_CFG_M7_SLEEP_SEL_MASK)
/*! @} */

/*! @name UPPER_ADDR - UPPER ADDR BITS[35:32] */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_UPPER_ADDR_ELE_MASK (0xFU)
#define AON_BLK_CTRL_NS_AONMIX_UPPER_ADDR_ELE_SHIFT (0U)
/*! ELE - address bit [35:32] for ELE */
#define AON_BLK_CTRL_NS_AONMIX_UPPER_ADDR_ELE(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_UPPER_ADDR_ELE_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_UPPER_ADDR_ELE_MASK)

#define AON_BLK_CTRL_NS_AONMIX_UPPER_ADDR_edma1_MASK (0xF0U)
#define AON_BLK_CTRL_NS_AONMIX_UPPER_ADDR_edma1_SHIFT (4U)
/*! edma1 - address bit [35:32] for edma1 */
#define AON_BLK_CTRL_NS_AONMIX_UPPER_ADDR_edma1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_UPPER_ADDR_edma1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_UPPER_ADDR_edma1_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM33 - IPG DEBUG MASK BIT for cm33 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_can1_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_can1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_can1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_can1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_edma1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_edma1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_edma1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_edma1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c1_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c2_MASK (0x8U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpit1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpit1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpit1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpit1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi1_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi2_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lptmr1_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lptmr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_lptmr1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sai1_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sai1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sai1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sai1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm1_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm2_MASK (0x400U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_tpm2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog1_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog2_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_wdog2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_i3c1_MASK (0x2000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_i3c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_i3c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_i3c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_pdm_MASK (0x4000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_pdm(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_pdm_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_pdm_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sys_ctr1_MASK (0x8000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sys_ctr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM33_sys_ctr1_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C0 - IPG DEBUG MASK BIT CA55 CORE0 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_can1_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_can1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_can1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_can1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_edma1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_edma1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_edma1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_edma1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c1_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c2_MASK (0x8U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpit1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpit1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpit1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpit1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi1_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi2_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lptmr1_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lptmr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_lptmr1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sai1_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sai1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sai1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sai1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm1_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm2_MASK (0x400U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_tpm2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog1_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog2_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_wdog2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_i3c1_MASK (0x2000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_i3c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_i3c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_i3c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_pdm_MASK (0x4000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_pdm(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_pdm_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_pdm_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sys_ctr1_MASK (0x8000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sys_ctr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C0_sys_ctr1_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C1 - IPG DEBUG MASK BIT CA55 CORE1 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_can1_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_can1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_can1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_can1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_edma1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_edma1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_edma1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_edma1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c1_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c2_MASK (0x8U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpit1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpit1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpit1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpit1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi1_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi2_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lptmr1_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lptmr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_lptmr1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sai1_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sai1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sai1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sai1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm1_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm2_MASK (0x400U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_tpm2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog1_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog2_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_wdog2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_i3c1_MASK (0x2000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_i3c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_i3c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_i3c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_pdm_MASK (0x4000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_pdm(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_pdm_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_pdm_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sys_ctr1_MASK (0x8000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sys_ctr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C1_sys_ctr1_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C2 - IPG DEBUG MASK BIT CA55 CORE2 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_can1_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_can1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_can1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_can1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_edma1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_edma1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_edma1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_edma1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c1_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c2_MASK (0x8U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpit1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpit1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpit1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpit1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi1_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi2_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lptmr1_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lptmr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_lptmr1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sai1_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sai1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sai1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sai1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm1_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm2_MASK (0x400U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_tpm2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog1_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog2_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_wdog2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_i3c1_MASK (0x2000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_i3c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_i3c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_i3c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_pdm_MASK (0x4000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_pdm(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_pdm_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_pdm_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sys_ctr1_MASK (0x8000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sys_ctr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C2_sys_ctr1_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C3 - IPG DEBUG MASK BIT CA55 CORE3 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_can1_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_can1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_can1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_can1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_edma1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_edma1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_edma1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_edma1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c1_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c2_MASK (0x8U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpit1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpit1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpit1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpit1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi1_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi2_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lptmr1_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lptmr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_lptmr1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sai1_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sai1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sai1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sai1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm1_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm2_MASK (0x400U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_tpm2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog1_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog2_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_wdog2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_i3c1_MASK (0x2000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_i3c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_i3c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_i3c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_pdm_MASK (0x4000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_pdm(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_pdm_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_pdm_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sys_ctr1_MASK (0x8000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sys_ctr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C3_sys_ctr1_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C4 - IPG DEBUG MASK BIT CA55 CORE4 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_can1_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_can1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_can1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_can1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_edma1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_edma1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_edma1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_edma1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpi2c1_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpi2c2_MASK (0x8U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpit1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpit1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpit1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpit1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpspi1_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpspi2_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lptmr1_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lptmr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_lptmr1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_sai1_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_sai1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_sai1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_sai1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_tpm1_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_tpm1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_tpm1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_tpm1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_tpm2_MASK (0x400U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_tpm2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_tpm2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_tpm2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_wdog1_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_wdog1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_wdog1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_wdog1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_wdog2_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_wdog2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_wdog2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_wdog2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_i3c1_MASK (0x2000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_i3c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_i3c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_i3c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_pdm_MASK (0x4000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_pdm(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_pdm_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_pdm_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_sys_ctr1_MASK (0x8000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_sys_ctr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C4_sys_ctr1_MASK)
/*! @} */

/*! @name IPG_DEBUG_CA55C5 - IPG DEBUG MASK BIT CA55 CORE5 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_can1_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_can1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_can1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_can1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_edma1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_edma1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_edma1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_edma1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpi2c1_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpi2c2_MASK (0x8U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpit1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpit1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpit1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpit1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpspi1_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpspi2_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lptmr1_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lptmr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_lptmr1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_sai1_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_sai1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_sai1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_sai1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_tpm1_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_tpm1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_tpm1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_tpm1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_tpm2_MASK (0x400U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_tpm2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_tpm2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_tpm2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_wdog1_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_wdog1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_wdog1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_wdog1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_wdog2_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_wdog2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_wdog2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_wdog2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_i3c1_MASK (0x2000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_i3c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_i3c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_i3c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_pdm_MASK (0x4000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_pdm(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_pdm_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_pdm_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_sys_ctr1_MASK (0x8000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_sys_ctr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CA55C5_sys_ctr1_MASK)
/*! @} */

/*! @name IPG_DEBUG_CM7 - IPG DEBUG MASK BIT for cm7 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_can1_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_can1_SHIFT (0U)
/*! can1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_can1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_can1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_can1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_edma1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_edma1_SHIFT (1U)
/*! edma1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_edma1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_edma1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_edma1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c1_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c1_SHIFT (2U)
/*! lpi2c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c2_MASK (0x8U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c2_SHIFT (3U)
/*! lpi2c2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpit1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpit1_SHIFT (4U)
/*! lpit1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpit1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpit1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpit1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi1_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi1_SHIFT (5U)
/*! lpspi1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi2_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi2_SHIFT (6U)
/*! lpspi2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lptmr1_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lptmr1_SHIFT (7U)
/*! lptmr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lptmr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lptmr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_lptmr1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sai1_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sai1_SHIFT (8U)
/*! sai1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sai1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sai1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sai1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm1_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm1_SHIFT (9U)
/*! tpm1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm2_MASK (0x400U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm2_SHIFT (10U)
/*! tpm2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_tpm2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog1_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog1_SHIFT (11U)
/*! wdog1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog2_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog2_SHIFT (12U)
/*! wdog2 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_wdog2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_i3c1_MASK (0x2000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_i3c1_SHIFT (13U)
/*! i3c1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_i3c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_i3c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_i3c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_pdm_MASK (0x4000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_pdm_SHIFT (14U)
/*! pdm - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_pdm(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_pdm_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_pdm_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sys_ctr1_MASK (0x8000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sys_ctr1_SHIFT (15U)
/*! sys_ctr1 - Mask bit for debug halted mode
 *  0b0..Block does not enter debug halted mode with CA55
 *  0b1..Block enters debug halted mode when CA55 is debug halted
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sys_ctr1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sys_ctr1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DEBUG_CM7_sys_ctr1_MASK)
/*! @} */

/*! @name FUSE_ACC_DIS - Read-only version of the OCOTP fuse-access-disable bit */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_FUSE_ACC_DIS_OSCCA_FUSE_READ_DIS_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_FUSE_ACC_DIS_OSCCA_FUSE_READ_DIS_SHIFT (0U)
/*! OSCCA_FUSE_READ_DIS - Fuse read disable bit
 *  0b0..SoC is allowed to access the OCOTP registers
 *  0b1..SoC is not allowed to access the OCOTP
 */
#define AON_BLK_CTRL_NS_AONMIX_FUSE_ACC_DIS_OSCCA_FUSE_READ_DIS(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_FUSE_ACC_DIS_OSCCA_FUSE_READ_DIS_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_FUSE_ACC_DIS_OSCCA_FUSE_READ_DIS_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA0 - Read-only version of OCOTP fusedata_mtr_cfg_0 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA0_OCOTP_FUSE_DATA0_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA0_OCOTP_FUSE_DATA0_SHIFT (0U)
/*! OCOTP_FUSE_DATA0 - OCOTP_FUSE_DATA0 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA0_OCOTP_FUSE_DATA0(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA0_OCOTP_FUSE_DATA0_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA0_OCOTP_FUSE_DATA0_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA1 - Read-only version of OCOTP fusedata_mtr_cfg_1 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA1_OCOTP_FUSE_DATA1_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA1_OCOTP_FUSE_DATA1_SHIFT (0U)
/*! OCOTP_FUSE_DATA1 - OCOTP_FUSE_DATA1 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA1_OCOTP_FUSE_DATA1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA1_OCOTP_FUSE_DATA1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA1_OCOTP_FUSE_DATA1_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA2 - Read-only version of OCOTP fusedata_mtr_cfg_2 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA2_OCOTP_FUSE_DATA2_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA2_OCOTP_FUSE_DATA2_SHIFT (0U)
/*! OCOTP_FUSE_DATA2 - OCOTP_FUSE_DATA2 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA2_OCOTP_FUSE_DATA2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA2_OCOTP_FUSE_DATA2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA2_OCOTP_FUSE_DATA2_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA3 - Read-only version of OCOTP fusedata_mtr_cfg_3 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA3_OCOTP_FUSE_DATA3_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA3_OCOTP_FUSE_DATA3_SHIFT (0U)
/*! OCOTP_FUSE_DATA3 - OCOTP_FUSE_DATA3 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA3_OCOTP_FUSE_DATA3(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA3_OCOTP_FUSE_DATA3_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA3_OCOTP_FUSE_DATA3_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA4 - Read-only version of OCOTP fusedata_mtr_cfg_4 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA4_OCOTP_FUSE_DATA4_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA4_OCOTP_FUSE_DATA4_SHIFT (0U)
/*! OCOTP_FUSE_DATA4 - OCOTP_FUSE_DATA4 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA4_OCOTP_FUSE_DATA4(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA4_OCOTP_FUSE_DATA4_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA4_OCOTP_FUSE_DATA4_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA5 - Read-only version of OCOTP fusedata_mtr_cfg_5 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA5_OCOTP_FUSE_DATA5_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA5_OCOTP_FUSE_DATA5_SHIFT (0U)
/*! OCOTP_FUSE_DATA5 - OCOTP_FUSE_DATA5 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA5_OCOTP_FUSE_DATA5(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA5_OCOTP_FUSE_DATA5_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA5_OCOTP_FUSE_DATA5_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA6 - Read-only version of OCOTP fusedata_mtr_cfg_6 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA6_OCOTP_FUSE_DATA6_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA6_OCOTP_FUSE_DATA6_SHIFT (0U)
/*! OCOTP_FUSE_DATA6 - OCOTP_FUSE_DATA6 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA6_OCOTP_FUSE_DATA6(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA6_OCOTP_FUSE_DATA6_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA6_OCOTP_FUSE_DATA6_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA7 - Read-only version of OCOTP fusedata_mtr_cfg_7 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA7_OCOTP_FUSE_DATA7_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA7_OCOTP_FUSE_DATA7_SHIFT (0U)
/*! OCOTP_FUSE_DATA7 - OCOTP_FUSE_DATA7 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA7_OCOTP_FUSE_DATA7(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA7_OCOTP_FUSE_DATA7_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA7_OCOTP_FUSE_DATA7_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA8 - Read-only version of OCOTP fusedata_mem_trim_cfg0 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA8_OCOTP_FUSE_DATA8_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA8_OCOTP_FUSE_DATA8_SHIFT (0U)
/*! OCOTP_FUSE_DATA8 - OCOTP_FUSE_DATA8 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA8_OCOTP_FUSE_DATA8(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA8_OCOTP_FUSE_DATA8_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA8_OCOTP_FUSE_DATA8_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA9 - Read-only version of OCOTP fusedata_mem_trim_cfg1 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA9_OCOTP_FUSE_DATA9_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA9_OCOTP_FUSE_DATA9_SHIFT (0U)
/*! OCOTP_FUSE_DATA9 - OCOTP_FUSE_DATA9 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA9_OCOTP_FUSE_DATA9(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA9_OCOTP_FUSE_DATA9_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA9_OCOTP_FUSE_DATA9_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA10 - Read-only version of OCOTP fusedata_mem_trim_cfg2 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA10_OCOTP_FUSE_DATA10_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA10_OCOTP_FUSE_DATA10_SHIFT (0U)
/*! OCOTP_FUSE_DATA10 - OCOTP_FUSE_DATA10 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA10_OCOTP_FUSE_DATA10(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA10_OCOTP_FUSE_DATA10_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA10_OCOTP_FUSE_DATA10_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA11 - Read-only version of OCOTP fusedata_mem_trim_cfg3 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA11_OCOTP_FUSE_DATA11_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA11_OCOTP_FUSE_DATA11_SHIFT (0U)
/*! OCOTP_FUSE_DATA11 - OCOTP_FUSE_DATA12 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA11_OCOTP_FUSE_DATA11(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA11_OCOTP_FUSE_DATA11_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA11_OCOTP_FUSE_DATA11_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA12 - Read-only version of OCOTP fusedata_mem_trim_cfg4 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA12_OCOTP_FUSE_DATA12_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA12_OCOTP_FUSE_DATA12_SHIFT (0U)
/*! OCOTP_FUSE_DATA12 - OCOTP_FUSE_DATA13 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA12_OCOTP_FUSE_DATA12(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA12_OCOTP_FUSE_DATA12_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA12_OCOTP_FUSE_DATA12_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA13 - Read-only version of OCOTP fusedata_mem_trim_cfg5 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA13_OCOTP_FUSE_DATA13_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA13_OCOTP_FUSE_DATA13_SHIFT (0U)
/*! OCOTP_FUSE_DATA13 - OCOTP_FUSE_DATA13 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA13_OCOTP_FUSE_DATA13(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA13_OCOTP_FUSE_DATA13_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA13_OCOTP_FUSE_DATA13_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA14 - Read-only version of OCOTP fusedata_mem_trim_cfg6 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA14_OCOTP_FUSE_DATA14_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA14_OCOTP_FUSE_DATA14_SHIFT (0U)
/*! OCOTP_FUSE_DATA14 - OCOTP_FUSE_DATA14 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA14_OCOTP_FUSE_DATA14(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA14_OCOTP_FUSE_DATA14_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA14_OCOTP_FUSE_DATA14_MASK)
/*! @} */

/*! @name OCOTP_FUSE_DATA15 - Read-only version of OCOTP fusedata_mem_trim_cfg7 */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA15_OCOTP_FUSE_DATA15_MASK (0xFFFFFFFFU)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA15_OCOTP_FUSE_DATA15_SHIFT (0U)
/*! OCOTP_FUSE_DATA15 - OCOTP_FUSE_DATA15 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA15_OCOTP_FUSE_DATA15(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA15_OCOTP_FUSE_DATA15_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_FUSE_DATA15_OCOTP_FUSE_DATA15_MASK)
/*! @} */

/*! @name I3C1_WAKEUP - I3C1 WAKEUPX CLR */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_I3C1_WAKEUP_irq_clr_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_I3C1_WAKEUP_irq_clr_SHIFT (0U)
/*! irq_clr - I3C1 interrupt request clear */
#define AON_BLK_CTRL_NS_AONMIX_I3C1_WAKEUP_irq_clr(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_I3C1_WAKEUP_irq_clr_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_I3C1_WAKEUP_irq_clr_MASK)
/*! @} */

/*! @name OCOTP_STATUS - OCOTP status register */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_OCOTP_STATUS_busy_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_STATUS_busy_SHIFT (0U)
/*! busy - OCOTP controller busy bit
 *  0b0..Idle
 *  0b1..Busy
 */
#define AON_BLK_CTRL_NS_AONMIX_OCOTP_STATUS_busy(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_OCOTP_STATUS_busy_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_OCOTP_STATUS_busy_MASK)
/*! @} */

/*! @name PDM_CLK_SEL - PDM clock selection register */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_PDM_CLK_SEL_sel_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_PDM_CLK_SEL_sel_SHIFT (0U)
/*! sel - select source for pdm clock
 *  0b0..PDM root clock
 *  0b1..SAI1_MCLK
 */
#define AON_BLK_CTRL_NS_AONMIX_PDM_CLK_SEL_sel(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_PDM_CLK_SEL_sel_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_PDM_CLK_SEL_sel_MASK)
/*! @} */

/*! @name I3C1_SDA_IRQ - I3C1 SDA IRQ */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_I3C1_SDA_IRQ_enable_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_I3C1_SDA_IRQ_enable_SHIFT (0U)
/*! enable - IRQ enable bit
 *  0b0..I3C1 SDA IRQ disable
 *  0b1..I3C1 SDA IRQ enable
 */
#define AON_BLK_CTRL_NS_AONMIX_I3C1_SDA_IRQ_enable(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_I3C1_SDA_IRQ_enable_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_I3C1_SDA_IRQ_enable_MASK)
/*! @} */

/*! @name SSI - SSI master low power mode control */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_SSI_PAUSE_MODE_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_SSI_PAUSE_MODE_SHIFT (0U)
/*! PAUSE_MODE - AONMIX SSI master pause mode
 *  0b0..AONMIX SSI master is not in pause mode
 *  0b1..AONMIX SSI master is not in pause mode
 */
#define AON_BLK_CTRL_NS_AONMIX_SSI_PAUSE_MODE(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_SSI_PAUSE_MODE_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_SSI_PAUSE_MODE_MASK)

#define AON_BLK_CTRL_NS_AONMIX_SSI_BLKHOLE_MODE_B_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_SSI_BLKHOLE_MODE_B_SHIFT (1U)
/*! BLKHOLE_MODE_B - AONMIX SSI master blackhole mode
 *  0b0..AONMIX SSI master will enter into blackhole mode
 *  0b1..AONMIX SSI master will exit from blackhole mode
 */
#define AON_BLK_CTRL_NS_AONMIX_SSI_BLKHOLE_MODE_B(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_SSI_BLKHOLE_MODE_B_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_SSI_BLKHOLE_MODE_B_MASK)
/*! @} */

/*! @name FASTBOOT_ENABLE - fastboot enable */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_FASTBOOT_ENABLE_MASK (0x3U)
#define AON_BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_FASTBOOT_ENABLE_SHIFT (0U)
/*! FASTBOOT_ENABLE - FASTBOOT_ENABLE bits */
#define AON_BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_FASTBOOT_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_FASTBOOT_ENABLE_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_FASTBOOT_ENABLE_MASK)

#define AON_BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_BP_FASTBOOT_ENABLE_MASK (0xCU)
#define AON_BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_BP_FASTBOOT_ENABLE_SHIFT (2U)
/*! BP_FASTBOOT_ENABLE - BP_FASTBOOT_ENABLE bits */
#define AON_BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_BP_FASTBOOT_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_BP_FASTBOOT_ENABLE_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_FASTBOOT_ENABLE_BP_FASTBOOT_ENABLE_MASK)
/*! @} */

/*! @name MQS_SETTINGS - MQS settings */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_MQS_EN_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_MQS_EN_SHIFT (1U)
/*! MQS_EN - MQS Enable
 *  0b0..Disable MQS
 *  0b1..Enable MQS
 */
#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_MQS_EN(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_MQS_EN_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_MQS_EN_MASK)

#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_SOFT_RESET_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_SOFT_RESET_SHIFT (2U)
/*! SOFT_RESET - Software Reset
 *  0b0..Exit software reset for MQS
 *  0b1..Enable software reset for MQS
 */
#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_SOFT_RESET(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_SOFT_RESET_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_SOFT_RESET_MASK)

#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_OVERSAMPLE_MASK (0x8U)
#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_OVERSAMPLE_SHIFT (3U)
/*! OVERSAMPLE - Oversample rate
 *  0b0..64
 *  0b1..32
 */
#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_OVERSAMPLE(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_OVERSAMPLE_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_OVERSAMPLE_MASK)

#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_CLK_DIVIDE_MASK (0xFF00U)
#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_CLK_DIVIDE_SHIFT (8U)
/*! CLK_DIVIDE - Clock divide factor configuration */
#define AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_CLK_DIVIDE(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_CLK_DIVIDE_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_MQS_SETTINGS_CLK_DIVIDE_MASK)
/*! @} */

/*! @name ELE_FW_PRESENT - Read only bit for fuse ELE_FW_PRESENT */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_ELE_FW_PRESENT_ELE_fw_present_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_ELE_FW_PRESENT_ELE_fw_present_SHIFT (0U)
/*! ELE_fw_present - Read-only bit for ELE FW present */
#define AON_BLK_CTRL_NS_AONMIX_ELE_FW_PRESENT_ELE_fw_present(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_ELE_FW_PRESENT_ELE_fw_present_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_ELE_FW_PRESENT_ELE_fw_present_MASK)
/*! @} */

/*! @name AOMIX_SPARE_FUSE - Spare fuse register */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_AOMIX_SPARE_FUSE_Spare_fuse_MASK (0x3U)
#define AON_BLK_CTRL_NS_AONMIX_AOMIX_SPARE_FUSE_Spare_fuse_SHIFT (0U)
/*! Spare_fuse - Read-only bit for Spare fuse */
#define AON_BLK_CTRL_NS_AONMIX_AOMIX_SPARE_FUSE_Spare_fuse(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_AOMIX_SPARE_FUSE_Spare_fuse_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_AOMIX_SPARE_FUSE_Spare_fuse_MASK)
/*! @} */

/*! @name IPG_STOP_CTL - IPG_STOP Control Register */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_can1_stop_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_can1_stop_SHIFT (0U)
/*! can1_stop - CAN1 ipg_stop control
 *  0b0..Disable stop
 *  0b1..Enable stop
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_can1_stop(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_can1_stop_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_can1_stop_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_edma1_stop_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_edma1_stop_SHIFT (1U)
/*! edma1_stop - EDMA1 ipg_stop control
 *  0b0..Disable stop
 *  0b1..Enable stop
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_edma1_stop(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_edma1_stop_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_edma1_stop_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_pdm_stop_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_pdm_stop_SHIFT (9U)
/*! pdm_stop - PDM ipg_stop control
 *  0b0..Disable stop
 *  0b1..Enable stop
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_pdm_stop(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_pdm_stop_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_pdm_stop_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm1_stop_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm1_stop_SHIFT (11U)
/*! tpm1_stop - TPM1 ipg_stop control
 *  0b0..Disable stop
 *  0b1..Enable stop
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm1_stop(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm1_stop_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm1_stop_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm2_stop_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm2_stop_SHIFT (12U)
/*! tpm2_stop - TPM2 ipg_stop control
 *  0b0..Disable stop
 *  0b1..Enable stop
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm2_stop(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm2_stop_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_STOP_CTL_tpm2_stop_MASK)
/*! @} */

/*! @name IPG_STOP_ACK_STATUS - IPG_STOP_ACK Status Register */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_can1_stop_ack_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_can1_stop_ack_SHIFT (0U)
/*! can1_stop_ack - CAN1 ipg_stop_ack status
 *  0b0..No stop acknowledge
 *  0b1..Stop acknowledge
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_can1_stop_ack(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_can1_stop_ack_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_can1_stop_ack_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_pdm_stop_ack_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_pdm_stop_ack_SHIFT (9U)
/*! pdm_stop_ack - PDM ipg_stop_ack status
 *  0b0..No stop acknowledge
 *  0b1..Stop acknowledge
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_pdm_stop_ack(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_pdm_stop_ack_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_STOP_ACK_STATUS_pdm_stop_ack_MASK)
/*! @} */

/*! @name IPG_DOZE_CTL - IPG_DOZE_CTL Control Register */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_can1_doze_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_can1_doze_SHIFT (0U)
/*! can1_doze - CAN1 doze control
 *  0b0..Disable doze
 *  0b1..Enable doze
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_can1_doze(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_can1_doze_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_can1_doze_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpi2c1_doze_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpi2c1_doze_SHIFT (2U)
/*! lpi2c1_doze - LPI2C1 doze control
 *  0b0..Disable doze
 *  0b1..Enable doze
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpi2c1_doze(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpi2c1_doze_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpi2c1_doze_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpi2c2_doze_MASK (0x8U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpi2c2_doze_SHIFT (3U)
/*! lpi2c2_doze - LPI2C2 doze control
 *  0b0..Disable doze
 *  0b1..Enable doze
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpi2c2_doze(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpi2c2_doze_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpi2c2_doze_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpit1_doze_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpit1_doze_SHIFT (4U)
/*! lpit1_doze - LPIT1 doze control
 *  0b0..Disable doze
 *  0b1..Enable doze
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpit1_doze(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpit1_doze_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpit1_doze_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpspi1_doze_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpspi1_doze_SHIFT (5U)
/*! lpspi1_doze - LPSPI1 doze control
 *  0b0..Disable doze
 *  0b1..Enable doze
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpspi1_doze(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpspi1_doze_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpspi1_doze_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpspi2_doze_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpspi2_doze_SHIFT (6U)
/*! lpspi2_doze - LPSPI2 doze control
 *  0b0..Disable doze
 *  0b1..Enable doze
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpspi2_doze(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpspi2_doze_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpspi2_doze_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpuart1_doze_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpuart1_doze_SHIFT (7U)
/*! lpuart1_doze - LPUART1 doze control
 *  0b0..Disable doze
 *  0b1..Enable doze
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpuart1_doze(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpuart1_doze_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpuart1_doze_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpuart2_doze_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpuart2_doze_SHIFT (8U)
/*! lpuart2_doze - LPUART2 doze control
 *  0b0..Disable doze
 *  0b1..Enable doze
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpuart2_doze(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpuart2_doze_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_lpuart2_doze_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_pdm_doze_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_pdm_doze_SHIFT (9U)
/*! pdm_doze - PDM doze control
 *  0b0..Disable doze
 *  0b1..Enable doze
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_pdm_doze(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_pdm_doze_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_pdm_doze_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_tpm1_doze_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_tpm1_doze_SHIFT (11U)
/*! tpm1_doze - TPM1 doze control
 *  0b0..Disable doze
 *  0b1..Enable doze
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_tpm1_doze(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_tpm1_doze_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_tpm1_doze_MASK)

#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_tpm2_doze_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_tpm2_doze_SHIFT (12U)
/*! tpm2_doze - TPM2 doze control
 *  0b0..Disable doze
 *  0b1..Enable doze
 */
#define AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_tpm2_doze(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_tpm2_doze_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_IPG_DOZE_CTL_tpm2_doze_MASK)
/*! @} */

/*! @name QREQ_N - QREQ_N Control Register */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c1_SHIFT (1U)
/*! lpi2c1 - lpi2c1 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c1(x)  (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c2_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c2_SHIFT (2U)
/*! lpi2c2 - lpi2c2 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c2(x)  (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpspi1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpspi1_SHIFT (4U)
/*! lpspi1 - lpspi1 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpspi1(x)  (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpspi2_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpspi2_SHIFT (5U)
/*! lpspi2 - lpspi2 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpspi2(x)  (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpuart1_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpuart1_SHIFT (6U)
/*! lpuart1 - lpuart1 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpuart1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpuart1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpuart1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpuart2_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpuart2_SHIFT (7U)
/*! lpuart2 - lpuart2 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpuart2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpuart2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_lpuart2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c1_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c1_SHIFT (8U)
/*! ips_lpi2c1 - ips_lpi2c1 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c2_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c2_SHIFT (9U)
/*! ips_lpi2c2 - ips_lpi2c2 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ahb_gpio_MASK (0x400U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ahb_gpio_SHIFT (10U)
/*! ahb_gpio - ahb_gpio */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ahb_gpio(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_ahb_gpio_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_ahb_gpio_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi1_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi1_SHIFT (11U)
/*! ips_lpspi1 - ips_lpspi1 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi2_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi2_SHIFT (12U)
/*! ips_lpspi2 - ips_lpspi2 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart1_MASK (0x2000U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart1_SHIFT (13U)
/*! apb_lpuart1 - apb_lpuart1 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart2_MASK (0x4000U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart2_SHIFT (14U)
/*! apb_lpuart2 - apb_lpuart2 */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_apb_lpuart2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_sai_MASK (0x8000U)
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_sai_SHIFT (15U)
/*! ips_sai - ips_sai */
#define AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_sai(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_sai_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QREQ_N_ips_sai_MASK)
/*! @} */

/*! @name SAI_MCLK - SAI1 MCLK Control Register */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_req_MASK (0x1U)
#define AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_req_SHIFT (0U)
/*! sai_mclk_req - SAI MCLK request */
#define AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_req(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_req_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_req_MASK)

#define AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_ack_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_ack_SHIFT (1U)
/*! sai_mclk_ack - SAI MCLK ack */
#define AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_ack(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_ack_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_mclk_ack_MASK)

#define AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_qactive_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_qactive_SHIFT (2U)
/*! sai_qactive - SAI qactive */
#define AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_qactive(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_qactive_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_SAI_MCLK_sai_qactive_MASK)
/*! @} */

/*! @name QACTIVE - QACTIVE Status Register */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c1_SHIFT (1U)
/*! lpi2c1 - lpi2c1 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c2_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c2_SHIFT (2U)
/*! lpi2c2 - lpi2c2 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpspi1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpspi1_SHIFT (4U)
/*! lpspi1 - lpspi1 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpspi2_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpspi2_SHIFT (5U)
/*! lpspi2 - lpspi2 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpuart1_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpuart1_SHIFT (6U)
/*! lpuart1 - lpuart1 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpuart1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpuart1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpuart1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpuart2_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpuart2_SHIFT (7U)
/*! lpuart2 - lpuart2 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpuart2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpuart2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_lpuart2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c1_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c1_SHIFT (8U)
/*! ips_lpi2c1 - ips_lpi2c1 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c2_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c2_SHIFT (9U)
/*! ips_lpi2c2 - ips_lpi2c2 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ahb_gpio_MASK (0x400U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ahb_gpio_SHIFT (10U)
/*! ahb_gpio - ahb_gpio */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ahb_gpio(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_ahb_gpio_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_ahb_gpio_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi1_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi1_SHIFT (11U)
/*! ips_lpspi1 - ips_lpspi1 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi2_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi2_SHIFT (12U)
/*! ips_lpspi2 - ips_lpspi2 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart1_MASK (0x2000U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart1_SHIFT (13U)
/*! apb_lpuart1 - apb_lpuart1 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart2_MASK (0x4000U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart2_SHIFT (14U)
/*! apb_lpuart2 - apb_lpuart2 */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_apb_lpuart2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_sai_MASK (0x8000U)
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_sai_SHIFT (15U)
/*! ips_sai - ips_sai */
#define AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_sai(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_sai_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACTIVE_ips_sai_MASK)
/*! @} */

/*! @name QDENY - QDENY Status Register */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpi2c1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpi2c1_SHIFT (1U)
/*! lpi2c1 - lpi2c1 */
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpi2c1(x)   (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QDENY_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QDENY_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpi2c2_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpi2c2_SHIFT (2U)
/*! lpi2c2 - lpi2c2 */
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpi2c2(x)   (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QDENY_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QDENY_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpspi1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpspi1_SHIFT (4U)
/*! lpspi1 - lpspi1 */
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpspi1(x)   (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QDENY_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QDENY_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpspi2_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpspi2_SHIFT (5U)
/*! lpspi2 - lpspi2 */
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpspi2(x)   (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QDENY_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QDENY_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpuart1_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpuart1_SHIFT (6U)
/*! lpuart1 - lpuart1 */
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpuart1(x)  (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QDENY_lpuart1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QDENY_lpuart1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpuart2_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpuart2_SHIFT (7U)
/*! lpuart2 - lpuart2 */
#define AON_BLK_CTRL_NS_AONMIX_QDENY_lpuart2(x)  (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QDENY_lpuart2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QDENY_lpuart2_MASK)
/*! @} */

/*! @name QACCEPT_N - QACCEPT_N Status Register */
/*! @{ */

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c1_MASK (0x2U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c1_SHIFT (1U)
/*! lpi2c1 - lpi2c1 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c2_MASK (0x4U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c2_SHIFT (2U)
/*! lpi2c2 - lpi2c2 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi1_MASK (0x10U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi1_SHIFT (4U)
/*! lpspi1 - lpspi1 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi2_MASK (0x20U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi2_SHIFT (5U)
/*! lpspi2 - lpspi2 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart1_MASK (0x40U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart1_SHIFT (6U)
/*! lpuart1 - lpuart1 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart2_MASK (0x80U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart2_SHIFT (7U)
/*! lpuart2 - lpuart2 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_lpuart2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c1_MASK (0x100U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c1_SHIFT (8U)
/*! ips_lpi2c1 - ips_lpi2c1 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c2_MASK (0x200U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c2_SHIFT (9U)
/*! ips_lpi2c2 - ips_lpi2c2 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpi2c2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ahb_gpio_MASK (0x400U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ahb_gpio_SHIFT (10U)
/*! ahb_gpio - ahb_gpio */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ahb_gpio(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ahb_gpio_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ahb_gpio_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi1_MASK (0x800U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi1_SHIFT (11U)
/*! ips_lpspi1 - ips_lpspi1 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi2_MASK (0x1000U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi2_SHIFT (12U)
/*! ips_lpspi2 - ips_lpspi2 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_lpspi2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart1_MASK (0x2000U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart1_SHIFT (13U)
/*! apb_lpuart1 - apb_lpuart1 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart1(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart1_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart1_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart2_MASK (0x4000U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart2_SHIFT (14U)
/*! apb_lpuart2 - apb_lpuart2 */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart2(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart2_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_apb_lpuart2_MASK)

#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_sai_MASK (0x8000U)
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_sai_SHIFT (15U)
/*! ips_sai - ips_sai */
#define AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_sai(x) (((uint32_t)(((uint32_t)(x)) << AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_sai_SHIFT)) & AON_BLK_CTRL_NS_AONMIX_QACCEPT_N_ips_sai_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group AON_BLK_CTRL_NS_AONMIX_Register_Masks */


/*!
 * @}
 */ /* end of group AON_BLK_CTRL_NS_AONMIX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_AON_BLK_CTRL_NS_AONMIX_H_ */

