Implementation;Compile;RootName:Top
HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Top
Implementation;Synthesis|| CL240 ||@W:Signal LPXIN_CLKOUT is floating; a simulation mismatch is possible.||Top.srr(57);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/57||Intro_tmp_MSS_CCC_0_MSS_CCC.vhd(38);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd'/linenumber/38
Implementation;Synthesis|| CL240 ||@W:Signal MAINXIN_CLKOUT is floating; a simulation mismatch is possible.||Top.srr(58);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/58||Intro_tmp_MSS_CCC_0_MSS_CCC.vhd(37);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd'/linenumber/37
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_CLKOUT is floating; a simulation mismatch is possible.||Top.srr(59);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/59||Intro_tmp_MSS_CCC_0_MSS_CCC.vhd(36);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\component\work\Intro\MSS_CCC_0\Intro_tmp_MSS_CCC_0_MSS_CCC.vhd'/linenumber/36
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(65);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/65||FlashLED_control.vhd(37);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd'/linenumber/37
Implementation;Synthesis|| CG290 ||@W:Referenced variable waddr is not in sensitivity list.||Top.srr(66);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/66||FlashLED_control.vhd(40);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd'/linenumber/40
Implementation;Synthesis|| CG290 ||@W:Referenced variable wd is not in sensitivity list.||Top.srr(67);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/67||FlashLED_control.vhd(41);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd'/linenumber/41
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(68);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/68||FlashLED_control.vhd(48);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd'/linenumber/48
Implementation;Synthesis|| CG290 ||@W:Referenced variable reg_load_value is not in sensitivity list.||Top.srr(69);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/69||FlashLED_control.vhd(51);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd'/linenumber/51
Implementation;Synthesis|| CG290 ||@W:Referenced variable reg_control is not in sensitivity list.||Top.srr(70);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/70||FlashLED_control.vhd(50);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd'/linenumber/50
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal RD(7 downto 0); possible missing assignment in an if or case statement.||Top.srr(72);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/72||FlashLED_control.vhd(50);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd'/linenumber/50
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal REG_load_value(7 downto 0); possible missing assignment in an if or case statement.||Top.srr(73);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/73||FlashLED_control.vhd(39);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd'/linenumber/39
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal REG_control(7 downto 0); possible missing assignment in an if or case statement.||Top.srr(74);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/74||FlashLED_control.vhd(39);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control.vhd'/linenumber/39
Implementation;Synthesis|| CL240 ||@W:Signal PSLVERR is floating; a simulation mismatch is possible.||Top.srr(76);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/76||FlashLED_control_wrapper.vhd(36);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\hdl\FlashLED_control_wrapper.vhd'/linenumber/36
Implementation;Synthesis|| CD434 ||@W:Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(82);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/82||coreapb3.vhd(1438);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1438
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(83);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/83||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(88);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/88||coreapb3.vhd(78);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/78
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_MSS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||Top.srr(383);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/383||intro.vhd(768);liberoaction://cross_probe/hdl/file/'d:\systemfiles\esigelec-2021\intro\component\work\intro\intro.vhd'/linenumber/768
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 31.25ns ||Top.srr(384);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/384||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 31.25ns ||Top.srr(385);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/385||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Top.srr(402);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/402||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Top.srr(404);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/404||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||Top.srr(421);liberoaction://cross_probe/hdl/file/'D:\SystemFiles\ESIGELEC-2021\Intro\synthesis\Top.srr'/linenumber/421||null;null
