INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:24:42 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 control_merge3/oehb1/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux0/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.693ns  (logic 0.986ns (26.697%)  route 2.707ns (73.303%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 5.144 - 4.000 ) 
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=749, unset)          1.269     1.269    control_merge3/oehb1/clk
    SLICE_X20Y128        FDCE                                         r  control_merge3/oehb1/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y128        FDCE (Prop_fdce_C_Q)         0.259     1.528 f  control_merge3/oehb1/full_reg_reg/Q
                         net (fo=15, routed)          0.482     2.010    control_merge3/fork_C1/generateBlocks[1].regblock/data_reg_reg[0]_0
    SLICE_X20Y129        LUT6 (Prop_lut6_I2_O)        0.043     2.053 f  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_i_2__2/O
                         net (fo=10, routed)          0.260     2.313    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg_2
    SLICE_X20Y129        LUT5 (Prop_lut5_I0_O)        0.043     2.356 f  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_i_3__0/O
                         net (fo=68, routed)          0.282     2.637    mux0/tehb1/data_reg_reg[31]_0
    SLICE_X22Y129        LUT4 (Prop_lut4_I3_O)        0.043     2.680 r  mux0/tehb1/data_reg[2]_i_1__1/O
                         net (fo=3, routed)           0.453     3.133    mux0/tehb1/D[2]
    SLICE_X21Y128        LUT4 (Prop_lut4_I0_O)        0.043     3.176 r  mux0/tehb1/dataOutArray[0]0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.176    cmpi1/S[1]
    SLICE_X21Y128        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.443 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.443    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X21Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.496 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.496    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X21Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.549 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.549    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X21Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.602 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=17, routed)          0.453     4.055    fork5/generateBlocks[2].regblock/dataInArray[0]1_out[0]
    SLICE_X19Y132        LUT5 (Prop_lut5_I4_O)        0.043     4.098 r  fork5/generateBlocks[2].regblock/full_reg_i_7/O
                         net (fo=2, routed)           0.327     4.425    fork5/generateBlocks[2].regblock/reg_value_reg_1
    SLICE_X17Y131        LUT6 (Prop_lut6_I0_O)        0.043     4.468 r  fork5/generateBlocks[2].regblock/full_reg_i_3__0/O
                         net (fo=11, routed)          0.125     4.593    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg_17
    SLICE_X17Y131        LUT6 (Prop_lut6_I2_O)        0.043     4.636 r  control_merge3/fork_C1/generateBlocks[1].regblock/data_reg[31]_i_1__3/O
                         net (fo=32, routed)          0.326     4.962    mux0/tehb1/E[0]
    SLICE_X16Y131        FDCE                                         r  mux0/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=749, unset)          1.144     5.144    mux0/tehb1/clk
    SLICE_X16Y131        FDCE                                         r  mux0/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.085     5.229    
                         clock uncertainty           -0.035     5.194    
    SLICE_X16Y131        FDCE (Setup_fdce_C_CE)      -0.178     5.016    mux0/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                  0.053    




