// Seed: 4118148740
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2
);
  assign id_0 = 1;
  tri0 id_4, id_5, id_6;
  wand id_7, id_8;
  wire id_9;
  assign id_7 = id_6 & 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    input logic id_8,
    output supply1 id_9,
    input tri0 id_10
);
  module_0(
      id_2, id_7, id_7
  );
  always this <= id_8;
  assign id_2 = 1;
endmodule
