; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 sort bitvec 2
4 input 3 exeReady
5 sort bitvec 3
6 input 5 flush
7 input 3 iqLoads
8 input 5 opsReady
9 const 5 000
10 state 5 qAge
11 init 5 10 9
12 slice 1 10 0 0
13 not 1 12
14 slice 1 10 1 1
15 or 1 13 14
16 slice 1 10 2 2
17 not 1 16
18 or 1 15 17
19 not 1 14
20 or 1 12 19
21 or 1 20 16
22 and 1 18 21
23 not 1 12
24 state 5 valid
25 init 5 24 9
26 slice 1 24 0 0
27 or 1 23 26
28 and 1 22 27
29 not 1 14
30 or 1 29 26
31 and 1 28 30
32 not 1 16
33 slice 1 24 1 1
34 or 1 32 33
35 and 1 31 34
36 not 1 33
37 and 1 26 36
38 not 1 37
39 or 1 38 12
40 and 1 35 39
41 slice 1 24 2 2
42 not 1 41
43 and 1 26 42
44 not 1 43
45 or 1 44 14
46 and 1 40 45
47 not 1 41
48 and 1 33 47
49 not 1 48
50 or 1 49 16
51 and 1 46 50
52 not 1 51
53 output 52 prop_neg
54 const 1 1
55 not 1 51
56 and 1 54 55
57 bad 56
58 slice 1 4 0 0
59 slice 1 8 0 0
60 and 1 58 59
61 and 1 60 26
62 slice 1 8 1 1
63 not 1 62
64 or 1 12 63
65 and 1 61 64
66 slice 1 8 2 2
67 not 1 66
68 or 1 14 67
69 and 1 65 68
70 uext 1 69 0 issue0[0]
71 and 1 58 62
72 and 1 71 33
73 not 1 12
74 not 1 59
75 or 1 73 74
76 and 1 72 75
77 not 1 66
78 or 1 16 77
79 and 1 76 78
80 uext 1 79 0 issue0[1]
81 and 1 58 66
82 and 1 81 41
83 not 1 14
84 not 1 59
85 or 1 83 84
86 and 1 82 85
87 not 1 62
88 or 1 16 87
89 and 1 86 88
90 uext 1 89 0 issue0[2]
91 slice 1 4 1 1
92 and 1 91 59
93 and 1 92 26
94 not 1 62
95 or 1 12 94
96 or 1 95 79
97 and 1 93 96
98 not 1 66
99 or 1 14 98
100 or 1 99 89
101 and 1 97 100
102 not 1 69
103 and 1 101 102
104 uext 1 103 0 issue1[0]
105 and 1 91 62
106 and 1 105 33
107 not 1 12
108 not 1 59
109 or 1 107 108
110 or 1 109 69
111 and 1 106 110
112 not 1 66
113 or 1 16 112
114 or 1 113 89
115 and 1 111 114
116 not 1 79
117 and 1 115 116
118 uext 1 117 0 issue1[1]
119 and 1 91 66
120 and 1 119 41
121 not 1 14
122 not 1 59
123 or 1 121 122
124 or 1 123 69
125 and 1 120 124
126 not 1 62
127 or 1 16 126
128 or 1 127 79
129 and 1 125 128
130 not 1 89
131 and 1 129 130
132 uext 1 131 0 issue1[2]
133 not 1 26
134 slice 1 7 0 0
135 and 1 133 134
136 uext 1 135 0 load0[0]
137 not 1 26
138 not 1 134
139 and 1 137 138
140 slice 1 7 1 1
141 and 1 139 140
142 uext 1 141 0 load0[1]
143 not 1 33
144 and 1 143 26
145 and 1 144 134
146 uext 1 145 0 load1[0]
147 not 1 33
148 and 1 147 140
149 or 1 141 145
150 not 1 149
151 and 1 148 150
152 uext 1 151 0 load1[1]
153 not 1 41
154 and 1 153 33
155 and 1 154 26
156 and 1 155 134
157 uext 1 156 0 load2[0]
158 not 1 41
159 and 1 158 140
160 or 1 156 141
161 or 1 160 151
162 not 1 161
163 and 1 159 162
164 uext 1 163 0 load2[1]
165 const 1 0
166 slice 1 6 0 0
167 concat 3 165 166
168 not 3 167
169 uext 3 26 1
170 uext 3 69 1
171 uext 3 103 1
172 or 3 170 171
173 not 3 172
174 and 3 169 173
175 concat 3 141 135
176 or 3 174 175
177 and 3 168 176
178 slice 1 177 0 0
179 uext 1 178 0 nv0
180 slice 1 6 1 1
181 concat 3 165 180
182 not 3 181
183 uext 3 33 1
184 uext 3 79 1
185 uext 3 117 1
186 or 3 184 185
187 not 3 186
188 and 3 183 187
189 concat 3 151 145
190 or 3 188 189
191 and 3 182 190
192 slice 1 191 0 0
193 uext 1 192 0 nv1
194 slice 1 6 2 2
195 concat 3 165 194
196 not 3 195
197 uext 3 41 1
198 uext 3 89 1
199 uext 3 131 1
200 or 3 198 199
201 not 3 200
202 and 3 197 201
203 concat 3 163 156
204 or 3 202 203
205 and 3 196 204
206 slice 1 205 0 0
207 uext 1 206 0 nv2
208 uext 1 51 0 prop
209 not 1 192
210 or 1 209 12
211 not 1 33
212 or 1 210 211
213 and 1 178 212
214 not 1 206
215 or 1 214 14
216 not 1 41
217 or 1 215 216
218 and 1 178 217
219 not 1 206
220 or 1 219 16
221 not 1 41
222 or 1 220 221
223 and 1 192 222
224 concat 3 218 213
225 concat 5 223 224
226 next 5 10 225
227 slice 1 177 0 0
228 slice 1 191 0 0
229 concat 3 228 227
230 slice 1 205 0 0
231 concat 5 230 229
232 next 5 24 231
; end of yosys output
