
*** Running vivado
    with args -log design_1_microblaze_0_xlconcat_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_xlconcat_0.tcl

WARNING: Ignoring invalid XILINX_PATH location C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado.
Resolution: An invalid XILINX_PATH location has been detected. To resolve this issue:

1. Verify the value of XILINX_PATH is accurate by viewing the value the variable via 'set XILINX_PATH' for Windows or 'echo $XILINX_PATH' for Linux, and update it as needed.

2. To unset the variable using on Windows using 'set XILINX_PATH=' or remove it from Advanced System Settings\Environment Variables. On Linux 'unsetenv XILINX_PATH'


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1271] The MYVIVADO environment variable specifies an invalid location 'C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado'
source design_1_microblaze_0_xlconcat_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 406.859 ; gain = 100.250
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (1#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (2#1) [c:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 458.504 ; gain = 151.895
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 458.504 ; gain = 151.895
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 679.992 ; gain = 0.012
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 679.992 ; gain = 373.383
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 679.992 ; gain = 373.383
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 679.992 ; gain = 373.383
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 679.992 ; gain = 373.383
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 679.992 ; gain = 373.383
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:53 ; elapsed = 00:02:10 . Memory (MB): peak = 745.020 ; gain = 438.410
Finished Timing Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:02:10 . Memory (MB): peak = 745.020 ; gain = 438.410
Finished Technology Mapping : Time (s): cpu = 00:01:53 ; elapsed = 00:02:10 . Memory (MB): peak = 754.543 ; gain = 447.934
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:15 . Memory (MB): peak = 754.543 ; gain = 447.934
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:15 . Memory (MB): peak = 754.543 ; gain = 447.934
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:02:15 . Memory (MB): peak = 754.543 ; gain = 447.934
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:02:15 . Memory (MB): peak = 754.543 ; gain = 447.934
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:02:15 . Memory (MB): peak = 754.543 ; gain = 447.934
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:02:15 . Memory (MB): peak = 754.543 ; gain = 447.934

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:02:15 . Memory (MB): peak = 754.543 ; gain = 447.934
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:21 . Memory (MB): peak = 763.238 ; gain = 456.934
