module PipelineRegisterMEMWB(
    input  MemtoReg, RegWrite, clk,maintain,[63:0]ReadData,[63:0]WriteData, [63:0] Address, [4:0]WriteReg,[63:0] ALUResult,
    output reg OutMemtoReg, reg OutRegWrite, reg [63:0] OutReadData, reg [63:0] OutWriteData,  reg [63:0] OutImm,reg [63:0] OutAddress,reg  [4:0]OutWriteReg, reg [63:0] OutALUResult,
);

always @(posedge maintain or posedge clk)
begin
  if (!maintain & clk)
  begin
      OutMemtoReg=MemtoReg;
      OutRegWrite=RegWrite;
      OutReadData=ReadData;
      OutWriteData=WriteData;
      OutAddress=Address;
      OutWriteReg=WriteReg;
      OutALUResult=ALUResult;
  end 
end

endmodule // PipelineRegisterMEMWB