
mk11-vcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c568  080002d0  080002d0  000012d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0006f13c  0800c838  0800c838  0000d838  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0807b974  0807b974  0007c974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  0807b978  0807b978  0007c978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000014  24000000  0807b97c  0007d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000470  24000014  0807b990  0007d014  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  24000484  0807b990  0007d484  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0007d014  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001f2ac  00000000  00000000  0007d042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000038bd  00000000  00000000  0009c2ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001848  00000000  00000000  0009fbb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 000012b5  00000000  00000000  000a13f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003760f  00000000  00000000  000a26ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001f4fa  00000000  00000000  000d9cbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00169664  00000000  00000000  000f91b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  0026281a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006818  00000000  00000000  00262860  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000069  00000000  00000000  00269078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000014 	.word	0x24000014
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800c820 	.word	0x0800c820

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000018 	.word	0x24000018
 800030c:	0800c820 	.word	0x0800c820

08000310 <MX_ADC3_Init>:
ADC_HandleTypeDef hadc3;
DMA_HandleTypeDef hdma_adc3;

/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b08a      	sub	sp, #40	@ 0x28
 8000314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	2224      	movs	r2, #36	@ 0x24
 800031a:	2100      	movs	r1, #0
 800031c:	4618      	mov	r0, r3
 800031e:	f00c fa45 	bl	800c7ac <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000322:	4b3e      	ldr	r3, [pc, #248]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000324:	4a3e      	ldr	r2, [pc, #248]	@ (8000420 <MX_ADC3_Init+0x110>)
 8000326:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000328:	4b3c      	ldr	r3, [pc, #240]	@ (800041c <MX_ADC3_Init+0x10c>)
 800032a:	2200      	movs	r2, #0
 800032c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800032e:	4b3b      	ldr	r3, [pc, #236]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000330:	2208      	movs	r2, #8
 8000332:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8000334:	4b39      	ldr	r3, [pc, #228]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000336:	2200      	movs	r2, #0
 8000338:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800033a:	4b38      	ldr	r3, [pc, #224]	@ (800041c <MX_ADC3_Init+0x10c>)
 800033c:	2201      	movs	r2, #1
 800033e:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000340:	4b36      	ldr	r3, [pc, #216]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000342:	2208      	movs	r2, #8
 8000344:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000346:	4b35      	ldr	r3, [pc, #212]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000348:	2200      	movs	r2, #0
 800034a:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = ENABLE;
 800034c:	4b33      	ldr	r3, [pc, #204]	@ (800041c <MX_ADC3_Init+0x10c>)
 800034e:	2201      	movs	r2, #1
 8000350:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 3;
 8000352:	4b32      	ldr	r3, [pc, #200]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000354:	2203      	movs	r2, #3
 8000356:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000358:	4b30      	ldr	r3, [pc, #192]	@ (800041c <MX_ADC3_Init+0x10c>)
 800035a:	2200      	movs	r2, #0
 800035c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000360:	4b2e      	ldr	r3, [pc, #184]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000362:	2200      	movs	r2, #0
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000366:	4b2d      	ldr	r3, [pc, #180]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000368:	2200      	movs	r2, #0
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800036c:	4b2b      	ldr	r3, [pc, #172]	@ (800041c <MX_ADC3_Init+0x10c>)
 800036e:	2201      	movs	r2, #1
 8000370:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000374:	4b29      	ldr	r3, [pc, #164]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000376:	2200      	movs	r2, #0
 8000378:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 800037a:	4b28      	ldr	r3, [pc, #160]	@ (800041c <MX_ADC3_Init+0x10c>)
 800037c:	2203      	movs	r2, #3
 800037e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000380:	4b26      	ldr	r3, [pc, #152]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000382:	2200      	movs	r2, #0
 8000384:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000386:	4b25      	ldr	r3, [pc, #148]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000388:	2200      	movs	r2, #0
 800038a:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 800038c:	4b23      	ldr	r3, [pc, #140]	@ (800041c <MX_ADC3_Init+0x10c>)
 800038e:	2200      	movs	r2, #0
 8000390:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc3.Init.Oversampling.Ratio = ADC3_OVERSAMPLING_RATIO_2;
 8000394:	4b21      	ldr	r3, [pc, #132]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000396:	2200      	movs	r2, #0
 8000398:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800039a:	4820      	ldr	r0, [pc, #128]	@ (800041c <MX_ADC3_Init+0x10c>)
 800039c:	f002 f84c 	bl	8002438 <HAL_ADC_Init>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_ADC3_Init+0x9a>
  {
    Error_Handler();
 80003a6:	f001 f871 	bl	800148c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80003aa:	2301      	movs	r3, #1
 80003ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003ae:	2306      	movs	r3, #6
 80003b0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_92CYCLES_5;
 80003b2:	2305      	movs	r3, #5
 80003b4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003b6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80003ba:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003bc:	2304      	movs	r3, #4
 80003be:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80003c0:	2300      	movs	r3, #0
 80003c2:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 80003c4:	2300      	movs	r3, #0
 80003c6:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003c8:	1d3b      	adds	r3, r7, #4
 80003ca:	4619      	mov	r1, r3
 80003cc:	4813      	ldr	r0, [pc, #76]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ce:	f002 fd6f 	bl	8002eb0 <HAL_ADC_ConfigChannel>
 80003d2:	4603      	mov	r3, r0
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d001      	beq.n	80003dc <MX_ADC3_Init+0xcc>
  {
    Error_Handler();
 80003d8:	f001 f858 	bl	800148c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80003dc:	4b11      	ldr	r3, [pc, #68]	@ (8000424 <MX_ADC3_Init+0x114>)
 80003de:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80003e0:	230c      	movs	r3, #12
 80003e2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	4619      	mov	r1, r3
 80003e8:	480c      	ldr	r0, [pc, #48]	@ (800041c <MX_ADC3_Init+0x10c>)
 80003ea:	f002 fd61 	bl	8002eb0 <HAL_ADC_ConfigChannel>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d001      	beq.n	80003f8 <MX_ADC3_Init+0xe8>
  {
    Error_Handler();
 80003f4:	f001 f84a 	bl	800148c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80003f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_ADC3_Init+0x118>)
 80003fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80003fc:	2312      	movs	r3, #18
 80003fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000400:	1d3b      	adds	r3, r7, #4
 8000402:	4619      	mov	r1, r3
 8000404:	4805      	ldr	r0, [pc, #20]	@ (800041c <MX_ADC3_Init+0x10c>)
 8000406:	f002 fd53 	bl	8002eb0 <HAL_ADC_ConfigChannel>
 800040a:	4603      	mov	r3, r0
 800040c:	2b00      	cmp	r3, #0
 800040e:	d001      	beq.n	8000414 <MX_ADC3_Init+0x104>
  {
    Error_Handler();
 8000410:	f001 f83c 	bl	800148c <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000414:	bf00      	nop
 8000416:	3728      	adds	r7, #40	@ 0x28
 8000418:	46bd      	mov	sp, r7
 800041a:	bd80      	pop	{r7, pc}
 800041c:	24000030 	.word	0x24000030
 8000420:	58026000 	.word	0x58026000
 8000424:	19200040 	.word	0x19200040
 8000428:	1d500080 	.word	0x1d500080

0800042c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b0ba      	sub	sp, #232	@ 0xe8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000434:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000438:	2200      	movs	r2, #0
 800043a:	601a      	str	r2, [r3, #0]
 800043c:	605a      	str	r2, [r3, #4]
 800043e:	609a      	str	r2, [r3, #8]
 8000440:	60da      	str	r2, [r3, #12]
 8000442:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000444:	f107 0318 	add.w	r3, r7, #24
 8000448:	22b8      	movs	r2, #184	@ 0xb8
 800044a:	2100      	movs	r1, #0
 800044c:	4618      	mov	r0, r3
 800044e:	f00c f9ad 	bl	800c7ac <memset>
  if(adcHandle->Instance==ADC3)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	4a53      	ldr	r2, [pc, #332]	@ (80005a4 <HAL_ADC_MspInit+0x178>)
 8000458:	4293      	cmp	r3, r2
 800045a:	f040 809e 	bne.w	800059a <HAL_ADC_MspInit+0x16e>

  /* USER CODE END ADC3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800045e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000462:	f04f 0300 	mov.w	r3, #0
 8000466:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 800046a:	2304      	movs	r3, #4
 800046c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 12;
 800046e:	230c      	movs	r3, #12
 8000470:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000472:	2302      	movs	r3, #2
 8000474:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000476:	2302      	movs	r3, #2
 8000478:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 800047a:	2302      	movs	r3, #2
 800047c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800047e:	23c0      	movs	r3, #192	@ 0xc0
 8000480:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000482:	2300      	movs	r3, #0
 8000484:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000486:	2300      	movs	r3, #0
 8000488:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 800048a:	2300      	movs	r3, #0
 800048c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000490:	f107 0318 	add.w	r3, r7, #24
 8000494:	4618      	mov	r0, r3
 8000496:	f009 f86b 	bl	8009570 <HAL_RCCEx_PeriphCLKConfig>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80004a0:	f000 fff4 	bl	800148c <Error_Handler>
    }

    /* ADC3 clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 80004a4:	4b40      	ldr	r3, [pc, #256]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004aa:	4a3f      	ldr	r2, [pc, #252]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80004b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004b4:	4b3c      	ldr	r3, [pc, #240]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004ba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80004be:	617b      	str	r3, [r7, #20]
 80004c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80004c2:	4b39      	ldr	r3, [pc, #228]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004c8:	4a37      	ldr	r2, [pc, #220]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004ca:	f043 0320 	orr.w	r3, r3, #32
 80004ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004d2:	4b35      	ldr	r3, [pc, #212]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004d8:	f003 0320 	and.w	r3, r3, #32
 80004dc:	613b      	str	r3, [r7, #16]
 80004de:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e0:	4b31      	ldr	r3, [pc, #196]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004e6:	4a30      	ldr	r2, [pc, #192]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004e8:	f043 0304 	orr.w	r3, r3, #4
 80004ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80004f0:	4b2d      	ldr	r3, [pc, #180]	@ (80005a8 <HAL_ADC_MspInit+0x17c>)
 80004f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80004f6:	f003 0304 	and.w	r3, r3, #4
 80004fa:	60fb      	str	r3, [r7, #12]
 80004fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PF8     ------> ADC3_INP7
    PF10     ------> ADC3_INP6
    PC2_C     ------> ADC3_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 80004fe:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000502:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000506:	2303      	movs	r3, #3
 8000508:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050c:	2300      	movs	r3, #0
 800050e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000512:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000516:	4619      	mov	r1, r3
 8000518:	4824      	ldr	r0, [pc, #144]	@ (80005ac <HAL_ADC_MspInit+0x180>)
 800051a:	f007 fc3b 	bl	8007d94 <HAL_GPIO_Init>

    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 800051e:	f04f 6180 	mov.w	r1, #67108864	@ 0x4000000
 8000522:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000526:	f001 fc25 	bl	8001d74 <HAL_SYSCFG_AnalogSwitchConfig>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA1_Stream0;
 800052a:	4b21      	ldr	r3, [pc, #132]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800052c:	4a21      	ldr	r2, [pc, #132]	@ (80005b4 <HAL_ADC_MspInit+0x188>)
 800052e:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000530:	4b1f      	ldr	r3, [pc, #124]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000532:	2273      	movs	r2, #115	@ 0x73
 8000534:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000536:	4b1e      	ldr	r3, [pc, #120]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800053c:	4b1c      	ldr	r3, [pc, #112]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800053e:	2200      	movs	r2, #0
 8000540:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000542:	4b1b      	ldr	r3, [pc, #108]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000544:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000548:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800054a:	4b19      	ldr	r3, [pc, #100]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800054c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000550:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000552:	4b17      	ldr	r3, [pc, #92]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000554:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000558:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 800055a:	4b15      	ldr	r3, [pc, #84]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800055c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000560:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000562:	4b13      	ldr	r3, [pc, #76]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000564:	2200      	movs	r2, #0
 8000566:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000568:	4b11      	ldr	r3, [pc, #68]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 800056a:	2200      	movs	r2, #0
 800056c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800056e:	4810      	ldr	r0, [pc, #64]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000570:	f003 fe2e 	bl	80041d0 <HAL_DMA_Init>
 8000574:	4603      	mov	r3, r0
 8000576:	2b00      	cmp	r3, #0
 8000578:	d001      	beq.n	800057e <HAL_ADC_MspInit+0x152>
    {
      Error_Handler();
 800057a:	f000 ff87 	bl	800148c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4a0b      	ldr	r2, [pc, #44]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000582:	659a      	str	r2, [r3, #88]	@ 0x58
 8000584:	4a0a      	ldr	r2, [pc, #40]	@ (80005b0 <HAL_ADC_MspInit+0x184>)
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC3 interrupt Init */
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 800058a:	2200      	movs	r2, #0
 800058c:	2105      	movs	r1, #5
 800058e:	207f      	movs	r0, #127	@ 0x7f
 8000590:	f003 fd71 	bl	8004076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 8000594:	207f      	movs	r0, #127	@ 0x7f
 8000596:	f003 fd88 	bl	80040aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800059a:	bf00      	nop
 800059c:	37e8      	adds	r7, #232	@ 0xe8
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	58026000 	.word	0x58026000
 80005a8:	58024400 	.word	0x58024400
 80005ac:	58021400 	.word	0x58021400
 80005b0:	240000a0 	.word	0x240000a0
 80005b4:	40020010 	.word	0x40020010

080005b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b082      	sub	sp, #8
 80005bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005be:	4b11      	ldr	r3, [pc, #68]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005c0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005c4:	4a0f      	ldr	r2, [pc, #60]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005c6:	f043 0301 	orr.w	r3, r3, #1
 80005ca:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80005ce:	4b0d      	ldr	r3, [pc, #52]	@ (8000604 <MX_DMA_Init+0x4c>)
 80005d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80005d4:	f003 0301 	and.w	r3, r3, #1
 80005d8:	607b      	str	r3, [r7, #4]
 80005da:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 80005dc:	2200      	movs	r2, #0
 80005de:	2105      	movs	r1, #5
 80005e0:	200b      	movs	r0, #11
 80005e2:	f003 fd48 	bl	8004076 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80005e6:	200b      	movs	r0, #11
 80005e8:	f003 fd5f 	bl	80040aa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80005ec:	2200      	movs	r2, #0
 80005ee:	2100      	movs	r1, #0
 80005f0:	200c      	movs	r0, #12
 80005f2:	f003 fd40 	bl	8004076 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80005f6:	200c      	movs	r0, #12
 80005f8:	f003 fd57 	bl	80040aa <HAL_NVIC_EnableIRQ>

}
 80005fc:	bf00      	nop
 80005fe:	3708      	adds	r7, #8
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}
 8000604:	58024400 	.word	0x58024400

08000608 <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800060c:	4b2f      	ldr	r3, [pc, #188]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800060e:	4a30      	ldr	r2, [pc, #192]	@ (80006d0 <MX_FDCAN1_Init+0xc8>)
 8000610:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000612:	4b2e      	ldr	r3, [pc, #184]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000614:	2200      	movs	r2, #0
 8000616:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000618:	4b2c      	ldr	r3, [pc, #176]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800061a:	2200      	movs	r2, #0
 800061c:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 800061e:	4b2b      	ldr	r3, [pc, #172]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000620:	2201      	movs	r2, #1
 8000622:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000624:	4b29      	ldr	r3, [pc, #164]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000626:	2200      	movs	r2, #0
 8000628:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800062a:	4b28      	ldr	r3, [pc, #160]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800062c:	2200      	movs	r2, #0
 800062e:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 12;
 8000630:	4b26      	ldr	r3, [pc, #152]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000632:	220c      	movs	r2, #12
 8000634:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 2;
 8000636:	4b25      	ldr	r3, [pc, #148]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000638:	2202      	movs	r2, #2
 800063a:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800063c:	4b23      	ldr	r3, [pc, #140]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800063e:	220d      	movs	r2, #13
 8000640:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000642:	4b22      	ldr	r3, [pc, #136]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000644:	2202      	movs	r2, #2
 8000646:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 12;
 8000648:	4b20      	ldr	r3, [pc, #128]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800064a:	220c      	movs	r2, #12
 800064c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800064e:	4b1f      	ldr	r3, [pc, #124]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000650:	2201      	movs	r2, #1
 8000652:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8000654:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000656:	220d      	movs	r2, #13
 8000658:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 800065a:	4b1c      	ldr	r3, [pc, #112]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800065c:	2202      	movs	r2, #2
 800065e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 1280;
 8000660:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000662:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000666:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000668:	4b18      	ldr	r3, [pc, #96]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800066a:	2201      	movs	r2, #1
 800066c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 800066e:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000670:	2200      	movs	r2, #0
 8000672:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 3;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000676:	2203      	movs	r2, #3
 8000678:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800067c:	2204      	movs	r2, #4
 800067e:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 3;
 8000680:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000682:	2203      	movs	r2, #3
 8000684:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000686:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000688:	2204      	movs	r2, #4
 800068a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 3;
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800068e:	2203      	movs	r2, #3
 8000690:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000692:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 8000694:	2204      	movs	r2, #4
 8000696:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 3;
 8000698:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 800069a:	2203      	movs	r2, #3
 800069c:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 3;
 800069e:	4b0b      	ldr	r3, [pc, #44]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006a0:	2203      	movs	r2, #3
 80006a2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 3;
 80006a4:	4b09      	ldr	r3, [pc, #36]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006a6:	2203      	movs	r2, #3
 80006a8:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80006aa:	4b08      	ldr	r3, [pc, #32]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80006b0:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006b2:	2204      	movs	r2, #4
 80006b4:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80006b6:	4805      	ldr	r0, [pc, #20]	@ (80006cc <MX_FDCAN1_Init+0xc4>)
 80006b8:	f006 f97c 	bl	80069b4 <HAL_FDCAN_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 80006c2:	f000 fee3 	bl	800148c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	24000118 	.word	0x24000118
 80006d0:	4000a000 	.word	0x4000a000

080006d4 <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80006d8:	4b2f      	ldr	r3, [pc, #188]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006da:	4a30      	ldr	r2, [pc, #192]	@ (800079c <MX_FDCAN2_Init+0xc8>)
 80006dc:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006de:	4b2e      	ldr	r3, [pc, #184]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80006e4:	4b2c      	ldr	r3, [pc, #176]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 80006ea:	4b2b      	ldr	r3, [pc, #172]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006ec:	2201      	movs	r2, #1
 80006ee:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80006f0:	4b29      	ldr	r3, [pc, #164]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80006f6:	4b28      	ldr	r3, [pc, #160]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 12;
 80006fc:	4b26      	ldr	r3, [pc, #152]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 80006fe:	220c      	movs	r2, #12
 8000700:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 2;
 8000702:	4b25      	ldr	r3, [pc, #148]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000704:	2202      	movs	r2, #2
 8000706:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 8000708:	4b23      	ldr	r3, [pc, #140]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800070a:	220d      	movs	r2, #13
 800070c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 800070e:	4b22      	ldr	r3, [pc, #136]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000710:	2202      	movs	r2, #2
 8000712:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 12;
 8000714:	4b20      	ldr	r3, [pc, #128]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000716:	220c      	movs	r2, #12
 8000718:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800071a:	4b1f      	ldr	r3, [pc, #124]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800071c:	2201      	movs	r2, #1
 800071e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8000720:	4b1d      	ldr	r3, [pc, #116]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000722:	220d      	movs	r2, #13
 8000724:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8000726:	4b1c      	ldr	r3, [pc, #112]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000728:	2202      	movs	r2, #2
 800072a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 1280;
 800072c:	4b1a      	ldr	r3, [pc, #104]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800072e:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000732:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 1;
 8000734:	4b18      	ldr	r3, [pc, #96]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000736:	2201      	movs	r2, #1
 8000738:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 800073a:	4b17      	ldr	r3, [pc, #92]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800073c:	2200      	movs	r2, #0
 800073e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 3;
 8000740:	4b15      	ldr	r3, [pc, #84]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000742:	2203      	movs	r2, #3
 8000744:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000746:	4b14      	ldr	r3, [pc, #80]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000748:	2204      	movs	r2, #4
 800074a:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 3;
 800074c:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800074e:	2203      	movs	r2, #3
 8000750:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000752:	4b11      	ldr	r3, [pc, #68]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000754:	2204      	movs	r2, #4
 8000756:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 3;
 8000758:	4b0f      	ldr	r3, [pc, #60]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800075a:	2203      	movs	r2, #3
 800075c:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000760:	2204      	movs	r2, #4
 8000762:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 3;
 8000764:	4b0c      	ldr	r3, [pc, #48]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000766:	2203      	movs	r2, #3
 8000768:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 3;
 800076a:	4b0b      	ldr	r3, [pc, #44]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800076c:	2203      	movs	r2, #3
 800076e:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 3;
 8000770:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000772:	2203      	movs	r2, #3
 8000774:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000776:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000778:	2200      	movs	r2, #0
 800077a:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800077c:	4b06      	ldr	r3, [pc, #24]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 800077e:	2204      	movs	r2, #4
 8000780:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000782:	4805      	ldr	r0, [pc, #20]	@ (8000798 <MX_FDCAN2_Init+0xc4>)
 8000784:	f006 f916 	bl	80069b4 <HAL_FDCAN_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_FDCAN2_Init+0xbe>
  {
    Error_Handler();
 800078e:	f000 fe7d 	bl	800148c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	240001b8 	.word	0x240001b8
 800079c:	4000a400 	.word	0x4000a400

080007a0 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b0ba      	sub	sp, #232	@ 0xe8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007a8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
 80007b0:	605a      	str	r2, [r3, #4]
 80007b2:	609a      	str	r2, [r3, #8]
 80007b4:	60da      	str	r2, [r3, #12]
 80007b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80007b8:	f107 0318 	add.w	r3, r7, #24
 80007bc:	22b8      	movs	r2, #184	@ 0xb8
 80007be:	2100      	movs	r1, #0
 80007c0:	4618      	mov	r0, r3
 80007c2:	f00b fff3 	bl	800c7ac <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	4a73      	ldr	r2, [pc, #460]	@ (8000998 <HAL_FDCAN_MspInit+0x1f8>)
 80007cc:	4293      	cmp	r3, r2
 80007ce:	d16d      	bne.n	80008ac <HAL_FDCAN_MspInit+0x10c>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80007d0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80007d4:	f04f 0300 	mov.w	r3, #0
 80007d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80007dc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80007e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80007e4:	f107 0318 	add.w	r3, r7, #24
 80007e8:	4618      	mov	r0, r3
 80007ea:	f008 fec1 	bl	8009570 <HAL_RCCEx_PeriphCLKConfig>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80007f4:	f000 fe4a 	bl	800148c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80007f8:	4b68      	ldr	r3, [pc, #416]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	3301      	adds	r3, #1
 80007fe:	4a67      	ldr	r2, [pc, #412]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 8000800:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8000802:	4b66      	ldr	r3, [pc, #408]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b01      	cmp	r3, #1
 8000808:	d10e      	bne.n	8000828 <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 800080a:	4b65      	ldr	r3, [pc, #404]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800080c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000810:	4a63      	ldr	r2, [pc, #396]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000812:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000816:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800081a:	4b61      	ldr	r3, [pc, #388]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800081c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000820:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000824:	617b      	str	r3, [r7, #20]
 8000826:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000828:	4b5d      	ldr	r3, [pc, #372]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800082a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800082e:	4a5c      	ldr	r2, [pc, #368]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000830:	f043 0308 	orr.w	r3, r3, #8
 8000834:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000838:	4b59      	ldr	r3, [pc, #356]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 800083a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800083e:	f003 0308 	and.w	r3, r3, #8
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000846:	2301      	movs	r3, #1
 8000848:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084c:	2302      	movs	r3, #2
 800084e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000852:	2301      	movs	r3, #1
 8000854:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	2300      	movs	r3, #0
 800085a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800085e:	2309      	movs	r3, #9
 8000860:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000864:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000868:	4619      	mov	r1, r3
 800086a:	484e      	ldr	r0, [pc, #312]	@ (80009a4 <HAL_FDCAN_MspInit+0x204>)
 800086c:	f007 fa92 	bl	8007d94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000870:	2302      	movs	r3, #2
 8000872:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000876:	2302      	movs	r3, #2
 8000878:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087c:	2300      	movs	r3, #0
 800087e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000882:	2300      	movs	r3, #0
 8000884:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000888:	2309      	movs	r3, #9
 800088a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800088e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000892:	4619      	mov	r1, r3
 8000894:	4843      	ldr	r0, [pc, #268]	@ (80009a4 <HAL_FDCAN_MspInit+0x204>)
 8000896:	f007 fa7d 	bl	8007d94 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 2, 0);
 800089a:	2200      	movs	r2, #0
 800089c:	2102      	movs	r1, #2
 800089e:	2013      	movs	r0, #19
 80008a0:	f003 fbe9 	bl	8004076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80008a4:	2013      	movs	r0, #19
 80008a6:	f003 fc00 	bl	80040aa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 80008aa:	e071      	b.n	8000990 <HAL_FDCAN_MspInit+0x1f0>
  else if(fdcanHandle->Instance==FDCAN2)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4a3d      	ldr	r2, [pc, #244]	@ (80009a8 <HAL_FDCAN_MspInit+0x208>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d16c      	bne.n	8000990 <HAL_FDCAN_MspInit+0x1f0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80008b6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80008ba:	f04f 0300 	mov.w	r3, #0
 80008be:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80008c2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80008c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008ca:	f107 0318 	add.w	r3, r7, #24
 80008ce:	4618      	mov	r0, r3
 80008d0:	f008 fe4e 	bl	8009570 <HAL_RCCEx_PeriphCLKConfig>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <HAL_FDCAN_MspInit+0x13e>
      Error_Handler();
 80008da:	f000 fdd7 	bl	800148c <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 80008de:	4b2f      	ldr	r3, [pc, #188]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	3301      	adds	r3, #1
 80008e4:	4a2d      	ldr	r2, [pc, #180]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008e6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 80008e8:	4b2c      	ldr	r3, [pc, #176]	@ (800099c <HAL_FDCAN_MspInit+0x1fc>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d10e      	bne.n	800090e <HAL_FDCAN_MspInit+0x16e>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 80008f0:	4b2b      	ldr	r3, [pc, #172]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 80008f2:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80008f6:	4a2a      	ldr	r2, [pc, #168]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 80008f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80008fc:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000900:	4b27      	ldr	r3, [pc, #156]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000902:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000906:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800090a:	60fb      	str	r3, [r7, #12]
 800090c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	4b24      	ldr	r3, [pc, #144]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000914:	4a22      	ldr	r2, [pc, #136]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000916:	f043 0302 	orr.w	r3, r3, #2
 800091a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800091e:	4b20      	ldr	r3, [pc, #128]	@ (80009a0 <HAL_FDCAN_MspInit+0x200>)
 8000920:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000924:	f003 0302 	and.w	r3, r3, #2
 8000928:	60bb      	str	r3, [r7, #8]
 800092a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800092c:	2320      	movs	r3, #32
 800092e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000932:	2302      	movs	r3, #2
 8000934:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000938:	2301      	movs	r3, #1
 800093a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093e:	2300      	movs	r3, #0
 8000940:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000944:	2309      	movs	r3, #9
 8000946:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800094a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800094e:	4619      	mov	r1, r3
 8000950:	4816      	ldr	r0, [pc, #88]	@ (80009ac <HAL_FDCAN_MspInit+0x20c>)
 8000952:	f007 fa1f 	bl	8007d94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000956:	2340      	movs	r3, #64	@ 0x40
 8000958:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095c:	2302      	movs	r3, #2
 800095e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000968:	2300      	movs	r3, #0
 800096a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 800096e:	2309      	movs	r3, #9
 8000970:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000974:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000978:	4619      	mov	r1, r3
 800097a:	480c      	ldr	r0, [pc, #48]	@ (80009ac <HAL_FDCAN_MspInit+0x20c>)
 800097c:	f007 fa0a 	bl	8007d94 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 3, 0);
 8000980:	2200      	movs	r2, #0
 8000982:	2103      	movs	r1, #3
 8000984:	2014      	movs	r0, #20
 8000986:	f003 fb76 	bl	8004076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 800098a:	2014      	movs	r0, #20
 800098c:	f003 fb8d 	bl	80040aa <HAL_NVIC_EnableIRQ>
}
 8000990:	bf00      	nop
 8000992:	37e8      	adds	r7, #232	@ 0xe8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	4000a000 	.word	0x4000a000
 800099c:	24000258 	.word	0x24000258
 80009a0:	58024400 	.word	0x58024400
 80009a4:	58020c00 	.word	0x58020c00
 80009a8:	4000a400 	.word	0x4000a400
 80009ac:	58020400 	.word	0x58020400

080009b0 <FDCAN1_Rx_Handler>:
uint8_t RxData1[8];
FDCAN_RxHeaderTypeDef RxHeader2;
uint8_t RxData2[8];

// Drive-Critical CAN
void FDCAN1_Rx_Handler(void) {
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
	uint16_t msg_id = RxHeader1.Identifier;
 80009b6:	4b07      	ldr	r3, [pc, #28]	@ (80009d4 <FDCAN1_Rx_Handler+0x24>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	80fb      	strh	r3, [r7, #6]

	switch(msg_id) {
 80009bc:	88fb      	ldrh	r3, [r7, #6]
 80009be:	f240 62b3 	movw	r2, #1715	@ 0x6b3
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d102      	bne.n	80009cc <FDCAN1_Rx_Handler+0x1c>
	case BMS_PRCHG_RX_ID:
		processPrechargeResponse();
 80009c6:	f000 ff3f 	bl	8001848 <processPrechargeResponse>
		break;
 80009ca:	bf00      	nop
	}

	// case: Crash Switch/E-Stop = Inverter Voltage dropped below threshold (?)
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	2400025c 	.word	0x2400025c

080009d8 <FDCAN2_Rx_Handler>:

// DAQ CAN
void FDCAN2_Rx_Handler(void) {
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0

}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
	...

080009e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b08c      	sub	sp, #48	@ 0x30
 80009ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ee:	f107 031c 	add.w	r3, r7, #28
 80009f2:	2200      	movs	r2, #0
 80009f4:	601a      	str	r2, [r3, #0]
 80009f6:	605a      	str	r2, [r3, #4]
 80009f8:	609a      	str	r2, [r3, #8]
 80009fa:	60da      	str	r2, [r3, #12]
 80009fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009fe:	4b45      	ldr	r3, [pc, #276]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a04:	4a43      	ldr	r2, [pc, #268]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a06:	f043 0320 	orr.w	r3, r3, #32
 8000a0a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a0e:	4b41      	ldr	r3, [pc, #260]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a14:	f003 0320 	and.w	r3, r3, #32
 8000a18:	61bb      	str	r3, [r7, #24]
 8000a1a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a22:	4a3c      	ldr	r2, [pc, #240]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a2c:	4b39      	ldr	r3, [pc, #228]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a36:	617b      	str	r3, [r7, #20]
 8000a38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a3a:	4b36      	ldr	r3, [pc, #216]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a40:	4a34      	ldr	r2, [pc, #208]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a42:	f043 0304 	orr.w	r3, r3, #4
 8000a46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a4a:	4b32      	ldr	r3, [pc, #200]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a50:	f003 0304 	and.w	r3, r3, #4
 8000a54:	613b      	str	r3, [r7, #16]
 8000a56:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a58:	4b2e      	ldr	r3, [pc, #184]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a5e:	4a2d      	ldr	r2, [pc, #180]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a60:	f043 0310 	orr.w	r3, r3, #16
 8000a64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a68:	4b2a      	ldr	r3, [pc, #168]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a6e:	f003 0310 	and.w	r3, r3, #16
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a76:	4b27      	ldr	r3, [pc, #156]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a7c:	4a25      	ldr	r2, [pc, #148]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a7e:	f043 0302 	orr.w	r3, r3, #2
 8000a82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a86:	4b23      	ldr	r3, [pc, #140]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a8c:	f003 0302 	and.w	r3, r3, #2
 8000a90:	60bb      	str	r3, [r7, #8]
 8000a92:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a94:	4b1f      	ldr	r3, [pc, #124]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a9a:	4a1e      	ldr	r2, [pc, #120]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000a9c:	f043 0308 	orr.w	r3, r3, #8
 8000aa0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aa4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b14 <MX_GPIO_Init+0x12c>)
 8000aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aaa:	f003 0308 	and.w	r3, r3, #8
 8000aae:	607b      	str	r3, [r7, #4]
 8000ab0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PRCHG_BTN_Pin RTD_BTN_Pin */
  GPIO_InitStruct.Pin = PRCHG_BTN_Pin|RTD_BTN_Pin;
 8000ab2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ab8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000abc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ac2:	f107 031c 	add.w	r3, r7, #28
 8000ac6:	4619      	mov	r1, r3
 8000ac8:	4813      	ldr	r0, [pc, #76]	@ (8000b18 <MX_GPIO_Init+0x130>)
 8000aca:	f007 f963 	bl	8007d94 <HAL_GPIO_Init>

  /*Configure GPIO pins : BMS_FAULT_Pin IMD_FAULT_Pin BSPD_FAULT_Pin */
  GPIO_InitStruct.Pin = BMS_FAULT_Pin|IMD_FAULT_Pin|BSPD_FAULT_Pin;
 8000ace:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ad4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ad8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ade:	f107 031c 	add.w	r3, r7, #28
 8000ae2:	4619      	mov	r1, r3
 8000ae4:	480d      	ldr	r0, [pc, #52]	@ (8000b1c <MX_GPIO_Init+0x134>)
 8000ae6:	f007 f955 	bl	8007d94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8000aea:	2200      	movs	r2, #0
 8000aec:	2101      	movs	r1, #1
 8000aee:	2017      	movs	r0, #23
 8000af0:	f003 fac1 	bl	8004076 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000af4:	2017      	movs	r0, #23
 8000af6:	f003 fad8 	bl	80040aa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8000afa:	2200      	movs	r2, #0
 8000afc:	2101      	movs	r1, #1
 8000afe:	2028      	movs	r0, #40	@ 0x28
 8000b00:	f003 fab9 	bl	8004076 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b04:	2028      	movs	r0, #40	@ 0x28
 8000b06:	f003 fad0 	bl	80040aa <HAL_NVIC_EnableIRQ>

}
 8000b0a:	bf00      	nop
 8000b0c:	3730      	adds	r7, #48	@ 0x30
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	bd80      	pop	{r7, pc}
 8000b12:	bf00      	nop
 8000b14:	58024400 	.word	0x58024400
 8000b18:	58021400 	.word	0x58021400
 8000b1c:	58021000 	.word	0x58021000

08000b20 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_tx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000b24:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b26:	4a16      	ldr	r2, [pc, #88]	@ (8000b80 <MX_I2S2_Init+0x60>)
 8000b28:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000b2a:	4b14      	ldr	r3, [pc, #80]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b2c:	2204      	movs	r2, #4
 8000b2e:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000b30:	4b12      	ldr	r3, [pc, #72]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000b36:	4b11      	ldr	r3, [pc, #68]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000b42:	4b0e      	ldr	r3, [pc, #56]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b44:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8000b48:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	619a      	str	r2, [r3, #24]
  hi2s2.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000b50:	4b0a      	ldr	r3, [pc, #40]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	61da      	str	r2, [r3, #28]
  hi2s2.Init.WSInversion = I2S_WS_INVERSION_DISABLE;
 8000b56:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	621a      	str	r2, [r3, #32]
  hi2s2.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_RIGHT;
 8000b5c:	4b07      	ldr	r3, [pc, #28]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s2.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000b62:	4b06      	ldr	r3, [pc, #24]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000b68:	4804      	ldr	r0, [pc, #16]	@ (8000b7c <MX_I2S2_Init+0x5c>)
 8000b6a:	f007 faed 	bl	8008148 <HAL_I2S_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <MX_I2S2_Init+0x58>
  {
    Error_Handler();
 8000b74:	f000 fc8a 	bl	800148c <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000b78:	bf00      	nop
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	240002bc 	.word	0x240002bc
 8000b80:	40003800 	.word	0x40003800

08000b84 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b0ba      	sub	sp, #232	@ 0xe8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
 8000b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b9c:	f107 0318 	add.w	r3, r7, #24
 8000ba0:	22b8      	movs	r2, #184	@ 0xb8
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f00b fe01 	bl	800c7ac <memset>
  if(i2sHandle->Instance==SPI2)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a55      	ldr	r2, [pc, #340]	@ (8000d04 <HAL_I2S_MspInit+0x180>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	f040 80a3 	bne.w	8000cfc <HAL_I2S_MspInit+0x178>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000bb6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000bba:	f04f 0300 	mov.w	r3, #0
 8000bbe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bc6:	f107 0318 	add.w	r3, r7, #24
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f008 fcd0 	bl	8009570 <HAL_RCCEx_PeriphCLKConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <HAL_I2S_MspInit+0x56>
    {
      Error_Handler();
 8000bd6:	f000 fc59 	bl	800148c <Error_Handler>
    }

    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000bda:	4b4b      	ldr	r3, [pc, #300]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000bdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000be0:	4a49      	ldr	r2, [pc, #292]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000be2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000be6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000bea:	4b47      	ldr	r3, [pc, #284]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000bec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000bf0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bf8:	4b43      	ldr	r3, [pc, #268]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000bfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfe:	4a42      	ldr	r2, [pc, #264]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c00:	f043 0304 	orr.w	r3, r3, #4
 8000c04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c08:	4b3f      	ldr	r3, [pc, #252]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0e:	f003 0304 	and.w	r3, r3, #4
 8000c12:	613b      	str	r3, [r7, #16]
 8000c14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	4b3c      	ldr	r3, [pc, #240]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1c:	4a3a      	ldr	r2, [pc, #232]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c1e:	f043 0302 	orr.w	r3, r3, #2
 8000c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c26:	4b38      	ldr	r3, [pc, #224]	@ (8000d08 <HAL_I2S_MspInit+0x184>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2c:	f003 0302 	and.w	r3, r3, #2
 8000c30:	60fb      	str	r3, [r7, #12]
 8000c32:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC1     ------> I2S2_SDO
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000c34:	2302      	movs	r3, #2
 8000c36:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c4c:	2305      	movs	r3, #5
 8000c4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c52:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c56:	4619      	mov	r1, r3
 8000c58:	482c      	ldr	r0, [pc, #176]	@ (8000d0c <HAL_I2S_MspInit+0x188>)
 8000c5a:	f007 f89b 	bl	8007d94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000c5e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c72:	2300      	movs	r3, #0
 8000c74:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000c78:	2305      	movs	r3, #5
 8000c7a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c7e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c82:	4619      	mov	r1, r3
 8000c84:	4822      	ldr	r0, [pc, #136]	@ (8000d10 <HAL_I2S_MspInit+0x18c>)
 8000c86:	f007 f885 	bl	8007d94 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream1;
 8000c8a:	4b22      	ldr	r3, [pc, #136]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c8c:	4a22      	ldr	r2, [pc, #136]	@ (8000d18 <HAL_I2S_MspInit+0x194>)
 8000c8e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 8000c90:	4b20      	ldr	r3, [pc, #128]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c92:	2228      	movs	r2, #40	@ 0x28
 8000c94:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c96:	4b1f      	ldr	r3, [pc, #124]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c98:	2240      	movs	r2, #64	@ 0x40
 8000c9a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c9c:	4b1d      	ldr	r3, [pc, #116]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000ca4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ca8:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000caa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000cb0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cb2:	4b18      	ldr	r3, [pc, #96]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cb4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cb8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000cba:	4b16      	ldr	r3, [pc, #88]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000cc0:	4b14      	ldr	r3, [pc, #80]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cc2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000cc6:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000cc8:	4b12      	ldr	r3, [pc, #72]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cca:	2204      	movs	r2, #4
 8000ccc:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi2_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8000cce:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi2_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8000cd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi2_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000cda:	4b0e      	ldr	r3, [pc, #56]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000ce0:	480c      	ldr	r0, [pc, #48]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000ce2:	f003 fa75 	bl	80041d0 <HAL_DMA_Init>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <HAL_I2S_MspInit+0x16c>
    {
      Error_Handler();
 8000cec:	f000 fbce 	bl	800148c <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmatx,hdma_spi2_tx);
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	4a08      	ldr	r2, [pc, #32]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cf4:	645a      	str	r2, [r3, #68]	@ 0x44
 8000cf6:	4a07      	ldr	r2, [pc, #28]	@ (8000d14 <HAL_I2S_MspInit+0x190>)
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000cfc:	bf00      	nop
 8000cfe:	37e8      	adds	r7, #232	@ 0xe8
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}
 8000d04:	40003800 	.word	0x40003800
 8000d08:	58024400 	.word	0x58024400
 8000d0c:	58020800 	.word	0x58020800
 8000d10:	58020400 	.word	0x58020400
 8000d14:	24000310 	.word	0x24000310
 8000d18:	40020028 	.word	0x40020028

08000d1c <HAL_I2S_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
	if (hi2s->Instance == SPI2 && !waveFinished) {
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a1f      	ldr	r2, [pc, #124]	@ (8000da8 <HAL_I2S_TxCpltCallback+0x8c>)
 8000d2a:	4293      	cmp	r3, r2
 8000d2c:	d137      	bne.n	8000d9e <HAL_I2S_TxCpltCallback+0x82>
 8000d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000dac <HAL_I2S_TxCpltCallback+0x90>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d133      	bne.n	8000d9e <HAL_I2S_TxCpltCallback+0x82>
		// finished one chunk
		if (wavPos < halfwordCount) {
 8000d36:	4b1e      	ldr	r3, [pc, #120]	@ (8000db0 <HAL_I2S_TxCpltCallback+0x94>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	4b1e      	ldr	r3, [pc, #120]	@ (8000db4 <HAL_I2S_TxCpltCallback+0x98>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d224      	bcs.n	8000d8c <HAL_I2S_TxCpltCallback+0x70>
			// Start the next chunk
			uint32_t remain = halfwordCount - wavPos;
 8000d42:	4b1c      	ldr	r3, [pc, #112]	@ (8000db4 <HAL_I2S_TxCpltCallback+0x98>)
 8000d44:	681a      	ldr	r2, [r3, #0]
 8000d46:	4b1a      	ldr	r3, [pc, #104]	@ (8000db0 <HAL_I2S_TxCpltCallback+0x94>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	1ad3      	subs	r3, r2, r3
 8000d4c:	617b      	str	r3, [r7, #20]
			uint16_t thisChunk =
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000d54:	4293      	cmp	r3, r2
 8000d56:	d802      	bhi.n	8000d5e <HAL_I2S_TxCpltCallback+0x42>
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	b29b      	uxth	r3, r3
 8000d5c:	e001      	b.n	8000d62 <HAL_I2S_TxCpltCallback+0x46>
 8000d5e:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000d62:	827b      	strh	r3, [r7, #18]
					(remain > CHUNK_SIZE_HALFWORDS) ?
					CHUNK_SIZE_HALFWORDS :
														(uint16_t) remain;
			const uint16_t *chunkPtr = wavePCM + wavPos;
 8000d64:	4b14      	ldr	r3, [pc, #80]	@ (8000db8 <HAL_I2S_TxCpltCallback+0x9c>)
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	4b11      	ldr	r3, [pc, #68]	@ (8000db0 <HAL_I2S_TxCpltCallback+0x94>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	005b      	lsls	r3, r3, #1
 8000d6e:	4413      	add	r3, r2
 8000d70:	60fb      	str	r3, [r7, #12]
			wavPos += thisChunk;
 8000d72:	8a7a      	ldrh	r2, [r7, #18]
 8000d74:	4b0e      	ldr	r3, [pc, #56]	@ (8000db0 <HAL_I2S_TxCpltCallback+0x94>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4413      	add	r3, r2
 8000d7a:	4a0d      	ldr	r2, [pc, #52]	@ (8000db0 <HAL_I2S_TxCpltCallback+0x94>)
 8000d7c:	6013      	str	r3, [r2, #0]

			HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*) chunkPtr, thisChunk);
 8000d7e:	8a7b      	ldrh	r3, [r7, #18]
 8000d80:	461a      	mov	r2, r3
 8000d82:	68f9      	ldr	r1, [r7, #12]
 8000d84:	480d      	ldr	r0, [pc, #52]	@ (8000dbc <HAL_I2S_TxCpltCallback+0xa0>)
 8000d86:	f007 fb0f 	bl	80083a8 <HAL_I2S_Transmit_DMA>
			waveFinished = 1;
			ready_to_drive = true;
			HAL_I2S_DMAStop(&hi2s2);
		}
	}
}
 8000d8a:	e008      	b.n	8000d9e <HAL_I2S_TxCpltCallback+0x82>
			waveFinished = 1;
 8000d8c:	4b07      	ldr	r3, [pc, #28]	@ (8000dac <HAL_I2S_TxCpltCallback+0x90>)
 8000d8e:	2201      	movs	r2, #1
 8000d90:	701a      	strb	r2, [r3, #0]
			ready_to_drive = true;
 8000d92:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc0 <HAL_I2S_TxCpltCallback+0xa4>)
 8000d94:	2201      	movs	r2, #1
 8000d96:	701a      	strb	r2, [r3, #0]
			HAL_I2S_DMAStop(&hi2s2);
 8000d98:	4808      	ldr	r0, [pc, #32]	@ (8000dbc <HAL_I2S_TxCpltCallback+0xa0>)
 8000d9a:	f007 fba7 	bl	80084ec <HAL_I2S_DMAStop>
}
 8000d9e:	bf00      	nop
 8000da0:	3718      	adds	r7, #24
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40003800 	.word	0x40003800
 8000dac:	240003ac 	.word	0x240003ac
 8000db0:	240003a0 	.word	0x240003a0
 8000db4:	240003a8 	.word	0x240003a8
 8000db8:	240003a4 	.word	0x240003a4
 8000dbc:	240002bc 	.word	0x240002bc
 8000dc0:	2400039f 	.word	0x2400039f

08000dc4 <playReadyToDriveSound>:

void playReadyToDriveSound() {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
	wavePCM = (const uint16_t*) (&startup_sound[WAV_HEADER_SIZE]);
 8000dca:	4b1b      	ldr	r3, [pc, #108]	@ (8000e38 <playReadyToDriveSound+0x74>)
 8000dcc:	4a1b      	ldr	r2, [pc, #108]	@ (8000e3c <playReadyToDriveSound+0x78>)
 8000dce:	601a      	str	r2, [r3, #0]
	halfwordCount = TOTAL_HALFWORDS;
 8000dd0:	4b1b      	ldr	r3, [pc, #108]	@ (8000e40 <playReadyToDriveSound+0x7c>)
 8000dd2:	3b2c      	subs	r3, #44	@ 0x2c
 8000dd4:	085b      	lsrs	r3, r3, #1
 8000dd6:	4a1b      	ldr	r2, [pc, #108]	@ (8000e44 <playReadyToDriveSound+0x80>)
 8000dd8:	6013      	str	r3, [r2, #0]
	wavPos = 0;
 8000dda:	4b1b      	ldr	r3, [pc, #108]	@ (8000e48 <playReadyToDriveSound+0x84>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
	waveFinished = 0;
 8000de0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e4c <playReadyToDriveSound+0x88>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	701a      	strb	r2, [r3, #0]

	uint32_t remain = halfwordCount - wavPos;
 8000de6:	4b17      	ldr	r3, [pc, #92]	@ (8000e44 <playReadyToDriveSound+0x80>)
 8000de8:	681a      	ldr	r2, [r3, #0]
 8000dea:	4b17      	ldr	r3, [pc, #92]	@ (8000e48 <playReadyToDriveSound+0x84>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	1ad3      	subs	r3, r2, r3
 8000df0:	60fb      	str	r3, [r7, #12]
	uint16_t thisChunk = (remain > CHUNK_SIZE_HALFWORDS) ? CHUNK_SIZE_HALFWORDS : (uint16_t) remain;
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	f247 5230 	movw	r2, #30000	@ 0x7530
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d802      	bhi.n	8000e02 <playReadyToDriveSound+0x3e>
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	e001      	b.n	8000e06 <playReadyToDriveSound+0x42>
 8000e02:	f247 5330 	movw	r3, #30000	@ 0x7530
 8000e06:	817b      	strh	r3, [r7, #10]
	const uint16_t *chunkPtr = wavePCM + wavPos;
 8000e08:	4b0b      	ldr	r3, [pc, #44]	@ (8000e38 <playReadyToDriveSound+0x74>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e48 <playReadyToDriveSound+0x84>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	4413      	add	r3, r2
 8000e14:	607b      	str	r3, [r7, #4]
	wavPos += thisChunk;
 8000e16:	897a      	ldrh	r2, [r7, #10]
 8000e18:	4b0b      	ldr	r3, [pc, #44]	@ (8000e48 <playReadyToDriveSound+0x84>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000e48 <playReadyToDriveSound+0x84>)
 8000e20:	6013      	str	r3, [r2, #0]

	HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*) chunkPtr, thisChunk);
 8000e22:	897b      	ldrh	r3, [r7, #10]
 8000e24:	461a      	mov	r2, r3
 8000e26:	6879      	ldr	r1, [r7, #4]
 8000e28:	4809      	ldr	r0, [pc, #36]	@ (8000e50 <playReadyToDriveSound+0x8c>)
 8000e2a:	f007 fabd 	bl	80083a8 <HAL_I2S_Transmit_DMA>
}
 8000e2e:	bf00      	nop
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	240003a4 	.word	0x240003a4
 8000e3c:	0800c8b0 	.word	0x0800c8b0
 8000e40:	0006f0c8 	.word	0x0006f0c8
 8000e44:	240003a8 	.word	0x240003a8
 8000e48:	240003a0 	.word	0x240003a0
 8000e4c:	240003ac 	.word	0x240003ac
 8000e50:	240002bc 	.word	0x240002bc
 8000e54:	00000000 	.word	0x00000000

08000e58 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
	// Conversions for debugging purposes; probe the inputs on VCU PCB and compare to live expressions
	voltage_values[0] = (ADC_VAL[0]/4095.0)*3.3; // CHANNEL 0: APPS1 (0 - 2.4V)
 8000e60:	4b4b      	ldr	r3, [pc, #300]	@ (8000f90 <HAL_ADC_ConvCpltCallback+0x138>)
 8000e62:	881b      	ldrh	r3, [r3, #0]
 8000e64:	ee07 3a90 	vmov	s15, r3
 8000e68:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000e6c:	ed9f 5b44 	vldr	d5, [pc, #272]	@ 8000f80 <HAL_ADC_ConvCpltCallback+0x128>
 8000e70:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000e74:	ed9f 6b44 	vldr	d6, [pc, #272]	@ 8000f88 <HAL_ADC_ConvCpltCallback+0x130>
 8000e78:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000e7c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e80:	4b44      	ldr	r3, [pc, #272]	@ (8000f94 <HAL_ADC_ConvCpltCallback+0x13c>)
 8000e82:	edc3 7a00 	vstr	s15, [r3]
	voltage_values[1] = (ADC_VAL[1]/4095.0)*3.3; // CHANNEL 6: APPS2 (0 - 3.3V)
 8000e86:	4b42      	ldr	r3, [pc, #264]	@ (8000f90 <HAL_ADC_ConvCpltCallback+0x138>)
 8000e88:	885b      	ldrh	r3, [r3, #2]
 8000e8a:	ee07 3a90 	vmov	s15, r3
 8000e8e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000e92:	ed9f 5b3b 	vldr	d5, [pc, #236]	@ 8000f80 <HAL_ADC_ConvCpltCallback+0x128>
 8000e96:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000e9a:	ed9f 6b3b 	vldr	d6, [pc, #236]	@ 8000f88 <HAL_ADC_ConvCpltCallback+0x130>
 8000e9e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ea2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ea6:	4b3b      	ldr	r3, [pc, #236]	@ (8000f94 <HAL_ADC_ConvCpltCallback+0x13c>)
 8000ea8:	edc3 7a01 	vstr	s15, [r3, #4]
	voltage_values[2] = (ADC_VAL[2]/4095.0)*3.3; // CHANNEL 7: BSE (0 - 3.3V)
 8000eac:	4b38      	ldr	r3, [pc, #224]	@ (8000f90 <HAL_ADC_ConvCpltCallback+0x138>)
 8000eae:	889b      	ldrh	r3, [r3, #4]
 8000eb0:	ee07 3a90 	vmov	s15, r3
 8000eb4:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000eb8:	ed9f 5b31 	vldr	d5, [pc, #196]	@ 8000f80 <HAL_ADC_ConvCpltCallback+0x128>
 8000ebc:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000ec0:	ed9f 6b31 	vldr	d6, [pc, #196]	@ 8000f88 <HAL_ADC_ConvCpltCallback+0x130>
 8000ec4:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000ec8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000ecc:	4b31      	ldr	r3, [pc, #196]	@ (8000f94 <HAL_ADC_ConvCpltCallback+0x13c>)
 8000ece:	edc3 7a02 	vstr	s15, [r3, #8]

	if (ready_to_drive == true && inverter_precharged) {
 8000ed2:	4b31      	ldr	r3, [pc, #196]	@ (8000f98 <HAL_ADC_ConvCpltCallback+0x140>)
 8000ed4:	781b      	ldrb	r3, [r3, #0]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d04b      	beq.n	8000f72 <HAL_ADC_ConvCpltCallback+0x11a>
 8000eda:	4b30      	ldr	r3, [pc, #192]	@ (8000f9c <HAL_ADC_ConvCpltCallback+0x144>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d047      	beq.n	8000f72 <HAL_ADC_ConvCpltCallback+0x11a>
		// DRIVE MODE!

		pedal_percents[0] = ((float) ADC_VAL[0] - APPS1_ADC_MIN_VAL) / (APPS1_ADC_MAX_VAL - APPS1_ADC_MIN_VAL);
 8000ee2:	4b2b      	ldr	r3, [pc, #172]	@ (8000f90 <HAL_ADC_ConvCpltCallback+0x138>)
 8000ee4:	881b      	ldrh	r3, [r3, #0]
 8000ee6:	ee07 3a90 	vmov	s15, r3
 8000eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000eee:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8000fa0 <HAL_ADC_ConvCpltCallback+0x148>
 8000ef2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000ef6:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8000fa4 <HAL_ADC_ConvCpltCallback+0x14c>
 8000efa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000efe:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa8 <HAL_ADC_ConvCpltCallback+0x150>)
 8000f00:	edc3 7a00 	vstr	s15, [r3]
		pedal_percents[1] = ((float) ADC_VAL[1] - APPS2_ADC_MIN_VAL) / (APPS2_ADC_MAX_VAL - APPS2_ADC_MIN_VAL);
 8000f04:	4b22      	ldr	r3, [pc, #136]	@ (8000f90 <HAL_ADC_ConvCpltCallback+0x138>)
 8000f06:	885b      	ldrh	r3, [r3, #2]
 8000f08:	ee07 3a90 	vmov	s15, r3
 8000f0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f10:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8000fa0 <HAL_ADC_ConvCpltCallback+0x148>
 8000f14:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000f18:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8000fac <HAL_ADC_ConvCpltCallback+0x154>
 8000f1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f20:	4b21      	ldr	r3, [pc, #132]	@ (8000fa8 <HAL_ADC_ConvCpltCallback+0x150>)
 8000f22:	edc3 7a01 	vstr	s15, [r3, #4]
		pedal_percents[2] = ((float) ADC_VAL[2] - BSE_ADC_MIN_VAL) / (BSE_ADC_MAX_VAL - BSE_ADC_MIN_VAL);
 8000f26:	4b1a      	ldr	r3, [pc, #104]	@ (8000f90 <HAL_ADC_ConvCpltCallback+0x138>)
 8000f28:	889b      	ldrh	r3, [r3, #4]
 8000f2a:	ee07 3a90 	vmov	s15, r3
 8000f2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f32:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8000fb0 <HAL_ADC_ConvCpltCallback+0x158>
 8000f36:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000f3a:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8000fb4 <HAL_ADC_ConvCpltCallback+0x15c>
 8000f3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f42:	4b19      	ldr	r3, [pc, #100]	@ (8000fa8 <HAL_ADC_ConvCpltCallback+0x150>)
 8000f44:	edc3 7a02 	vstr	s15, [r3, #8]

		calculateTorqueRequest();
 8000f48:	f000 faa6 	bl	8001498 <calculateTorqueRequest>
		checkAPPS_Plausibility();
 8000f4c:	f000 faf8 	bl	8001540 <checkAPPS_Plausibility>
		checkBSE_Plausibility();
 8000f50:	f000 fb4e 	bl	80015f0 <checkBSE_Plausibility>
		checkAPPS_BSE_Crosscheck();
 8000f54:	f000 fba0 	bl	8001698 <checkAPPS_BSE_Crosscheck>
		sendTorqueRequest( (int)(requestedTorque*10) );
 8000f58:	4b17      	ldr	r3, [pc, #92]	@ (8000fb8 <HAL_ADC_ConvCpltCallback+0x160>)
 8000f5a:	edd3 7a00 	vldr	s15, [r3]
 8000f5e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000f62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f6a:	ee17 0a90 	vmov	r0, s15
 8000f6e:	f000 fbeb 	bl	8001748 <sendTorqueRequest>
	}

}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	f3af 8000 	nop.w
 8000f80:	00000000 	.word	0x00000000
 8000f84:	40affe00 	.word	0x40affe00
 8000f88:	66666666 	.word	0x66666666
 8000f8c:	400a6666 	.word	0x400a6666
 8000f90:	240003dc 	.word	0x240003dc
 8000f94:	240003e4 	.word	0x240003e4
 8000f98:	2400039f 	.word	0x2400039f
 8000f9c:	2400042d 	.word	0x2400042d
 8000fa0:	42700000 	.word	0x42700000
 8000fa4:	44f8c000 	.word	0x44f8c000
 8000fa8:	240003f0 	.word	0x240003f0
 8000fac:	452b4000 	.word	0x452b4000
 8000fb0:	42480000 	.word	0x42480000
 8000fb4:	452be000 	.word	0x452be000
 8000fb8:	240003fc 	.word	0x240003fc

08000fbc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	80fb      	strh	r3, [r7, #6]
	// Change BMS Fault Logic? --> NOT Latching Fault, can re-enter Precharge if BMS Fault Clears!
	if (GPIO_Pin == BMS_FAULT_Pin) {
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	2b80      	cmp	r3, #128	@ 0x80
 8000fca:	d104      	bne.n	8000fd6 <HAL_GPIO_EXTI_Callback+0x1a>
		bms_fault = true;
 8000fcc:	4b33      	ldr	r3, [pc, #204]	@ (800109c <HAL_GPIO_EXTI_Callback+0xe0>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	701a      	strb	r2, [r3, #0]
		stopMotor();
 8000fd2:	f000 fbe9 	bl	80017a8 <stopMotor>
//		Error_Handler();
	}

	if (GPIO_Pin == IMD_FAULT_Pin) {
 8000fd6:	88fb      	ldrh	r3, [r7, #6]
 8000fd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000fdc:	d106      	bne.n	8000fec <HAL_GPIO_EXTI_Callback+0x30>
		imd_fault = true;
 8000fde:	4b30      	ldr	r3, [pc, #192]	@ (80010a0 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	701a      	strb	r2, [r3, #0]
		stopMotor();
 8000fe4:	f000 fbe0 	bl	80017a8 <stopMotor>
		Error_Handler();
 8000fe8:	f000 fa50 	bl	800148c <Error_Handler>
	}

	if (GPIO_Pin == BSPD_FAULT_Pin) {
 8000fec:	88fb      	ldrh	r3, [r7, #6]
 8000fee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ff2:	d106      	bne.n	8001002 <HAL_GPIO_EXTI_Callback+0x46>
		bspd_fault = true;
 8000ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80010a4 <HAL_GPIO_EXTI_Callback+0xe8>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	701a      	strb	r2, [r3, #0]
		stopMotor();
 8000ffa:	f000 fbd5 	bl	80017a8 <stopMotor>
		Error_Handler();
 8000ffe:	f000 fa45 	bl	800148c <Error_Handler>
	}

	if (GPIO_Pin == RTD_BTN_Pin) {
 8001002:	88fb      	ldrh	r3, [r7, #6]
 8001004:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001008:	d11f      	bne.n	800104a <HAL_GPIO_EXTI_Callback+0x8e>
		rtd_debug++;
 800100a:	4b27      	ldr	r3, [pc, #156]	@ (80010a8 <HAL_GPIO_EXTI_Callback+0xec>)
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	b2db      	uxtb	r3, r3
 8001010:	3301      	adds	r3, #1
 8001012:	b2da      	uxtb	r2, r3
 8001014:	4b24      	ldr	r3, [pc, #144]	@ (80010a8 <HAL_GPIO_EXTI_Callback+0xec>)
 8001016:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(RTD_BTN_GPIO_Port, RTD_BTN_Pin) == GPIO_PIN_SET) {
 8001018:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800101c:	4823      	ldr	r0, [pc, #140]	@ (80010ac <HAL_GPIO_EXTI_Callback+0xf0>)
 800101e:	f007 f861 	bl	80080e4 <HAL_GPIO_ReadPin>
 8001022:	4603      	mov	r3, r0
 8001024:	2b01      	cmp	r3, #1
 8001026:	d10a      	bne.n	800103e <HAL_GPIO_EXTI_Callback+0x82>
			rtd_button_pressed = true;
 8001028:	4b21      	ldr	r3, [pc, #132]	@ (80010b0 <HAL_GPIO_EXTI_Callback+0xf4>)
 800102a:	2201      	movs	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_COUNTER(&htim1, 0);
 800102e:	4b21      	ldr	r3, [pc, #132]	@ (80010b4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	2200      	movs	r2, #0
 8001034:	625a      	str	r2, [r3, #36]	@ 0x24
            HAL_TIM_Base_Start_IT(&htim1);
 8001036:	481f      	ldr	r0, [pc, #124]	@ (80010b4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001038:	f00a fed8 	bl	800bdec <HAL_TIM_Base_Start_IT>
 800103c:	e005      	b.n	800104a <HAL_GPIO_EXTI_Callback+0x8e>
		} else {
			// Button Released!
			rtd_button_pressed = false;
 800103e:	4b1c      	ldr	r3, [pc, #112]	@ (80010b0 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001040:	2200      	movs	r2, #0
 8001042:	701a      	strb	r2, [r3, #0]
            HAL_TIM_Base_Stop_IT(&htim1);
 8001044:	481b      	ldr	r0, [pc, #108]	@ (80010b4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001046:	f00a ff57 	bl	800bef8 <HAL_TIM_Base_Stop_IT>
		}
	}

	if (GPIO_Pin == PRCHG_BTN_Pin) {
 800104a:	88fb      	ldrh	r3, [r7, #6]
 800104c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001050:	d11f      	bne.n	8001092 <HAL_GPIO_EXTI_Callback+0xd6>
		prchg_debug++;
 8001052:	4b19      	ldr	r3, [pc, #100]	@ (80010b8 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	b2db      	uxtb	r3, r3
 8001058:	3301      	adds	r3, #1
 800105a:	b2da      	uxtb	r2, r3
 800105c:	4b16      	ldr	r3, [pc, #88]	@ (80010b8 <HAL_GPIO_EXTI_Callback+0xfc>)
 800105e:	701a      	strb	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(PRCHG_BTN_GPIO_Port, PRCHG_BTN_Pin) == GPIO_PIN_SET) {
 8001060:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001064:	4811      	ldr	r0, [pc, #68]	@ (80010ac <HAL_GPIO_EXTI_Callback+0xf0>)
 8001066:	f007 f83d 	bl	80080e4 <HAL_GPIO_ReadPin>
 800106a:	4603      	mov	r3, r0
 800106c:	2b01      	cmp	r3, #1
 800106e:	d10a      	bne.n	8001086 <HAL_GPIO_EXTI_Callback+0xca>
			prchg_button_pressed = true;
 8001070:	4b12      	ldr	r3, [pc, #72]	@ (80010bc <HAL_GPIO_EXTI_Callback+0x100>)
 8001072:	2201      	movs	r2, #1
 8001074:	701a      	strb	r2, [r3, #0]
		    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001076:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2200      	movs	r2, #0
 800107c:	625a      	str	r2, [r3, #36]	@ 0x24
		    HAL_TIM_Base_Start_IT(&htim1);
 800107e:	480d      	ldr	r0, [pc, #52]	@ (80010b4 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001080:	f00a feb4 	bl	800bdec <HAL_TIM_Base_Start_IT>
			// Button Released!
			prchg_button_pressed = false;
		    HAL_TIM_Base_Stop_IT(&htim1);
		}
	}
}
 8001084:	e005      	b.n	8001092 <HAL_GPIO_EXTI_Callback+0xd6>
			prchg_button_pressed = false;
 8001086:	4b0d      	ldr	r3, [pc, #52]	@ (80010bc <HAL_GPIO_EXTI_Callback+0x100>)
 8001088:	2200      	movs	r2, #0
 800108a:	701a      	strb	r2, [r3, #0]
		    HAL_TIM_Base_Stop_IT(&htim1);
 800108c:	4809      	ldr	r0, [pc, #36]	@ (80010b4 <HAL_GPIO_EXTI_Callback+0xf8>)
 800108e:	f00a ff33 	bl	800bef8 <HAL_TIM_Base_Stop_IT>
}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	24000398 	.word	0x24000398
 80010a0:	24000399 	.word	0x24000399
 80010a4:	2400039a 	.word	0x2400039a
 80010a8:	2400039d 	.word	0x2400039d
 80010ac:	58021400 	.word	0x58021400
 80010b0:	2400039b 	.word	0x2400039b
 80010b4:	24000434 	.word	0x24000434
 80010b8:	2400039e 	.word	0x2400039e
 80010bc:	2400039c 	.word	0x2400039c

080010c0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1) {
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a15      	ldr	r2, [pc, #84]	@ (8001124 <HAL_TIM_PeriodElapsedCallback+0x64>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d125      	bne.n	800111e <HAL_TIM_PeriodElapsedCallback+0x5e>

    	if (prchg_button_pressed == true) {
 80010d2:	4b15      	ldr	r3, [pc, #84]	@ (8001128 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d006      	beq.n	80010ea <HAL_TIM_PeriodElapsedCallback+0x2a>
    		configurePrechargeMessage();
 80010dc:	f000 fb78 	bl	80017d0 <configurePrechargeMessage>
    		sendPrechargeRequest();
 80010e0:	f000 fba2 	bl	8001828 <sendPrechargeRequest>

    		// COMMENT OUT WHEN CAN IS BEING USED... THIS IS FOR DEBUGGING/TESTING TO "SKIP" ACTUAL PRECHARGE
    		inverter_precharged = true;
 80010e4:	4b11      	ldr	r3, [pc, #68]	@ (800112c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	701a      	strb	r2, [r3, #0]
    	}

    	if (rtd_button_pressed == true) {
 80010ea:	4b11      	ldr	r3, [pc, #68]	@ (8001130 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d014      	beq.n	800111e <HAL_TIM_PeriodElapsedCallback+0x5e>

    		if (inverter_precharged == false) {
 80010f4:	4b0d      	ldr	r3, [pc, #52]	@ (800112c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	f083 0301 	eor.w	r3, r3, #1
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d10c      	bne.n	800111c <HAL_TIM_PeriodElapsedCallback+0x5c>
    			return;
    		}

    		if (ADC_VAL[2] > BSE_ACTIVATED_ADC_THRESHOLD) {
 8001102:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8001104:	889b      	ldrh	r3, [r3, #4]
 8001106:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800110a:	4293      	cmp	r3, r2
 800110c:	d902      	bls.n	8001114 <HAL_TIM_PeriodElapsedCallback+0x54>
    			playReadyToDriveSound(); // Sets ready_to_drive = true once I2S data stream is complete
 800110e:	f7ff fe59 	bl	8000dc4 <playReadyToDriveSound>
 8001112:	e004      	b.n	800111e <HAL_TIM_PeriodElapsedCallback+0x5e>
    		} else {
    			ready_to_drive = false;
 8001114:	4b08      	ldr	r3, [pc, #32]	@ (8001138 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8001116:	2200      	movs	r2, #0
 8001118:	701a      	strb	r2, [r3, #0]
 800111a:	e000      	b.n	800111e <HAL_TIM_PeriodElapsedCallback+0x5e>
    			return;
 800111c:	bf00      	nop
    		}
    	}
    }
}
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	40010000 	.word	0x40010000
 8001128:	2400039c 	.word	0x2400039c
 800112c:	2400042d 	.word	0x2400042d
 8001130:	2400039b 	.word	0x2400039b
 8001134:	240003dc 	.word	0x240003dc
 8001138:	2400039f 	.word	0x2400039f

0800113c <HAL_FDCAN_RxFifo0Callback>:

// FDCAN1 Callback
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
	fdcan1_debug_cb++;
 8001146:	4b11      	ldr	r3, [pc, #68]	@ (800118c <HAL_FDCAN_RxFifo0Callback+0x50>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	3301      	adds	r3, #1
 800114c:	4a0f      	ldr	r2, [pc, #60]	@ (800118c <HAL_FDCAN_RxFifo0Callback+0x50>)
 800114e:	6013      	str	r3, [r2, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	2b00      	cmp	r3, #0
 8001158:	d015      	beq.n	8001186 <HAL_FDCAN_RxFifo0Callback+0x4a>
	{

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader1, RxData1) != HAL_OK)
 800115a:	4b0d      	ldr	r3, [pc, #52]	@ (8001190 <HAL_FDCAN_RxFifo0Callback+0x54>)
 800115c:	4a0d      	ldr	r2, [pc, #52]	@ (8001194 <HAL_FDCAN_RxFifo0Callback+0x58>)
 800115e:	2140      	movs	r1, #64	@ 0x40
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f005 ff2f 	bl	8006fc4 <HAL_FDCAN_GetRxMessage>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d005      	beq.n	8001178 <HAL_FDCAN_RxFifo0Callback+0x3c>
		{
			fdcan_rx_error_count++;
 800116c:	4b0a      	ldr	r3, [pc, #40]	@ (8001198 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	3301      	adds	r3, #1
 8001172:	4a09      	ldr	r2, [pc, #36]	@ (8001198 <HAL_FDCAN_RxFifo0Callback+0x5c>)
 8001174:	6013      	str	r3, [r2, #0]
			return;
 8001176:	e006      	b.n	8001186 <HAL_FDCAN_RxFifo0Callback+0x4a>
		}

		fdcan_rx_count++;
 8001178:	4b08      	ldr	r3, [pc, #32]	@ (800119c <HAL_FDCAN_RxFifo0Callback+0x60>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	3301      	adds	r3, #1
 800117e:	4a07      	ldr	r2, [pc, #28]	@ (800119c <HAL_FDCAN_RxFifo0Callback+0x60>)
 8001180:	6013      	str	r3, [r2, #0]
		FDCAN1_Rx_Handler();
 8001182:	f7ff fc15 	bl	80009b0 <FDCAN1_Rx_Handler>
	}
}
 8001186:	3708      	adds	r7, #8
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	24000388 	.word	0x24000388
 8001190:	24000284 	.word	0x24000284
 8001194:	2400025c 	.word	0x2400025c
 8001198:	24000394 	.word	0x24000394
 800119c:	24000390 	.word	0x24000390

080011a0 <HAL_FDCAN_RxFifo1Callback>:

// FDCAN2 Callback
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
	fdcan2_debug_cb++;
 80011aa:	4b11      	ldr	r3, [pc, #68]	@ (80011f0 <HAL_FDCAN_RxFifo1Callback+0x50>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	3301      	adds	r3, #1
 80011b0:	4a0f      	ldr	r2, [pc, #60]	@ (80011f0 <HAL_FDCAN_RxFifo1Callback+0x50>)
 80011b2:	6013      	str	r3, [r2, #0]
	if (RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	f003 0310 	and.w	r3, r3, #16
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d015      	beq.n	80011ea <HAL_FDCAN_RxFifo1Callback+0x4a>
	{

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader2, RxData2) != HAL_OK)
 80011be:	4b0d      	ldr	r3, [pc, #52]	@ (80011f4 <HAL_FDCAN_RxFifo1Callback+0x54>)
 80011c0:	4a0d      	ldr	r2, [pc, #52]	@ (80011f8 <HAL_FDCAN_RxFifo1Callback+0x58>)
 80011c2:	2141      	movs	r1, #65	@ 0x41
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	f005 fefd 	bl	8006fc4 <HAL_FDCAN_GetRxMessage>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d005      	beq.n	80011dc <HAL_FDCAN_RxFifo1Callback+0x3c>
		{
			fdcan_rx_error_count++;
 80011d0:	4b0a      	ldr	r3, [pc, #40]	@ (80011fc <HAL_FDCAN_RxFifo1Callback+0x5c>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	3301      	adds	r3, #1
 80011d6:	4a09      	ldr	r2, [pc, #36]	@ (80011fc <HAL_FDCAN_RxFifo1Callback+0x5c>)
 80011d8:	6013      	str	r3, [r2, #0]
			return;
 80011da:	e006      	b.n	80011ea <HAL_FDCAN_RxFifo1Callback+0x4a>
		}

		fdcan_rx_count++;
 80011dc:	4b08      	ldr	r3, [pc, #32]	@ (8001200 <HAL_FDCAN_RxFifo1Callback+0x60>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	3301      	adds	r3, #1
 80011e2:	4a07      	ldr	r2, [pc, #28]	@ (8001200 <HAL_FDCAN_RxFifo1Callback+0x60>)
 80011e4:	6013      	str	r3, [r2, #0]
		FDCAN2_Rx_Handler();
 80011e6:	f7ff fbf7 	bl	80009d8 <FDCAN2_Rx_Handler>
	}
}
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	2400038c 	.word	0x2400038c
 80011f4:	240002b4 	.word	0x240002b4
 80011f8:	2400028c 	.word	0x2400028c
 80011fc:	24000394 	.word	0x24000394
 8001200:	24000390 	.word	0x24000390

08001204 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b092      	sub	sp, #72	@ 0x48
 8001208:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800120a:	f000 f913 	bl	8001434 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800120e:	f000 fd1f 	bl	8001c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001212:	f000 f8a1 	bl	8001358 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001216:	f7ff fbe7 	bl	80009e8 <MX_GPIO_Init>
  MX_DMA_Init();
 800121a:	f7ff f9cd 	bl	80005b8 <MX_DMA_Init>
  MX_ADC3_Init();
 800121e:	f7ff f877 	bl	8000310 <MX_ADC3_Init>
  MX_FDCAN1_Init();
 8001222:	f7ff f9f1 	bl	8000608 <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8001226:	f7ff fa55 	bl	80006d4 <MX_FDCAN2_Init>
  MX_TIM1_Init();
 800122a:	f000 fc69 	bl	8001b00 <MX_TIM1_Init>
  MX_I2S2_Init();
 800122e:	f7ff fc77 	bl	8000b20 <MX_I2S2_Init>
  /* USER CODE BEGIN 2 */

  // FDCAN1 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_1 = {0};
 8001232:	f107 0320 	add.w	r3, r7, #32
 8001236:	2220      	movs	r2, #32
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f00b fab6 	bl	800c7ac <memset>
  sFilterConfig_1.IdType = FDCAN_STANDARD_ID;
 8001240:	2300      	movs	r3, #0
 8001242:	623b      	str	r3, [r7, #32]
  sFilterConfig_1.FilterIndex = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	627b      	str	r3, [r7, #36]	@ 0x24
  sFilterConfig_1.FilterType = FDCAN_FILTER_RANGE;
 8001248:	2300      	movs	r3, #0
 800124a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sFilterConfig_1.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 800124c:	2301      	movs	r3, #1
 800124e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sFilterConfig_1.FilterID1 = 0x000;
 8001250:	2300      	movs	r3, #0
 8001252:	633b      	str	r3, [r7, #48]	@ 0x30
  sFilterConfig_1.FilterID2 = 0x7FF;
 8001254:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8001258:	637b      	str	r3, [r7, #52]	@ 0x34
  sFilterConfig_1.RxBufferIndex = 0;
 800125a:	2300      	movs	r3, #0
 800125c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig_1) != HAL_OK)
 800125e:	f107 0320 	add.w	r3, r7, #32
 8001262:	4619      	mov	r1, r3
 8001264:	4838      	ldr	r0, [pc, #224]	@ (8001348 <main+0x144>)
 8001266:	f005 fd83 	bl	8006d70 <HAL_FDCAN_ConfigFilter>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <main+0x70>
  {
    /* Filter configuration Error */
    Error_Handler();
 8001270:	f000 f90c 	bl	800148c <Error_Handler>
  }

  // Configure FDCAN1 Global Filter - Accept All to FIFO0
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1,
 8001274:	2300      	movs	r3, #0
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	2300      	movs	r3, #0
 800127a:	2202      	movs	r2, #2
 800127c:	2100      	movs	r1, #0
 800127e:	4832      	ldr	r0, [pc, #200]	@ (8001348 <main+0x144>)
 8001280:	f005 fdec 	bl	8006e5c <HAL_FDCAN_ConfigGlobalFilter>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <main+0x8a>
                                    FDCAN_ACCEPT_IN_RX_FIFO0,  // Accept non-matching standard IDs to FIFO0
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 800128a:	f000 f8ff 	bl	800148c <Error_Handler>
  }

  // FDCAN2 FILTER SETUP
  FDCAN_FilterTypeDef sFilterConfig_2 = {0};
 800128e:	463b      	mov	r3, r7
 8001290:	2220      	movs	r2, #32
 8001292:	2100      	movs	r1, #0
 8001294:	4618      	mov	r0, r3
 8001296:	f00b fa89 	bl	800c7ac <memset>
  sFilterConfig_2.IdType = FDCAN_STANDARD_ID;
 800129a:	2300      	movs	r3, #0
 800129c:	603b      	str	r3, [r7, #0]
  sFilterConfig_2.FilterIndex = 0;
 800129e:	2300      	movs	r3, #0
 80012a0:	607b      	str	r3, [r7, #4]
  sFilterConfig_2.FilterType = FDCAN_FILTER_RANGE;
 80012a2:	2300      	movs	r3, #0
 80012a4:	60bb      	str	r3, [r7, #8]
  sFilterConfig_2.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 80012a6:	2302      	movs	r3, #2
 80012a8:	60fb      	str	r3, [r7, #12]
  sFilterConfig_2.FilterID1 = 0x000;
 80012aa:	2300      	movs	r3, #0
 80012ac:	613b      	str	r3, [r7, #16]
  sFilterConfig_2.FilterID2 = 0x7FF;
 80012ae:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80012b2:	617b      	str	r3, [r7, #20]
  sFilterConfig_2.RxBufferIndex = 0;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61bb      	str	r3, [r7, #24]
  if (HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig_2) != HAL_OK)
 80012b8:	463b      	mov	r3, r7
 80012ba:	4619      	mov	r1, r3
 80012bc:	4823      	ldr	r0, [pc, #140]	@ (800134c <main+0x148>)
 80012be:	f005 fd57 	bl	8006d70 <HAL_FDCAN_ConfigFilter>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <main+0xc8>
  {
    /* Filter configuration Error */
    Error_Handler();
 80012c8:	f000 f8e0 	bl	800148c <Error_Handler>
  }
  // Configure FDCAN2 Global Filter - Accept All
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan2,
 80012cc:	2300      	movs	r3, #0
 80012ce:	9300      	str	r3, [sp, #0]
 80012d0:	2300      	movs	r3, #0
 80012d2:	2202      	movs	r2, #2
 80012d4:	2101      	movs	r1, #1
 80012d6:	481d      	ldr	r0, [pc, #116]	@ (800134c <main+0x148>)
 80012d8:	f005 fdc0 	bl	8006e5c <HAL_FDCAN_ConfigGlobalFilter>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <main+0xe2>
                                    FDCAN_ACCEPT_IN_RX_FIFO1,  // Accept ALL standard IDs to FIFO1
                                    FDCAN_REJECT,              // Reject extended IDs (not used)
                                    DISABLE,
                                    DISABLE) != HAL_OK) {
    Error_Handler();
 80012e2:	f000 f8d3 	bl	800148c <Error_Handler>
  }

  // Start FDCAN1
  if(HAL_FDCAN_Start(&hfdcan1)!= HAL_OK) {
 80012e6:	4818      	ldr	r0, [pc, #96]	@ (8001348 <main+0x144>)
 80012e8:	f005 fde5 	bl	8006eb6 <HAL_FDCAN_Start>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <main+0xf2>
	  Error_Handler();
 80012f2:	f000 f8cb 	bl	800148c <Error_Handler>
  }

  // Start FDCAN2
  if(HAL_FDCAN_Start(&hfdcan2)!= HAL_OK) {
 80012f6:	4815      	ldr	r0, [pc, #84]	@ (800134c <main+0x148>)
 80012f8:	f005 fddd 	bl	8006eb6 <HAL_FDCAN_Start>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <main+0x102>
	  Error_Handler();
 8001302:	f000 f8c3 	bl	800148c <Error_Handler>
  }

  // Activate the notification for new data in FIFO0 for FDCAN1
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8001306:	2200      	movs	r2, #0
 8001308:	2101      	movs	r1, #1
 800130a:	480f      	ldr	r0, [pc, #60]	@ (8001348 <main+0x144>)
 800130c:	f005 ffc6 	bl	800729c <HAL_FDCAN_ActivateNotification>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <main+0x116>
	  /* Notification Error */
	  Error_Handler();
 8001316:	f000 f8b9 	bl	800148c <Error_Handler>
  }

  // Activate the notification for new data in FIFO1 for FDCAN2
  if (HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK)
 800131a:	2200      	movs	r2, #0
 800131c:	2110      	movs	r1, #16
 800131e:	480b      	ldr	r0, [pc, #44]	@ (800134c <main+0x148>)
 8001320:	f005 ffbc 	bl	800729c <HAL_FDCAN_ActivateNotification>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <main+0x12a>
  {
	  /* Notification Error */
	  Error_Handler();
 800132a:	f000 f8af 	bl	800148c <Error_Handler>
  }

  HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED);
 800132e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001332:	2100      	movs	r1, #0
 8001334:	4806      	ldr	r0, [pc, #24]	@ (8001350 <main+0x14c>)
 8001336:	f002 fd2d 	bl	8003d94 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc3, (uint32_t*) ADC_VAL, 3);
 800133a:	2203      	movs	r2, #3
 800133c:	4905      	ldr	r1, [pc, #20]	@ (8001354 <main+0x150>)
 800133e:	4804      	ldr	r0, [pc, #16]	@ (8001350 <main+0x14c>)
 8001340:	f001 fa82 	bl	8002848 <HAL_ADC_Start_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <main+0x140>
 8001348:	24000118 	.word	0x24000118
 800134c:	240001b8 	.word	0x240001b8
 8001350:	24000030 	.word	0x24000030
 8001354:	240003dc 	.word	0x240003dc

08001358 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b09c      	sub	sp, #112	@ 0x70
 800135c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800135e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001362:	224c      	movs	r2, #76	@ 0x4c
 8001364:	2100      	movs	r1, #0
 8001366:	4618      	mov	r0, r3
 8001368:	f00b fa20 	bl	800c7ac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800136c:	1d3b      	adds	r3, r7, #4
 800136e:	2220      	movs	r2, #32
 8001370:	2100      	movs	r1, #0
 8001372:	4618      	mov	r0, r3
 8001374:	f00b fa1a 	bl	800c7ac <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001378:	2002      	movs	r0, #2
 800137a:	f007 f96f 	bl	800865c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800137e:	2300      	movs	r3, #0
 8001380:	603b      	str	r3, [r7, #0]
 8001382:	4b2b      	ldr	r3, [pc, #172]	@ (8001430 <SystemClock_Config+0xd8>)
 8001384:	699b      	ldr	r3, [r3, #24]
 8001386:	4a2a      	ldr	r2, [pc, #168]	@ (8001430 <SystemClock_Config+0xd8>)
 8001388:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800138c:	6193      	str	r3, [r2, #24]
 800138e:	4b28      	ldr	r3, [pc, #160]	@ (8001430 <SystemClock_Config+0xd8>)
 8001390:	699b      	ldr	r3, [r3, #24]
 8001392:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001396:	603b      	str	r3, [r7, #0]
 8001398:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800139a:	bf00      	nop
 800139c:	4b24      	ldr	r3, [pc, #144]	@ (8001430 <SystemClock_Config+0xd8>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80013a8:	d1f8      	bne.n	800139c <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013aa:	2302      	movs	r3, #2
 80013ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80013ae:	2301      	movs	r3, #1
 80013b0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80013b2:	2340      	movs	r3, #64	@ 0x40
 80013b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b6:	2302      	movs	r3, #2
 80013b8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013ba:	2300      	movs	r3, #0
 80013bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80013be:	2304      	movs	r3, #4
 80013c0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 80013c2:	230c      	movs	r3, #12
 80013c4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80013c6:	2301      	movs	r3, #1
 80013c8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80013ca:	2302      	movs	r3, #2
 80013cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80013ce:	2302      	movs	r3, #2
 80013d0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80013d2:	230c      	movs	r3, #12
 80013d4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80013d6:	2300      	movs	r3, #0
 80013d8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80013da:	2300      	movs	r3, #0
 80013dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013e2:	4618      	mov	r0, r3
 80013e4:	f007 f974 	bl	80086d0 <HAL_RCC_OscConfig>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80013ee:	f000 f84d 	bl	800148c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013f2:	233f      	movs	r3, #63	@ 0x3f
 80013f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013f6:	2303      	movs	r3, #3
 80013f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80013fa:	2300      	movs	r3, #0
 80013fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80013fe:	2300      	movs	r3, #0
 8001400:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001402:	2340      	movs	r3, #64	@ 0x40
 8001404:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001406:	2340      	movs	r3, #64	@ 0x40
 8001408:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800140a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800140e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001410:	2340      	movs	r3, #64	@ 0x40
 8001412:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001414:	1d3b      	adds	r3, r7, #4
 8001416:	2102      	movs	r1, #2
 8001418:	4618      	mov	r0, r3
 800141a:	f007 fd33 	bl	8008e84 <HAL_RCC_ClockConfig>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001424:	f000 f832 	bl	800148c <Error_Handler>
  }
}
 8001428:	bf00      	nop
 800142a:	3770      	adds	r7, #112	@ 0x70
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	58024800 	.word	0x58024800

08001434 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b084      	sub	sp, #16
 8001438:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800143a:	463b      	mov	r3, r7
 800143c:	2200      	movs	r2, #0
 800143e:	601a      	str	r2, [r3, #0]
 8001440:	605a      	str	r2, [r3, #4]
 8001442:	609a      	str	r2, [r3, #8]
 8001444:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001446:	f002 fe4b 	bl	80040e0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800144a:	2301      	movs	r3, #1
 800144c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800144e:	2300      	movs	r3, #0
 8001450:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001452:	2300      	movs	r3, #0
 8001454:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001456:	231f      	movs	r3, #31
 8001458:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800145a:	2387      	movs	r3, #135	@ 0x87
 800145c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800145e:	2300      	movs	r3, #0
 8001460:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8001462:	2300      	movs	r3, #0
 8001464:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001466:	2301      	movs	r3, #1
 8001468:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800146a:	2301      	movs	r3, #1
 800146c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800146e:	2300      	movs	r3, #0
 8001470:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001472:	2300      	movs	r3, #0
 8001474:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001476:	463b      	mov	r3, r7
 8001478:	4618      	mov	r0, r3
 800147a:	f002 fe69 	bl	8004150 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800147e:	2004      	movs	r0, #4
 8001480:	f002 fe46 	bl	8004110 <HAL_MPU_Enable>

}
 8001484:	bf00      	nop
 8001486:	3710      	adds	r7, #16
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}

0800148c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001490:	b672      	cpsid	i
}
 8001492:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001494:	bf00      	nop
 8001496:	e7fd      	b.n	8001494 <Error_Handler+0x8>

08001498 <calculateTorqueRequest>:
	Inverter_TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
	Inverter_TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
	Inverter_TxHeader.MessageMarker = 0;
}

void calculateTorqueRequest() {
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
	float apps_percent_average = (pedal_percents[0] + pedal_percents[1])/2;
 800149e:	4b24      	ldr	r3, [pc, #144]	@ (8001530 <calculateTorqueRequest+0x98>)
 80014a0:	ed93 7a00 	vldr	s14, [r3]
 80014a4:	4b22      	ldr	r3, [pc, #136]	@ (8001530 <calculateTorqueRequest+0x98>)
 80014a6:	edd3 7a01 	vldr	s15, [r3, #4]
 80014aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014ae:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80014b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014b6:	edc7 7a01 	vstr	s15, [r7, #4]
	if (apps_percent_average >= APPS_INFLECTION_PERCENT) {
 80014ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80014be:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014c2:	ed9f 6b17 	vldr	d6, [pc, #92]	@ 8001520 <calculateTorqueRequest+0x88>
 80014c6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80014ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ce:	da00      	bge.n	80014d2 <calculateTorqueRequest+0x3a>
			requestedTorque = MAX_TORQUE;
		}
	} else {
		// TODO: REGEN BRAKING!
	}
}
 80014d0:	e01e      	b.n	8001510 <calculateTorqueRequest+0x78>
				(apps_percent_average - APPS_INFLECTION_PERCENT);
 80014d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80014d6:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80014da:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 8001520 <calculateTorqueRequest+0x88>
 80014de:	ee37 7b46 	vsub.f64	d7, d7, d6
		requestedTorque = ((float) (MAX_TORQUE - MIN_TORQUE)) *
 80014e2:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 8001528 <calculateTorqueRequest+0x90>
 80014e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80014ea:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80014ee:	4b11      	ldr	r3, [pc, #68]	@ (8001534 <calculateTorqueRequest+0x9c>)
 80014f0:	edc3 7a00 	vstr	s15, [r3]
		if (requestedTorque >= MAX_TORQUE) {
 80014f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001534 <calculateTorqueRequest+0x9c>)
 80014f6:	edd3 7a00 	vldr	s15, [r3]
 80014fa:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001538 <calculateTorqueRequest+0xa0>
 80014fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001506:	da00      	bge.n	800150a <calculateTorqueRequest+0x72>
}
 8001508:	e002      	b.n	8001510 <calculateTorqueRequest+0x78>
			requestedTorque = MAX_TORQUE;
 800150a:	4b0a      	ldr	r3, [pc, #40]	@ (8001534 <calculateTorqueRequest+0x9c>)
 800150c:	4a0b      	ldr	r2, [pc, #44]	@ (800153c <calculateTorqueRequest+0xa4>)
 800150e:	601a      	str	r2, [r3, #0]
}
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr
 800151c:	f3af 8000 	nop.w
 8001520:	9999999a 	.word	0x9999999a
 8001524:	3fa99999 	.word	0x3fa99999
 8001528:	00000000 	.word	0x00000000
 800152c:	405f4000 	.word	0x405f4000
 8001530:	240003f0 	.word	0x240003f0
 8001534:	240003fc 	.word	0x240003fc
 8001538:	42fa0000 	.word	0x42fa0000
 800153c:	42fa0000 	.word	0x42fa0000

08001540 <checkAPPS_Plausibility>:

void checkAPPS_Plausibility() {
 8001540:	b580      	push	{r7, lr}
 8001542:	b082      	sub	sp, #8
 8001544:	af00      	add	r7, sp, #0
	float pedal_travel_difference_percent = fabsf(pedal_percents[0] - pedal_percents[1]);
 8001546:	4b26      	ldr	r3, [pc, #152]	@ (80015e0 <checkAPPS_Plausibility+0xa0>)
 8001548:	ed93 7a00 	vldr	s14, [r3]
 800154c:	4b24      	ldr	r3, [pc, #144]	@ (80015e0 <checkAPPS_Plausibility+0xa0>)
 800154e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001552:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001556:	eef0 7ae7 	vabs.f32	s15, s15
 800155a:	edc7 7a01 	vstr	s15, [r7, #4]
	bool apps_invalid = (pedal_travel_difference_percent > APPS_IMPLAUSIBILITY_PERCENT_DIFFERENCE);
 800155e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001562:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001566:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 80015d8 <checkAPPS_Plausibility+0x98>
 800156a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800156e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001572:	bfcc      	ite	gt
 8001574:	2301      	movgt	r3, #1
 8001576:	2300      	movle	r3, #0
 8001578:	70fb      	strb	r3, [r7, #3]

	if (apps_plausible == true && apps_invalid == true) {
 800157a:	4b1a      	ldr	r3, [pc, #104]	@ (80015e4 <checkAPPS_Plausibility+0xa4>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d00a      	beq.n	8001598 <checkAPPS_Plausibility+0x58>
 8001582:	78fb      	ldrb	r3, [r7, #3]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d007      	beq.n	8001598 <checkAPPS_Plausibility+0x58>
		millis_since_apps_implausible = HAL_GetTick();
 8001588:	f000 fbe8 	bl	8001d5c <HAL_GetTick>
 800158c:	4603      	mov	r3, r0
 800158e:	4a16      	ldr	r2, [pc, #88]	@ (80015e8 <checkAPPS_Plausibility+0xa8>)
 8001590:	6013      	str	r3, [r2, #0]
		apps_plausible = false;
 8001592:	4b14      	ldr	r3, [pc, #80]	@ (80015e4 <checkAPPS_Plausibility+0xa4>)
 8001594:	2200      	movs	r2, #0
 8001596:	701a      	strb	r2, [r3, #0]
	}

	if (apps_plausible == false) {
 8001598:	4b12      	ldr	r3, [pc, #72]	@ (80015e4 <checkAPPS_Plausibility+0xa4>)
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	f083 0301 	eor.w	r3, r3, #1
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d014      	beq.n	80015d0 <checkAPPS_Plausibility+0x90>
		if ((HAL_GetTick() - millis_since_apps_implausible) > APPS_IMPLAUSIBILITY_TIMEOUT_MS) {
 80015a6:	f000 fbd9 	bl	8001d5c <HAL_GetTick>
 80015aa:	4602      	mov	r2, r0
 80015ac:	4b0e      	ldr	r3, [pc, #56]	@ (80015e8 <checkAPPS_Plausibility+0xa8>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	2b64      	cmp	r3, #100	@ 0x64
 80015b4:	d903      	bls.n	80015be <checkAPPS_Plausibility+0x7e>
			requestedTorque = 0;
 80015b6:	4b0d      	ldr	r3, [pc, #52]	@ (80015ec <checkAPPS_Plausibility+0xac>)
 80015b8:	f04f 0200 	mov.w	r2, #0
 80015bc:	601a      	str	r2, [r3, #0]
		}

		if (apps_invalid == false) {
 80015be:	78fb      	ldrb	r3, [r7, #3]
 80015c0:	f083 0301 	eor.w	r3, r3, #1
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d002      	beq.n	80015d0 <checkAPPS_Plausibility+0x90>
			apps_plausible = true;
 80015ca:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <checkAPPS_Plausibility+0xa4>)
 80015cc:	2201      	movs	r2, #1
 80015ce:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80015d0:	bf00      	nop
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	9999999a 	.word	0x9999999a
 80015dc:	3fb99999 	.word	0x3fb99999
 80015e0:	240003f0 	.word	0x240003f0
 80015e4:	24000000 	.word	0x24000000
 80015e8:	24000400 	.word	0x24000400
 80015ec:	240003fc 	.word	0x240003fc

080015f0 <checkBSE_Plausibility>:

void checkBSE_Plausibility() {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
	bool bse_invalid = (pedal_percents[2] > 1.0f || pedal_percents[2] < 0.0f);
 80015f6:	4b24      	ldr	r3, [pc, #144]	@ (8001688 <checkBSE_Plausibility+0x98>)
 80015f8:	edd3 7a02 	vldr	s15, [r3, #8]
 80015fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001600:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001608:	dc07      	bgt.n	800161a <checkBSE_Plausibility+0x2a>
 800160a:	4b1f      	ldr	r3, [pc, #124]	@ (8001688 <checkBSE_Plausibility+0x98>)
 800160c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001610:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001614:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001618:	d501      	bpl.n	800161e <checkBSE_Plausibility+0x2e>
 800161a:	2301      	movs	r3, #1
 800161c:	e000      	b.n	8001620 <checkBSE_Plausibility+0x30>
 800161e:	2300      	movs	r3, #0
 8001620:	71fb      	strb	r3, [r7, #7]
 8001622:	79fb      	ldrb	r3, [r7, #7]
 8001624:	f003 0301 	and.w	r3, r3, #1
 8001628:	71fb      	strb	r3, [r7, #7]

	if (bse_plausible && bse_invalid) {
 800162a:	4b18      	ldr	r3, [pc, #96]	@ (800168c <checkBSE_Plausibility+0x9c>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d00a      	beq.n	8001648 <checkBSE_Plausibility+0x58>
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d007      	beq.n	8001648 <checkBSE_Plausibility+0x58>
		millis_since_bse_implausible = HAL_GetTick();
 8001638:	f000 fb90 	bl	8001d5c <HAL_GetTick>
 800163c:	4603      	mov	r3, r0
 800163e:	4a14      	ldr	r2, [pc, #80]	@ (8001690 <checkBSE_Plausibility+0xa0>)
 8001640:	6013      	str	r3, [r2, #0]
	    bse_plausible = false;
 8001642:	4b12      	ldr	r3, [pc, #72]	@ (800168c <checkBSE_Plausibility+0x9c>)
 8001644:	2200      	movs	r2, #0
 8001646:	701a      	strb	r2, [r3, #0]
	}

	if (bse_plausible == false) {
 8001648:	4b10      	ldr	r3, [pc, #64]	@ (800168c <checkBSE_Plausibility+0x9c>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	f083 0301 	eor.w	r3, r3, #1
 8001650:	b2db      	uxtb	r3, r3
 8001652:	2b00      	cmp	r3, #0
 8001654:	d014      	beq.n	8001680 <checkBSE_Plausibility+0x90>
		if ((HAL_GetTick() - millis_since_bse_implausible) > BSE_IMPLAUSIBILITY_TIMEOUT_MS) {
 8001656:	f000 fb81 	bl	8001d5c <HAL_GetTick>
 800165a:	4602      	mov	r2, r0
 800165c:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <checkBSE_Plausibility+0xa0>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	1ad3      	subs	r3, r2, r3
 8001662:	2b64      	cmp	r3, #100	@ 0x64
 8001664:	d903      	bls.n	800166e <checkBSE_Plausibility+0x7e>
	        requestedTorque = 0;
 8001666:	4b0b      	ldr	r3, [pc, #44]	@ (8001694 <checkBSE_Plausibility+0xa4>)
 8001668:	f04f 0200 	mov.w	r2, #0
 800166c:	601a      	str	r2, [r3, #0]
		}

	    if (bse_invalid == false) {
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	f083 0301 	eor.w	r3, r3, #1
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2b00      	cmp	r3, #0
 8001678:	d002      	beq.n	8001680 <checkBSE_Plausibility+0x90>
	        bse_plausible = true;
 800167a:	4b04      	ldr	r3, [pc, #16]	@ (800168c <checkBSE_Plausibility+0x9c>)
 800167c:	2201      	movs	r2, #1
 800167e:	701a      	strb	r2, [r3, #0]
	    }
	}
}
 8001680:	bf00      	nop
 8001682:	3708      	adds	r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	240003f0 	.word	0x240003f0
 800168c:	24000001 	.word	0x24000001
 8001690:	24000404 	.word	0x24000404
 8001694:	240003fc 	.word	0x240003fc

08001698 <checkAPPS_BSE_Crosscheck>:

void checkAPPS_BSE_Crosscheck() {
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
	float apps_percent_average = (pedal_percents[0] + pedal_percents[1])/2;
 800169e:	4b26      	ldr	r3, [pc, #152]	@ (8001738 <checkAPPS_BSE_Crosscheck+0xa0>)
 80016a0:	ed93 7a00 	vldr	s14, [r3]
 80016a4:	4b24      	ldr	r3, [pc, #144]	@ (8001738 <checkAPPS_BSE_Crosscheck+0xa0>)
 80016a6:	edd3 7a01 	vldr	s15, [r3, #4]
 80016aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016ae:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80016b2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b6:	edc7 7a01 	vstr	s15, [r7, #4]

	if (crosscheck_plausible == true &&
 80016ba:	4b20      	ldr	r3, [pc, #128]	@ (800173c <checkAPPS_BSE_Crosscheck+0xa4>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d015      	beq.n	80016ee <checkAPPS_BSE_Crosscheck+0x56>
 80016c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80016c6:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 80016ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016d2:	dd0c      	ble.n	80016ee <checkAPPS_BSE_Crosscheck+0x56>
			(apps_percent_average > CROSSCHECK_IMPLAUSIBILITY_PERCENT_DIFFERENCE)
			&& (ADC_VAL[2] > BSE_ACTIVATED_ADC_THRESHOLD)) {
 80016d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001740 <checkAPPS_BSE_Crosscheck+0xa8>)
 80016d6:	889b      	ldrh	r3, [r3, #4]
 80016d8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80016dc:	4293      	cmp	r3, r2
 80016de:	d906      	bls.n	80016ee <checkAPPS_BSE_Crosscheck+0x56>
		crosscheck_plausible = false;
 80016e0:	4b16      	ldr	r3, [pc, #88]	@ (800173c <checkAPPS_BSE_Crosscheck+0xa4>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	701a      	strb	r2, [r3, #0]
		requestedTorque = 0;
 80016e6:	4b17      	ldr	r3, [pc, #92]	@ (8001744 <checkAPPS_BSE_Crosscheck+0xac>)
 80016e8:	f04f 0200 	mov.w	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
	}

	if (crosscheck_plausible == false) {
 80016ee:	4b13      	ldr	r3, [pc, #76]	@ (800173c <checkAPPS_BSE_Crosscheck+0xa4>)
 80016f0:	781b      	ldrb	r3, [r3, #0]
 80016f2:	f083 0301 	eor.w	r3, r3, #1
 80016f6:	b2db      	uxtb	r3, r3
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d012      	beq.n	8001722 <checkAPPS_BSE_Crosscheck+0x8a>
		if (apps_percent_average <= CROSSCHECK_RESTORATION_APPS_PERCENT) {
 80016fc:	edd7 7a01 	vldr	s15, [r7, #4]
 8001700:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001704:	ed9f 6b0a 	vldr	d6, [pc, #40]	@ 8001730 <checkAPPS_BSE_Crosscheck+0x98>
 8001708:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800170c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001710:	d803      	bhi.n	800171a <checkAPPS_BSE_Crosscheck+0x82>
			crosscheck_plausible = true; // CLEAR FAULT
 8001712:	4b0a      	ldr	r3, [pc, #40]	@ (800173c <checkAPPS_BSE_Crosscheck+0xa4>)
 8001714:	2201      	movs	r2, #1
 8001716:	701a      	strb	r2, [r3, #0]
		} else {
			requestedTorque = 0; // KEEP MOTOR SHUT DOWN
		}
	}
}
 8001718:	e003      	b.n	8001722 <checkAPPS_BSE_Crosscheck+0x8a>
			requestedTorque = 0; // KEEP MOTOR SHUT DOWN
 800171a:	4b0a      	ldr	r3, [pc, #40]	@ (8001744 <checkAPPS_BSE_Crosscheck+0xac>)
 800171c:	f04f 0200 	mov.w	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
}
 8001722:	bf00      	nop
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	9999999a 	.word	0x9999999a
 8001734:	3fa99999 	.word	0x3fa99999
 8001738:	240003f0 	.word	0x240003f0
 800173c:	24000002 	.word	0x24000002
 8001740:	240003dc 	.word	0x240003dc
 8001744:	240003fc 	.word	0x240003fc

08001748 <sendTorqueRequest>:

void sendTorqueRequest(int requestedTorque_i) {
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
	uint8_t msg0 = (uint8_t)(requestedTorque_i & 0xFF);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	73fb      	strb	r3, [r7, #15]
	uint8_t msg1 = (uint8_t)((requestedTorque_i >> 8) & 0xFF);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	121b      	asrs	r3, r3, #8
 8001758:	73bb      	strb	r3, [r7, #14]

	Inverter_TxData[0] = msg0;
 800175a:	4a10      	ldr	r2, [pc, #64]	@ (800179c <sendTorqueRequest+0x54>)
 800175c:	7bfb      	ldrb	r3, [r7, #15]
 800175e:	7013      	strb	r3, [r2, #0]
	Inverter_TxData[1] = msg1;
 8001760:	4a0e      	ldr	r2, [pc, #56]	@ (800179c <sendTorqueRequest+0x54>)
 8001762:	7bbb      	ldrb	r3, [r7, #14]
 8001764:	7053      	strb	r3, [r2, #1]
	Inverter_TxData[2] = 0;
 8001766:	4b0d      	ldr	r3, [pc, #52]	@ (800179c <sendTorqueRequest+0x54>)
 8001768:	2200      	movs	r2, #0
 800176a:	709a      	strb	r2, [r3, #2]
	Inverter_TxData[3] = 0;
 800176c:	4b0b      	ldr	r3, [pc, #44]	@ (800179c <sendTorqueRequest+0x54>)
 800176e:	2200      	movs	r2, #0
 8001770:	70da      	strb	r2, [r3, #3]
	Inverter_TxData[4] = 1; // Forward
 8001772:	4b0a      	ldr	r3, [pc, #40]	@ (800179c <sendTorqueRequest+0x54>)
 8001774:	2201      	movs	r2, #1
 8001776:	711a      	strb	r2, [r3, #4]
	Inverter_TxData[5] = 1; // Inverter On
 8001778:	4b08      	ldr	r3, [pc, #32]	@ (800179c <sendTorqueRequest+0x54>)
 800177a:	2201      	movs	r2, #1
 800177c:	715a      	strb	r2, [r3, #5]
	Inverter_TxData[6] = 0; // Default Torque Limits
 800177e:	4b07      	ldr	r3, [pc, #28]	@ (800179c <sendTorqueRequest+0x54>)
 8001780:	2200      	movs	r2, #0
 8001782:	719a      	strb	r2, [r3, #6]
	Inverter_TxData[7] = 0; // Default Torque Limits
 8001784:	4b05      	ldr	r3, [pc, #20]	@ (800179c <sendTorqueRequest+0x54>)
 8001786:	2200      	movs	r2, #0
 8001788:	71da      	strb	r2, [r3, #7]

	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &Inverter_TxHeader, Inverter_TxData) != HAL_OK) {
 800178a:	4a04      	ldr	r2, [pc, #16]	@ (800179c <sendTorqueRequest+0x54>)
 800178c:	4904      	ldr	r1, [pc, #16]	@ (80017a0 <sendTorqueRequest+0x58>)
 800178e:	4805      	ldr	r0, [pc, #20]	@ (80017a4 <sendTorqueRequest+0x5c>)
 8001790:	f005 fbbc 	bl	8006f0c <HAL_FDCAN_AddMessageToTxFifoQ>
		// HANDLE FAILURE!
	}

}
 8001794:	bf00      	nop
 8001796:	3710      	adds	r7, #16
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	240003d4 	.word	0x240003d4
 80017a0:	240003b0 	.word	0x240003b0
 80017a4:	24000118 	.word	0x24000118

080017a8 <stopMotor>:

void stopMotor() {
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
	for (int i = 0; i < 5; ++i) {
 80017ae:	2300      	movs	r3, #0
 80017b0:	607b      	str	r3, [r7, #4]
 80017b2:	e005      	b.n	80017c0 <stopMotor+0x18>
		sendTorqueRequest(0);
 80017b4:	2000      	movs	r0, #0
 80017b6:	f7ff ffc7 	bl	8001748 <sendTorqueRequest>
	for (int i = 0; i < 5; ++i) {
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	3301      	adds	r3, #1
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	2b04      	cmp	r3, #4
 80017c4:	ddf6      	ble.n	80017b4 <stopMotor+0xc>
	}
}
 80017c6:	bf00      	nop
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <configurePrechargeMessage>:
uint8_t PRCHG_TxData[1];
bool inverter_precharged;

// TODO: A struct to hold the "status" of precharge w/ a couple of booleans and uint8_t...

void configurePrechargeMessage() {
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
	PRCHG_TxHeader.Identifier = BMS_PRCHG_TX_ID;  /* VCU TX ID */
 80017d4:	4b12      	ldr	r3, [pc, #72]	@ (8001820 <configurePrechargeMessage+0x50>)
 80017d6:	f240 62ba 	movw	r2, #1722	@ 0x6ba
 80017da:	601a      	str	r2, [r3, #0]
	PRCHG_TxHeader.IdType = FDCAN_STANDARD_ID;
 80017dc:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <configurePrechargeMessage+0x50>)
 80017de:	2200      	movs	r2, #0
 80017e0:	605a      	str	r2, [r3, #4]
	PRCHG_TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80017e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001820 <configurePrechargeMessage+0x50>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
	PRCHG_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80017e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001820 <configurePrechargeMessage+0x50>)
 80017ea:	2208      	movs	r2, #8
 80017ec:	60da      	str	r2, [r3, #12]
	PRCHG_TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80017ee:	4b0c      	ldr	r3, [pc, #48]	@ (8001820 <configurePrechargeMessage+0x50>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	611a      	str	r2, [r3, #16]
	PRCHG_TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80017f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001820 <configurePrechargeMessage+0x50>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	615a      	str	r2, [r3, #20]
	PRCHG_TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80017fa:	4b09      	ldr	r3, [pc, #36]	@ (8001820 <configurePrechargeMessage+0x50>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	619a      	str	r2, [r3, #24]
	PRCHG_TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 8001800:	4b07      	ldr	r3, [pc, #28]	@ (8001820 <configurePrechargeMessage+0x50>)
 8001802:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001806:	61da      	str	r2, [r3, #28]
	PRCHG_TxHeader.MessageMarker = 0;
 8001808:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <configurePrechargeMessage+0x50>)
 800180a:	2200      	movs	r2, #0
 800180c:	621a      	str	r2, [r3, #32]

	// TODO: Configure TxData accordingly!
	PRCHG_TxData[0] = 0x00;
 800180e:	4b05      	ldr	r3, [pc, #20]	@ (8001824 <configurePrechargeMessage+0x54>)
 8001810:	2200      	movs	r2, #0
 8001812:	701a      	strb	r2, [r3, #0]
}
 8001814:	bf00      	nop
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	24000408 	.word	0x24000408
 8001824:	2400042c 	.word	0x2400042c

08001828 <sendPrechargeRequest>:

void sendPrechargeRequest() {
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
	// TODO
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &PRCHG_TxHeader, PRCHG_TxData) != HAL_OK) {
 800182c:	4a03      	ldr	r2, [pc, #12]	@ (800183c <sendPrechargeRequest+0x14>)
 800182e:	4904      	ldr	r1, [pc, #16]	@ (8001840 <sendPrechargeRequest+0x18>)
 8001830:	4804      	ldr	r0, [pc, #16]	@ (8001844 <sendPrechargeRequest+0x1c>)
 8001832:	f005 fb6b 	bl	8006f0c <HAL_FDCAN_AddMessageToTxFifoQ>
		// HANDLE FAILURE!
	}

	// OTHERWISE, SENT.... AWAIT RESPONSE..
	// 5 Second Timeout? Implement with a timer?
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	2400042c 	.word	0x2400042c
 8001840:	24000408 	.word	0x24000408
 8001844:	24000118 	.word	0x24000118

08001848 <processPrechargeResponse>:

void processPrechargeResponse() {
 8001848:	b480      	push	{r7}
 800184a:	af00      	add	r7, sp, #0
	inverter_precharged = true;
 800184c:	4b03      	ldr	r3, [pc, #12]	@ (800185c <processPrechargeResponse+0x14>)
 800184e:	2201      	movs	r2, #1
 8001850:	701a      	strb	r2, [r3, #0]
}
 8001852:	bf00      	nop
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr
 800185c:	2400042d 	.word	0x2400042d

08001860 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001860:	b480      	push	{r7}
 8001862:	b083      	sub	sp, #12
 8001864:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001866:	4b0a      	ldr	r3, [pc, #40]	@ (8001890 <HAL_MspInit+0x30>)
 8001868:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800186c:	4a08      	ldr	r2, [pc, #32]	@ (8001890 <HAL_MspInit+0x30>)
 800186e:	f043 0302 	orr.w	r3, r3, #2
 8001872:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001876:	4b06      	ldr	r3, [pc, #24]	@ (8001890 <HAL_MspInit+0x30>)
 8001878:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	607b      	str	r3, [r7, #4]
 8001882:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001884:	bf00      	nop
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	58024400 	.word	0x58024400

08001894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001898:	bf00      	nop
 800189a:	e7fd      	b.n	8001898 <NMI_Handler+0x4>

0800189c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018a0:	bf00      	nop
 80018a2:	e7fd      	b.n	80018a0 <HardFault_Handler+0x4>

080018a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018a8:	bf00      	nop
 80018aa:	e7fd      	b.n	80018a8 <MemManage_Handler+0x4>

080018ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018b0:	bf00      	nop
 80018b2:	e7fd      	b.n	80018b0 <BusFault_Handler+0x4>

080018b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018b4:	b480      	push	{r7}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018b8:	bf00      	nop
 80018ba:	e7fd      	b.n	80018b8 <UsageFault_Handler+0x4>

080018bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018ca:	b480      	push	{r7}
 80018cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80018ce:	bf00      	nop
 80018d0:	46bd      	mov	sp, r7
 80018d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d6:	4770      	bx	lr

080018d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018ea:	f000 fa23 	bl	8001d34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
	...

080018f4 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80018f8:	4802      	ldr	r0, [pc, #8]	@ (8001904 <DMA1_Stream0_IRQHandler+0x10>)
 80018fa:	f003 fd49 	bl	8005390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	240000a0 	.word	0x240000a0

08001908 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800190c:	4802      	ldr	r0, [pc, #8]	@ (8001918 <DMA1_Stream1_IRQHandler+0x10>)
 800190e:	f003 fd3f 	bl	8005390 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	24000310 	.word	0x24000310

0800191c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */
  fdcan1_irq_count++;  /* Increment to verify interrupt fires */
 8001920:	4b04      	ldr	r3, [pc, #16]	@ (8001934 <FDCAN1_IT0_IRQHandler+0x18>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	3301      	adds	r3, #1
 8001926:	4a03      	ldr	r2, [pc, #12]	@ (8001934 <FDCAN1_IT0_IRQHandler+0x18>)
 8001928:	6013      	str	r3, [r2, #0]
  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800192a:	4803      	ldr	r0, [pc, #12]	@ (8001938 <FDCAN1_IT0_IRQHandler+0x1c>)
 800192c:	f005 fd30 	bl	8007390 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001930:	bf00      	nop
 8001932:	bd80      	pop	{r7, pc}
 8001934:	24000430 	.word	0x24000430
 8001938:	24000118 	.word	0x24000118

0800193c <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001940:	4802      	ldr	r0, [pc, #8]	@ (800194c <FDCAN2_IT0_IRQHandler+0x10>)
 8001942:	f005 fd25 	bl	8007390 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8001946:	bf00      	nop
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	240001b8 	.word	0x240001b8

08001950 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BMS_FAULT_Pin);
 8001954:	2080      	movs	r0, #128	@ 0x80
 8001956:	f006 fbdd 	bl	8008114 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IMD_FAULT_Pin);
 800195a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800195e:	f006 fbd9 	bl	8008114 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BSPD_FAULT_Pin);
 8001962:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001966:	f006 fbd5 	bl	8008114 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001974:	4802      	ldr	r0, [pc, #8]	@ (8001980 <TIM1_UP_IRQHandler+0x10>)
 8001976:	f00a faee 	bl	800bf56 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800197a:	bf00      	nop
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	24000434 	.word	0x24000434

08001984 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PRCHG_BTN_Pin);
 8001988:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 800198c:	f006 fbc2 	bl	8008114 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RTD_BTN_Pin);
 8001990:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001994:	f006 fbbe 	bl	8008114 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}

0800199c <ADC3_IRQHandler>:

/**
  * @brief This function handles ADC3 global interrupt.
  */
void ADC3_IRQHandler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 80019a0:	4802      	ldr	r0, [pc, #8]	@ (80019ac <ADC3_IRQHandler+0x10>)
 80019a2:	f001 f82d 	bl	8002a00 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC3_IRQn 1 */

  /* USER CODE END ADC3_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	24000030 	.word	0x24000030

080019b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80019b4:	4b3e      	ldr	r3, [pc, #248]	@ (8001ab0 <SystemInit+0x100>)
 80019b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80019ba:	4a3d      	ldr	r2, [pc, #244]	@ (8001ab0 <SystemInit+0x100>)
 80019bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80019c4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ab4 <SystemInit+0x104>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f003 030f 	and.w	r3, r3, #15
 80019cc:	2b06      	cmp	r3, #6
 80019ce:	d807      	bhi.n	80019e0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80019d0:	4b38      	ldr	r3, [pc, #224]	@ (8001ab4 <SystemInit+0x104>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f023 030f 	bic.w	r3, r3, #15
 80019d8:	4a36      	ldr	r2, [pc, #216]	@ (8001ab4 <SystemInit+0x104>)
 80019da:	f043 0307 	orr.w	r3, r3, #7
 80019de:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80019e0:	4b35      	ldr	r3, [pc, #212]	@ (8001ab8 <SystemInit+0x108>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a34      	ldr	r2, [pc, #208]	@ (8001ab8 <SystemInit+0x108>)
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80019ec:	4b32      	ldr	r3, [pc, #200]	@ (8001ab8 <SystemInit+0x108>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80019f2:	4b31      	ldr	r3, [pc, #196]	@ (8001ab8 <SystemInit+0x108>)
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	4930      	ldr	r1, [pc, #192]	@ (8001ab8 <SystemInit+0x108>)
 80019f8:	4b30      	ldr	r3, [pc, #192]	@ (8001abc <SystemInit+0x10c>)
 80019fa:	4013      	ands	r3, r2
 80019fc:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80019fe:	4b2d      	ldr	r3, [pc, #180]	@ (8001ab4 <SystemInit+0x104>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f003 0308 	and.w	r3, r3, #8
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d007      	beq.n	8001a1a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001a0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ab4 <SystemInit+0x104>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f023 030f 	bic.w	r3, r3, #15
 8001a12:	4a28      	ldr	r2, [pc, #160]	@ (8001ab4 <SystemInit+0x104>)
 8001a14:	f043 0307 	orr.w	r3, r3, #7
 8001a18:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001a1a:	4b27      	ldr	r3, [pc, #156]	@ (8001ab8 <SystemInit+0x108>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001a20:	4b25      	ldr	r3, [pc, #148]	@ (8001ab8 <SystemInit+0x108>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001a26:	4b24      	ldr	r3, [pc, #144]	@ (8001ab8 <SystemInit+0x108>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001a2c:	4b22      	ldr	r3, [pc, #136]	@ (8001ab8 <SystemInit+0x108>)
 8001a2e:	4a24      	ldr	r2, [pc, #144]	@ (8001ac0 <SystemInit+0x110>)
 8001a30:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001a32:	4b21      	ldr	r3, [pc, #132]	@ (8001ab8 <SystemInit+0x108>)
 8001a34:	4a23      	ldr	r2, [pc, #140]	@ (8001ac4 <SystemInit+0x114>)
 8001a36:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001a38:	4b1f      	ldr	r3, [pc, #124]	@ (8001ab8 <SystemInit+0x108>)
 8001a3a:	4a23      	ldr	r2, [pc, #140]	@ (8001ac8 <SystemInit+0x118>)
 8001a3c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab8 <SystemInit+0x108>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001a44:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab8 <SystemInit+0x108>)
 8001a46:	4a20      	ldr	r2, [pc, #128]	@ (8001ac8 <SystemInit+0x118>)
 8001a48:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001a4a:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <SystemInit+0x108>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001a50:	4b19      	ldr	r3, [pc, #100]	@ (8001ab8 <SystemInit+0x108>)
 8001a52:	4a1d      	ldr	r2, [pc, #116]	@ (8001ac8 <SystemInit+0x118>)
 8001a54:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001a56:	4b18      	ldr	r3, [pc, #96]	@ (8001ab8 <SystemInit+0x108>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001a5c:	4b16      	ldr	r3, [pc, #88]	@ (8001ab8 <SystemInit+0x108>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a15      	ldr	r2, [pc, #84]	@ (8001ab8 <SystemInit+0x108>)
 8001a62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a66:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001a68:	4b13      	ldr	r3, [pc, #76]	@ (8001ab8 <SystemInit+0x108>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001a6e:	4b12      	ldr	r3, [pc, #72]	@ (8001ab8 <SystemInit+0x108>)
 8001a70:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001a74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d113      	bne.n	8001aa4 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001a7c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ab8 <SystemInit+0x108>)
 8001a7e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001a82:	4a0d      	ldr	r2, [pc, #52]	@ (8001ab8 <SystemInit+0x108>)
 8001a84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a88:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001acc <SystemInit+0x11c>)
 8001a8e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001a92:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001a94:	4b08      	ldr	r3, [pc, #32]	@ (8001ab8 <SystemInit+0x108>)
 8001a96:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001a9a:	4a07      	ldr	r2, [pc, #28]	@ (8001ab8 <SystemInit+0x108>)
 8001a9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001aa0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	e000ed00 	.word	0xe000ed00
 8001ab4:	52002000 	.word	0x52002000
 8001ab8:	58024400 	.word	0x58024400
 8001abc:	eaf6ed7f 	.word	0xeaf6ed7f
 8001ac0:	02020200 	.word	0x02020200
 8001ac4:	01ff0000 	.word	0x01ff0000
 8001ac8:	01010280 	.word	0x01010280
 8001acc:	52004000 	.word	0x52004000

08001ad0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001ad4:	4b09      	ldr	r3, [pc, #36]	@ (8001afc <ExitRun0Mode+0x2c>)
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	4a08      	ldr	r2, [pc, #32]	@ (8001afc <ExitRun0Mode+0x2c>)
 8001ada:	f043 0302 	orr.w	r3, r3, #2
 8001ade:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001ae0:	bf00      	nop
 8001ae2:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <ExitRun0Mode+0x2c>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d0f9      	beq.n	8001ae2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001aee:	bf00      	nop
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	58024800 	.word	0x58024800

08001b00 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b088      	sub	sp, #32
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b06:	f107 0310 	add.w	r3, r7, #16
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	601a      	str	r2, [r3, #0]
 8001b0e:	605a      	str	r2, [r3, #4]
 8001b10:	609a      	str	r2, [r3, #8]
 8001b12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	605a      	str	r2, [r3, #4]
 8001b1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b1e:	4b20      	ldr	r3, [pc, #128]	@ (8001ba0 <MX_TIM1_Init+0xa0>)
 8001b20:	4a20      	ldr	r2, [pc, #128]	@ (8001ba4 <MX_TIM1_Init+0xa4>)
 8001b22:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 3071;
 8001b24:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba0 <MX_TIM1_Init+0xa0>)
 8001b26:	f640 32ff 	movw	r2, #3071	@ 0xbff
 8001b2a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b2c:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba0 <MX_TIM1_Init+0xa0>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 62499;
 8001b32:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba0 <MX_TIM1_Init+0xa0>)
 8001b34:	f24f 4223 	movw	r2, #62499	@ 0xf423
 8001b38:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3a:	4b19      	ldr	r3, [pc, #100]	@ (8001ba0 <MX_TIM1_Init+0xa0>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b40:	4b17      	ldr	r3, [pc, #92]	@ (8001ba0 <MX_TIM1_Init+0xa0>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b46:	4b16      	ldr	r3, [pc, #88]	@ (8001ba0 <MX_TIM1_Init+0xa0>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b4c:	4814      	ldr	r0, [pc, #80]	@ (8001ba0 <MX_TIM1_Init+0xa0>)
 8001b4e:	f00a f8f5 	bl	800bd3c <HAL_TIM_Base_Init>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8001b58:	f7ff fc98 	bl	800148c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b62:	f107 0310 	add.w	r3, r7, #16
 8001b66:	4619      	mov	r1, r3
 8001b68:	480d      	ldr	r0, [pc, #52]	@ (8001ba0 <MX_TIM1_Init+0xa0>)
 8001b6a:	f00a fafb 	bl	800c164 <HAL_TIM_ConfigClockSource>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001b74:	f7ff fc8a 	bl	800148c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b80:	2300      	movs	r3, #0
 8001b82:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b84:	1d3b      	adds	r3, r7, #4
 8001b86:	4619      	mov	r1, r3
 8001b88:	4805      	ldr	r0, [pc, #20]	@ (8001ba0 <MX_TIM1_Init+0xa0>)
 8001b8a:	f00a fd55 	bl	800c638 <HAL_TIMEx_MasterConfigSynchronization>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001b94:	f7ff fc7a 	bl	800148c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b98:	bf00      	nop
 8001b9a:	3720      	adds	r7, #32
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	24000434 	.word	0x24000434
 8001ba4:	40010000 	.word	0x40010000

08001ba8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a0e      	ldr	r2, [pc, #56]	@ (8001bf0 <HAL_TIM_Base_MspInit+0x48>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d116      	bne.n	8001be8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001bba:	4b0e      	ldr	r3, [pc, #56]	@ (8001bf4 <HAL_TIM_Base_MspInit+0x4c>)
 8001bbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bc0:	4a0c      	ldr	r2, [pc, #48]	@ (8001bf4 <HAL_TIM_Base_MspInit+0x4c>)
 8001bc2:	f043 0301 	orr.w	r3, r3, #1
 8001bc6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001bca:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf4 <HAL_TIM_Base_MspInit+0x4c>)
 8001bcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001bd0:	f003 0301 	and.w	r3, r3, #1
 8001bd4:	60fb      	str	r3, [r7, #12]
 8001bd6:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 1, 0);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2101      	movs	r1, #1
 8001bdc:	2019      	movs	r0, #25
 8001bde:	f002 fa4a 	bl	8004076 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001be2:	2019      	movs	r0, #25
 8001be4:	f002 fa61 	bl	80040aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001be8:	bf00      	nop
 8001bea:	3710      	adds	r7, #16
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40010000 	.word	0x40010000
 8001bf4:	58024400 	.word	0x58024400

08001bf8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001bf8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001c34 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001bfc:	f7ff ff68 	bl	8001ad0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001c00:	f7ff fed6 	bl	80019b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c04:	480c      	ldr	r0, [pc, #48]	@ (8001c38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c06:	490d      	ldr	r1, [pc, #52]	@ (8001c3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c08:	4a0d      	ldr	r2, [pc, #52]	@ (8001c40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c0c:	e002      	b.n	8001c14 <LoopCopyDataInit>

08001c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c12:	3304      	adds	r3, #4

08001c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c18:	d3f9      	bcc.n	8001c0e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c1c:	4c0a      	ldr	r4, [pc, #40]	@ (8001c48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c20:	e001      	b.n	8001c26 <LoopFillZerobss>

08001c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c24:	3204      	adds	r2, #4

08001c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c28:	d3fb      	bcc.n	8001c22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c2a:	f00a fdc7 	bl	800c7bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c2e:	f7ff fae9 	bl	8001204 <main>
  bx  lr
 8001c32:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c34:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001c38:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001c3c:	24000014 	.word	0x24000014
  ldr r2, =_sidata
 8001c40:	0807b97c 	.word	0x0807b97c
  ldr r2, =_sbss
 8001c44:	24000014 	.word	0x24000014
  ldr r4, =_ebss
 8001c48:	24000484 	.word	0x24000484

08001c4c <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c4c:	e7fe      	b.n	8001c4c <ADC_IRQHandler>
	...

08001c50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c56:	2003      	movs	r0, #3
 8001c58:	f002 fa02 	bl	8004060 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c5c:	f007 fac8 	bl	80091f0 <HAL_RCC_GetSysClockFreq>
 8001c60:	4602      	mov	r2, r0
 8001c62:	4b15      	ldr	r3, [pc, #84]	@ (8001cb8 <HAL_Init+0x68>)
 8001c64:	699b      	ldr	r3, [r3, #24]
 8001c66:	0a1b      	lsrs	r3, r3, #8
 8001c68:	f003 030f 	and.w	r3, r3, #15
 8001c6c:	4913      	ldr	r1, [pc, #76]	@ (8001cbc <HAL_Init+0x6c>)
 8001c6e:	5ccb      	ldrb	r3, [r1, r3]
 8001c70:	f003 031f 	and.w	r3, r3, #31
 8001c74:	fa22 f303 	lsr.w	r3, r2, r3
 8001c78:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb8 <HAL_Init+0x68>)
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	f003 030f 	and.w	r3, r3, #15
 8001c82:	4a0e      	ldr	r2, [pc, #56]	@ (8001cbc <HAL_Init+0x6c>)
 8001c84:	5cd3      	ldrb	r3, [r2, r3]
 8001c86:	f003 031f 	and.w	r3, r3, #31
 8001c8a:	687a      	ldr	r2, [r7, #4]
 8001c8c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c90:	4a0b      	ldr	r2, [pc, #44]	@ (8001cc0 <HAL_Init+0x70>)
 8001c92:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c94:	4a0b      	ldr	r2, [pc, #44]	@ (8001cc4 <HAL_Init+0x74>)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	f000 f814 	bl	8001cc8 <HAL_InitTick>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e002      	b.n	8001cb0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001caa:	f7ff fdd9 	bl	8001860 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cae:	2300      	movs	r3, #0
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	58024400 	.word	0x58024400
 8001cbc:	0807b94c 	.word	0x0807b94c
 8001cc0:	24000008 	.word	0x24000008
 8001cc4:	24000004 	.word	0x24000004

08001cc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001cd0:	4b15      	ldr	r3, [pc, #84]	@ (8001d28 <HAL_InitTick+0x60>)
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d101      	bne.n	8001cdc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001cd8:	2301      	movs	r3, #1
 8001cda:	e021      	b.n	8001d20 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001cdc:	4b13      	ldr	r3, [pc, #76]	@ (8001d2c <HAL_InitTick+0x64>)
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	4b11      	ldr	r3, [pc, #68]	@ (8001d28 <HAL_InitTick+0x60>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f002 f9e7 	bl	80040c6 <HAL_SYSTICK_Config>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e00e      	b.n	8001d20 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b0f      	cmp	r3, #15
 8001d06:	d80a      	bhi.n	8001d1e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	6879      	ldr	r1, [r7, #4]
 8001d0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001d10:	f002 f9b1 	bl	8004076 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d14:	4a06      	ldr	r2, [pc, #24]	@ (8001d30 <HAL_InitTick+0x68>)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	e000      	b.n	8001d20 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	24000010 	.word	0x24000010
 8001d2c:	24000004 	.word	0x24000004
 8001d30:	2400000c 	.word	0x2400000c

08001d34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001d38:	4b06      	ldr	r3, [pc, #24]	@ (8001d54 <HAL_IncTick+0x20>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	4b06      	ldr	r3, [pc, #24]	@ (8001d58 <HAL_IncTick+0x24>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4413      	add	r3, r2
 8001d44:	4a04      	ldr	r2, [pc, #16]	@ (8001d58 <HAL_IncTick+0x24>)
 8001d46:	6013      	str	r3, [r2, #0]
}
 8001d48:	bf00      	nop
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	24000010 	.word	0x24000010
 8001d58:	24000480 	.word	0x24000480

08001d5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d60:	4b03      	ldr	r3, [pc, #12]	@ (8001d70 <HAL_GetTick+0x14>)
 8001d62:	681b      	ldr	r3, [r3, #0]
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	24000480 	.word	0x24000480

08001d74 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8001d7e:	4b07      	ldr	r3, [pc, #28]	@ (8001d9c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001d80:	685a      	ldr	r2, [r3, #4]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	43db      	mvns	r3, r3
 8001d86:	401a      	ands	r2, r3
 8001d88:	4904      	ldr	r1, [pc, #16]	@ (8001d9c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	604b      	str	r3, [r1, #4]
}
 8001d90:	bf00      	nop
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr
 8001d9c:	58000400 	.word	0x58000400

08001da0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	431a      	orrs	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	609a      	str	r2, [r3, #8]
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	b083      	sub	sp, #12
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
 8001dce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	431a      	orrs	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	609a      	str	r2, [r3, #8]
}
 8001de0:	bf00      	nop
 8001de2:	370c      	adds	r7, #12
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr

08001dec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b083      	sub	sp, #12
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	689b      	ldr	r3, [r3, #8]
 8001df8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	370c      	adds	r7, #12
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b087      	sub	sp, #28
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
 8001e10:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a18      	ldr	r2, [pc, #96]	@ (8001e78 <LL_ADC_SetChannelPreselection+0x70>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d027      	beq.n	8001e6a <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d107      	bne.n	8001e34 <LL_ADC_SetChannelPreselection+0x2c>
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	0e9b      	lsrs	r3, r3, #26
 8001e28:	f003 031f 	and.w	r3, r3, #31
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	e015      	b.n	8001e60 <LL_ADC_SetChannelPreselection+0x58>
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	fa93 f3a3 	rbit	r3, r3
 8001e3e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d101      	bne.n	8001e4e <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8001e4a:	2320      	movs	r3, #32
 8001e4c:	e003      	b.n	8001e56 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	fab3 f383 	clz	r3, r3
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	f003 031f 	and.w	r3, r3, #31
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e60:	687a      	ldr	r2, [r7, #4]
 8001e62:	69d2      	ldr	r2, [r2, #28]
 8001e64:	431a      	orrs	r2, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8001e6a:	bf00      	nop
 8001e6c:	371c      	adds	r7, #28
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr
 8001e76:	bf00      	nop
 8001e78:	58026000 	.word	0x58026000

08001e7c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b087      	sub	sp, #28
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
 8001e88:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	3360      	adds	r3, #96	@ 0x60
 8001e8e:	461a      	mov	r2, r3
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	4413      	add	r3, r2
 8001e96:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	4a10      	ldr	r2, [pc, #64]	@ (8001edc <LL_ADC_SetOffset+0x60>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d10b      	bne.n	8001eb8 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001eaa:	683b      	ldr	r3, [r7, #0]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8001eb6:	e00b      	b.n	8001ed0 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	430b      	orrs	r3, r1
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	601a      	str	r2, [r3, #0]
}
 8001ed0:	bf00      	nop
 8001ed2:	371c      	adds	r7, #28
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr
 8001edc:	58026000 	.word	0x58026000

08001ee0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	b085      	sub	sp, #20
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	3360      	adds	r3, #96	@ 0x60
 8001eee:	461a      	mov	r2, r3
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	4413      	add	r3, r2
 8001ef6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3714      	adds	r7, #20
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	691b      	ldr	r3, [r3, #16]
 8001f1c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	f003 031f 	and.w	r3, r3, #31
 8001f26:	6879      	ldr	r1, [r7, #4]
 8001f28:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2c:	431a      	orrs	r2, r3
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	611a      	str	r2, [r3, #16]
}
 8001f32:	bf00      	nop
 8001f34:	3714      	adds	r7, #20
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
	...

08001f40 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b087      	sub	sp, #28
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001f80 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d00e      	beq.n	8001f72 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	3360      	adds	r3, #96	@ 0x60
 8001f58:	461a      	mov	r2, r3
 8001f5a:	68bb      	ldr	r3, [r7, #8]
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4413      	add	r3, r2
 8001f60:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001f62:	697b      	ldr	r3, [r7, #20]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	431a      	orrs	r2, r3
 8001f6e:	697b      	ldr	r3, [r7, #20]
 8001f70:	601a      	str	r2, [r3, #0]
  }
}
 8001f72:	bf00      	nop
 8001f74:	371c      	adds	r7, #28
 8001f76:	46bd      	mov	sp, r7
 8001f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	58026000 	.word	0x58026000

08001f84 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b087      	sub	sp, #28
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	4a0c      	ldr	r2, [pc, #48]	@ (8001fc4 <LL_ADC_SetOffsetSaturation+0x40>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d10e      	bne.n	8001fb6 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	3360      	adds	r3, #96	@ 0x60
 8001f9c:	461a      	mov	r2, r3
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	4413      	add	r3, r2
 8001fa4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	431a      	orrs	r2, r3
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8001fb6:	bf00      	nop
 8001fb8:	371c      	adds	r7, #28
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	58026000 	.word	0x58026000

08001fc8 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b087      	sub	sp, #28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	4a0c      	ldr	r2, [pc, #48]	@ (8002008 <LL_ADC_SetOffsetSign+0x40>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d10e      	bne.n	8001ffa <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	3360      	adds	r3, #96	@ 0x60
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	4413      	add	r3, r2
 8001fe8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8001ffa:	bf00      	nop
 8001ffc:	371c      	adds	r7, #28
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	58026000 	.word	0x58026000

0800200c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800200c:	b480      	push	{r7}
 800200e:	b087      	sub	sp, #28
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	3360      	adds	r3, #96	@ 0x60
 800201c:	461a      	mov	r2, r3
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	4413      	add	r3, r2
 8002024:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	4a0c      	ldr	r2, [pc, #48]	@ (800205c <LL_ADC_SetOffsetState+0x50>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d108      	bne.n	8002040 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	431a      	orrs	r2, r3
 800203a:	697b      	ldr	r3, [r7, #20]
 800203c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 800203e:	e007      	b.n	8002050 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	431a      	orrs	r2, r3
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	601a      	str	r2, [r3, #0]
}
 8002050:	bf00      	nop
 8002052:	371c      	adds	r7, #28
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr
 800205c:	58026000 	.word	0x58026000

08002060 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002060:	b480      	push	{r7}
 8002062:	b083      	sub	sp, #12
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002074:	2301      	movs	r3, #1
 8002076:	e000      	b.n	800207a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr

08002086 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002086:	b480      	push	{r7}
 8002088:	b087      	sub	sp, #28
 800208a:	af00      	add	r7, sp, #0
 800208c:	60f8      	str	r0, [r7, #12]
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	3330      	adds	r3, #48	@ 0x30
 8002096:	461a      	mov	r2, r3
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	0a1b      	lsrs	r3, r3, #8
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	f003 030c 	and.w	r3, r3, #12
 80020a2:	4413      	add	r3, r2
 80020a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	f003 031f 	and.w	r3, r3, #31
 80020b0:	211f      	movs	r1, #31
 80020b2:	fa01 f303 	lsl.w	r3, r1, r3
 80020b6:	43db      	mvns	r3, r3
 80020b8:	401a      	ands	r2, r3
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	0e9b      	lsrs	r3, r3, #26
 80020be:	f003 011f 	and.w	r1, r3, #31
 80020c2:	68bb      	ldr	r3, [r7, #8]
 80020c4:	f003 031f 	and.w	r3, r3, #31
 80020c8:	fa01 f303 	lsl.w	r3, r1, r3
 80020cc:	431a      	orrs	r2, r3
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80020d2:	bf00      	nop
 80020d4:	371c      	adds	r7, #28
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
 80020e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	f023 0203 	bic.w	r2, r3, #3
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	431a      	orrs	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	60da      	str	r2, [r3, #12]
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <LL_ADC_EnableDMAReq>:
  * @rmtoll CFGR     DMAEN          LL_ADC_REG_SetDMATransfer\n
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableDMAReq (ADC_TypeDef *ADCx)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CFGR, ADC3_CFGR_DMAEN);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	f043 0201 	orr.w	r2, r3, #1
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	60da      	str	r2, [r3, #12]
}
 8002118:	bf00      	nop
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <LL_ADC_REG_SetDMATransferMode>:
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC3_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransferMode(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8002124:	b480      	push	{r7}
 8002126:	b083      	sub	sp, #12
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]
  if (ADCx == ADC3)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4a08      	ldr	r2, [pc, #32]	@ (8002154 <LL_ADC_REG_SetDMATransferMode+0x30>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d107      	bne.n	8002146 <LL_ADC_REG_SetDMATransferMode+0x22>
  {
    MODIFY_REG(ADCx->CFGR, ADC3_CFGR_DMAEN | ADC3_CFGR_DMACFG, DMATransfer);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	f023 0203 	bic.w	r2, r3, #3
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	431a      	orrs	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	60da      	str	r2, [r3, #12]
  }
}
 8002146:	bf00      	nop
 8002148:	370c      	adds	r7, #12
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	58026000 	.word	0x58026000

08002158 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002158:	b480      	push	{r7}
 800215a:	b083      	sub	sp, #12
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002164:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002168:	2b00      	cmp	r3, #0
 800216a:	d101      	bne.n	8002170 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800216c:	2301      	movs	r3, #1
 800216e:	e000      	b.n	8002172 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800217e:	b480      	push	{r7}
 8002180:	b087      	sub	sp, #28
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	3314      	adds	r3, #20
 800218e:	461a      	mov	r2, r3
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	0e5b      	lsrs	r3, r3, #25
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	f003 0304 	and.w	r3, r3, #4
 800219a:	4413      	add	r3, r2
 800219c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	0d1b      	lsrs	r3, r3, #20
 80021a6:	f003 031f 	and.w	r3, r3, #31
 80021aa:	2107      	movs	r1, #7
 80021ac:	fa01 f303 	lsl.w	r3, r1, r3
 80021b0:	43db      	mvns	r3, r3
 80021b2:	401a      	ands	r2, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	0d1b      	lsrs	r3, r3, #20
 80021b8:	f003 031f 	and.w	r3, r3, #31
 80021bc:	6879      	ldr	r1, [r7, #4]
 80021be:	fa01 f303 	lsl.w	r3, r1, r3
 80021c2:	431a      	orrs	r2, r3
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021c8:	bf00      	nop
 80021ca:	371c      	adds	r7, #28
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	60f8      	str	r0, [r7, #12]
 80021dc:	60b9      	str	r1, [r7, #8]
 80021de:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	4a1a      	ldr	r2, [pc, #104]	@ (800224c <LL_ADC_SetChannelSingleDiff+0x78>)
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d115      	bne.n	8002214 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80021f4:	43db      	mvns	r3, r3
 80021f6:	401a      	ands	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	f003 0318 	and.w	r3, r3, #24
 80021fe:	4914      	ldr	r1, [pc, #80]	@ (8002250 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002200:	40d9      	lsrs	r1, r3
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	400b      	ands	r3, r1
 8002206:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800220a:	431a      	orrs	r2, r3
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002212:	e014      	b.n	800223e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002220:	43db      	mvns	r3, r3
 8002222:	401a      	ands	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f003 0318 	and.w	r3, r3, #24
 800222a:	4909      	ldr	r1, [pc, #36]	@ (8002250 <LL_ADC_SetChannelSingleDiff+0x7c>)
 800222c:	40d9      	lsrs	r1, r3
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	400b      	ands	r3, r1
 8002232:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002236:	431a      	orrs	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 800223e:	bf00      	nop
 8002240:	3714      	adds	r7, #20
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	58026000 	.word	0x58026000
 8002250:	000fffff 	.word	0x000fffff

08002254 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f003 031f 	and.w	r3, r3, #31
}
 8002264:	4618      	mov	r0, r3
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8002280:	4618      	mov	r0, r3
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	4b04      	ldr	r3, [pc, #16]	@ (80022ac <LL_ADC_DisableDeepPowerDown+0x20>)
 800229a:	4013      	ands	r3, r2
 800229c:	687a      	ldr	r2, [r7, #4]
 800229e:	6093      	str	r3, [r2, #8]
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	5fffffc0 	.word	0x5fffffc0

080022b0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80022c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80022c4:	d101      	bne.n	80022ca <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80022c6:	2301      	movs	r3, #1
 80022c8:	e000      	b.n	80022cc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689a      	ldr	r2, [r3, #8]
 80022e4:	4b05      	ldr	r3, [pc, #20]	@ (80022fc <LL_ADC_EnableInternalRegulator+0x24>)
 80022e6:	4013      	ands	r3, r2
 80022e8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	6fffffc0 	.word	0x6fffffc0

08002300 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002310:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002314:	d101      	bne.n	800231a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800231a:	2300      	movs	r3, #0
}
 800231c:	4618      	mov	r0, r3
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	4b05      	ldr	r3, [pc, #20]	@ (800234c <LL_ADC_Enable+0x24>)
 8002336:	4013      	ands	r3, r2
 8002338:	f043 0201 	orr.w	r2, r3, #1
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002340:	bf00      	nop
 8002342:	370c      	adds	r7, #12
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	7fffffc0 	.word	0x7fffffc0

08002350 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	4b05      	ldr	r3, [pc, #20]	@ (8002374 <LL_ADC_Disable+0x24>)
 800235e:	4013      	ands	r3, r2
 8002360:	f043 0202 	orr.w	r2, r3, #2
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr
 8002374:	7fffffc0 	.word	0x7fffffc0

08002378 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	2b01      	cmp	r3, #1
 800238a:	d101      	bne.n	8002390 <LL_ADC_IsEnabled+0x18>
 800238c:	2301      	movs	r3, #1
 800238e:	e000      	b.n	8002392 <LL_ADC_IsEnabled+0x1a>
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr

0800239e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800239e:	b480      	push	{r7}
 80023a0:	b083      	sub	sp, #12
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	f003 0302 	and.w	r3, r3, #2
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d101      	bne.n	80023b6 <LL_ADC_IsDisableOngoing+0x18>
 80023b2:	2301      	movs	r3, #1
 80023b4:	e000      	b.n	80023b8 <LL_ADC_IsDisableOngoing+0x1a>
 80023b6:	2300      	movs	r3, #0
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	4b05      	ldr	r3, [pc, #20]	@ (80023e8 <LL_ADC_REG_StartConversion+0x24>)
 80023d2:	4013      	ands	r3, r2
 80023d4:	f043 0204 	orr.w	r2, r3, #4
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	7fffffc0 	.word	0x7fffffc0

080023ec <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f003 0304 	and.w	r3, r3, #4
 80023fc:	2b04      	cmp	r3, #4
 80023fe:	d101      	bne.n	8002404 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002400:	2301      	movs	r3, #1
 8002402:	e000      	b.n	8002406 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	370c      	adds	r7, #12
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr

08002412 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002412:	b480      	push	{r7}
 8002414:	b083      	sub	sp, #12
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f003 0308 	and.w	r3, r3, #8
 8002422:	2b08      	cmp	r3, #8
 8002424:	d101      	bne.n	800242a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002426:	2301      	movs	r3, #1
 8002428:	e000      	b.n	800242c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800242a:	2300      	movs	r3, #0
}
 800242c:	4618      	mov	r0, r3
 800242e:	370c      	adds	r7, #12
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002438:	b590      	push	{r4, r7, lr}
 800243a:	b089      	sub	sp, #36	@ 0x24
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002440:	2300      	movs	r3, #0
 8002442:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d101      	bne.n	8002452 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e1ee      	b.n	8002830 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	691b      	ldr	r3, [r3, #16]
 8002456:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800245c:	2b00      	cmp	r3, #0
 800245e:	d109      	bne.n	8002474 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f7fd ffe3 	bl	800042c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4618      	mov	r0, r3
 800247a:	f7ff ff19 	bl	80022b0 <LL_ADC_IsDeepPowerDownEnabled>
 800247e:	4603      	mov	r3, r0
 8002480:	2b00      	cmp	r3, #0
 8002482:	d004      	beq.n	800248e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4618      	mov	r0, r3
 800248a:	f7ff feff 	bl	800228c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	4618      	mov	r0, r3
 8002494:	f7ff ff34 	bl	8002300 <LL_ADC_IsInternalRegulatorEnabled>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d114      	bne.n	80024c8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff ff18 	bl	80022d8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024a8:	4b8e      	ldr	r3, [pc, #568]	@ (80026e4 <HAL_ADC_Init+0x2ac>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	099b      	lsrs	r3, r3, #6
 80024ae:	4a8e      	ldr	r2, [pc, #568]	@ (80026e8 <HAL_ADC_Init+0x2b0>)
 80024b0:	fba2 2303 	umull	r2, r3, r2, r3
 80024b4:	099b      	lsrs	r3, r3, #6
 80024b6:	3301      	adds	r3, #1
 80024b8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80024ba:	e002      	b.n	80024c2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	3b01      	subs	r3, #1
 80024c0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d1f9      	bne.n	80024bc <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff17 	bl	8002300 <LL_ADC_IsInternalRegulatorEnabled>
 80024d2:	4603      	mov	r3, r0
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d10d      	bne.n	80024f4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024dc:	f043 0210 	orr.w	r2, r3, #16
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80024e8:	f043 0201 	orr.w	r2, r3, #1
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff ff77 	bl	80023ec <LL_ADC_REG_IsConversionOngoing>
 80024fe:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002504:	f003 0310 	and.w	r3, r3, #16
 8002508:	2b00      	cmp	r3, #0
 800250a:	f040 8188 	bne.w	800281e <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	2b00      	cmp	r3, #0
 8002512:	f040 8184 	bne.w	800281e <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800251a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800251e:	f043 0202 	orr.w	r2, r3, #2
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4618      	mov	r0, r3
 800252c:	f7ff ff24 	bl	8002378 <LL_ADC_IsEnabled>
 8002530:	4603      	mov	r3, r0
 8002532:	2b00      	cmp	r3, #0
 8002534:	d136      	bne.n	80025a4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4a6c      	ldr	r2, [pc, #432]	@ (80026ec <HAL_ADC_Init+0x2b4>)
 800253c:	4293      	cmp	r3, r2
 800253e:	d004      	beq.n	800254a <HAL_ADC_Init+0x112>
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a6a      	ldr	r2, [pc, #424]	@ (80026f0 <HAL_ADC_Init+0x2b8>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d10e      	bne.n	8002568 <HAL_ADC_Init+0x130>
 800254a:	4868      	ldr	r0, [pc, #416]	@ (80026ec <HAL_ADC_Init+0x2b4>)
 800254c:	f7ff ff14 	bl	8002378 <LL_ADC_IsEnabled>
 8002550:	4604      	mov	r4, r0
 8002552:	4867      	ldr	r0, [pc, #412]	@ (80026f0 <HAL_ADC_Init+0x2b8>)
 8002554:	f7ff ff10 	bl	8002378 <LL_ADC_IsEnabled>
 8002558:	4603      	mov	r3, r0
 800255a:	4323      	orrs	r3, r4
 800255c:	2b00      	cmp	r3, #0
 800255e:	bf0c      	ite	eq
 8002560:	2301      	moveq	r3, #1
 8002562:	2300      	movne	r3, #0
 8002564:	b2db      	uxtb	r3, r3
 8002566:	e008      	b.n	800257a <HAL_ADC_Init+0x142>
 8002568:	4862      	ldr	r0, [pc, #392]	@ (80026f4 <HAL_ADC_Init+0x2bc>)
 800256a:	f7ff ff05 	bl	8002378 <LL_ADC_IsEnabled>
 800256e:	4603      	mov	r3, r0
 8002570:	2b00      	cmp	r3, #0
 8002572:	bf0c      	ite	eq
 8002574:	2301      	moveq	r3, #1
 8002576:	2300      	movne	r3, #0
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b00      	cmp	r3, #0
 800257c:	d012      	beq.n	80025a4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a5a      	ldr	r2, [pc, #360]	@ (80026ec <HAL_ADC_Init+0x2b4>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d004      	beq.n	8002592 <HAL_ADC_Init+0x15a>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4a58      	ldr	r2, [pc, #352]	@ (80026f0 <HAL_ADC_Init+0x2b8>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d101      	bne.n	8002596 <HAL_ADC_Init+0x15e>
 8002592:	4a59      	ldr	r2, [pc, #356]	@ (80026f8 <HAL_ADC_Init+0x2c0>)
 8002594:	e000      	b.n	8002598 <HAL_ADC_Init+0x160>
 8002596:	4a59      	ldr	r2, [pc, #356]	@ (80026fc <HAL_ADC_Init+0x2c4>)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	4619      	mov	r1, r3
 800259e:	4610      	mov	r0, r2
 80025a0:	f7ff fbfe 	bl	8001da0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a52      	ldr	r2, [pc, #328]	@ (80026f4 <HAL_ADC_Init+0x2bc>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d129      	bne.n	8002602 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	7e5b      	ldrb	r3, [r3, #25]
 80025b2:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80025b8:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 80025be:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	2b08      	cmp	r3, #8
 80025c6:	d013      	beq.n	80025f0 <HAL_ADC_Init+0x1b8>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	2b0c      	cmp	r3, #12
 80025ce:	d00d      	beq.n	80025ec <HAL_ADC_Init+0x1b4>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	689b      	ldr	r3, [r3, #8]
 80025d4:	2b1c      	cmp	r3, #28
 80025d6:	d007      	beq.n	80025e8 <HAL_ADC_Init+0x1b0>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	2b18      	cmp	r3, #24
 80025de:	d101      	bne.n	80025e4 <HAL_ADC_Init+0x1ac>
 80025e0:	2318      	movs	r3, #24
 80025e2:	e006      	b.n	80025f2 <HAL_ADC_Init+0x1ba>
 80025e4:	2300      	movs	r3, #0
 80025e6:	e004      	b.n	80025f2 <HAL_ADC_Init+0x1ba>
 80025e8:	2310      	movs	r3, #16
 80025ea:	e002      	b.n	80025f2 <HAL_ADC_Init+0x1ba>
 80025ec:	2308      	movs	r3, #8
 80025ee:	e000      	b.n	80025f2 <HAL_ADC_Init+0x1ba>
 80025f0:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80025f2:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025fa:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80025fc:	4313      	orrs	r3, r2
 80025fe:	61bb      	str	r3, [r7, #24]
 8002600:	e00e      	b.n	8002620 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	7e5b      	ldrb	r3, [r3, #25]
 8002606:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800260c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002612:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	f893 3020 	ldrb.w	r3, [r3, #32]
 800261a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800261c:	4313      	orrs	r3, r2
 800261e:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d106      	bne.n	8002638 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800262e:	3b01      	subs	r3, #1
 8002630:	045b      	lsls	r3, r3, #17
 8002632:	69ba      	ldr	r2, [r7, #24]
 8002634:	4313      	orrs	r3, r2
 8002636:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800263c:	2b00      	cmp	r3, #0
 800263e:	d009      	beq.n	8002654 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002644:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800264c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800264e:	69ba      	ldr	r2, [r7, #24]
 8002650:	4313      	orrs	r3, r2
 8002652:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a26      	ldr	r2, [pc, #152]	@ (80026f4 <HAL_ADC_Init+0x2bc>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d115      	bne.n	800268a <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	68da      	ldr	r2, [r3, #12]
 8002664:	4b26      	ldr	r3, [pc, #152]	@ (8002700 <HAL_ADC_Init+0x2c8>)
 8002666:	4013      	ands	r3, r2
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	6812      	ldr	r2, [r2, #0]
 800266c:	69b9      	ldr	r1, [r7, #24]
 800266e:	430b      	orrs	r3, r1
 8002670:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	691b      	ldr	r3, [r3, #16]
 8002678:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	611a      	str	r2, [r3, #16]
 8002688:	e009      	b.n	800269e <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	68da      	ldr	r2, [r3, #12]
 8002690:	4b1c      	ldr	r3, [pc, #112]	@ (8002704 <HAL_ADC_Init+0x2cc>)
 8002692:	4013      	ands	r3, r2
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6812      	ldr	r2, [r2, #0]
 8002698:	69b9      	ldr	r1, [r7, #24]
 800269a:	430b      	orrs	r3, r1
 800269c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f7ff fea2 	bl	80023ec <LL_ADC_REG_IsConversionOngoing>
 80026a8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7ff feaf 	bl	8002412 <LL_ADC_INJ_IsConversionOngoing>
 80026b4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	f040 808e 	bne.w	80027da <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	f040 808a 	bne.w	80027da <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a0a      	ldr	r2, [pc, #40]	@ (80026f4 <HAL_ADC_Init+0x2bc>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d11b      	bne.n	8002708 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	7e1b      	ldrb	r3, [r3, #24]
 80026d4:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80026dc:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80026de:	4313      	orrs	r3, r2
 80026e0:	61bb      	str	r3, [r7, #24]
 80026e2:	e018      	b.n	8002716 <HAL_ADC_Init+0x2de>
 80026e4:	24000004 	.word	0x24000004
 80026e8:	053e2d63 	.word	0x053e2d63
 80026ec:	40022000 	.word	0x40022000
 80026f0:	40022100 	.word	0x40022100
 80026f4:	58026000 	.word	0x58026000
 80026f8:	40022300 	.word	0x40022300
 80026fc:	58026300 	.word	0x58026300
 8002700:	fff04007 	.word	0xfff04007
 8002704:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	7e1b      	ldrb	r3, [r3, #24]
 800270c:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8002712:	4313      	orrs	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	68da      	ldr	r2, [r3, #12]
 800271c:	4b46      	ldr	r3, [pc, #280]	@ (8002838 <HAL_ADC_Init+0x400>)
 800271e:	4013      	ands	r3, r2
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	6812      	ldr	r2, [r2, #0]
 8002724:	69b9      	ldr	r1, [r7, #24]
 8002726:	430b      	orrs	r3, r1
 8002728:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002730:	2b01      	cmp	r3, #1
 8002732:	d137      	bne.n	80027a4 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002738:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a3f      	ldr	r2, [pc, #252]	@ (800283c <HAL_ADC_Init+0x404>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d116      	bne.n	8002772 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	691a      	ldr	r2, [r3, #16]
 800274a:	4b3d      	ldr	r3, [pc, #244]	@ (8002840 <HAL_ADC_Init+0x408>)
 800274c:	4013      	ands	r3, r2
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8002752:	687a      	ldr	r2, [r7, #4]
 8002754:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002756:	4311      	orrs	r1, r2
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800275c:	4311      	orrs	r1, r2
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002762:	430a      	orrs	r2, r1
 8002764:	431a      	orrs	r2, r3
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f042 0201 	orr.w	r2, r2, #1
 800276e:	611a      	str	r2, [r3, #16]
 8002770:	e020      	b.n	80027b4 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	691a      	ldr	r2, [r3, #16]
 8002778:	4b32      	ldr	r3, [pc, #200]	@ (8002844 <HAL_ADC_Init+0x40c>)
 800277a:	4013      	ands	r3, r2
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002780:	3a01      	subs	r2, #1
 8002782:	0411      	lsls	r1, r2, #16
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002788:	4311      	orrs	r1, r2
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800278e:	4311      	orrs	r1, r2
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002794:	430a      	orrs	r2, r1
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f042 0201 	orr.w	r2, r2, #1
 80027a0:	611a      	str	r2, [r3, #16]
 80027a2:	e007      	b.n	80027b4 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	691a      	ldr	r2, [r3, #16]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f022 0201 	bic.w	r2, r2, #1
 80027b2:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	691b      	ldr	r3, [r3, #16]
 80027ba:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	4a1b      	ldr	r2, [pc, #108]	@ (800283c <HAL_ADC_Init+0x404>)
 80027d0:	4293      	cmp	r3, r2
 80027d2:	d002      	beq.n	80027da <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f001 f9bd 	bl	8003b54 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	691b      	ldr	r3, [r3, #16]
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d10c      	bne.n	80027fc <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e8:	f023 010f 	bic.w	r1, r3, #15
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	69db      	ldr	r3, [r3, #28]
 80027f0:	1e5a      	subs	r2, r3, #1
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80027fa:	e007      	b.n	800280c <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f022 020f 	bic.w	r2, r2, #15
 800280a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002810:	f023 0303 	bic.w	r3, r3, #3
 8002814:	f043 0201 	orr.w	r2, r3, #1
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	661a      	str	r2, [r3, #96]	@ 0x60
 800281c:	e007      	b.n	800282e <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002822:	f043 0210 	orr.w	r2, r3, #16
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800282e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002830:	4618      	mov	r0, r3
 8002832:	3724      	adds	r7, #36	@ 0x24
 8002834:	46bd      	mov	sp, r7
 8002836:	bd90      	pop	{r4, r7, pc}
 8002838:	ffffbffc 	.word	0xffffbffc
 800283c:	58026000 	.word	0x58026000
 8002840:	fc00f81f 	.word	0xfc00f81f
 8002844:	fc00f81e 	.word	0xfc00f81e

08002848 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b086      	sub	sp, #24
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a60      	ldr	r2, [pc, #384]	@ (80029dc <HAL_ADC_Start_DMA+0x194>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d004      	beq.n	8002868 <HAL_ADC_Start_DMA+0x20>
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a5f      	ldr	r2, [pc, #380]	@ (80029e0 <HAL_ADC_Start_DMA+0x198>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d101      	bne.n	800286c <HAL_ADC_Start_DMA+0x24>
 8002868:	4b5e      	ldr	r3, [pc, #376]	@ (80029e4 <HAL_ADC_Start_DMA+0x19c>)
 800286a:	e000      	b.n	800286e <HAL_ADC_Start_DMA+0x26>
 800286c:	4b5e      	ldr	r3, [pc, #376]	@ (80029e8 <HAL_ADC_Start_DMA+0x1a0>)
 800286e:	4618      	mov	r0, r3
 8002870:	f7ff fcf0 	bl	8002254 <LL_ADC_GetMultimode>
 8002874:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fdb6 	bl	80023ec <LL_ADC_REG_IsConversionOngoing>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	f040 80a2 	bne.w	80029cc <HAL_ADC_Start_DMA+0x184>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800288e:	2b01      	cmp	r3, #1
 8002890:	d101      	bne.n	8002896 <HAL_ADC_Start_DMA+0x4e>
 8002892:	2302      	movs	r3, #2
 8002894:	e09d      	b.n	80029d2 <HAL_ADC_Start_DMA+0x18a>
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2201      	movs	r2, #1
 800289a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d006      	beq.n	80028b2 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	2b05      	cmp	r3, #5
 80028a8:	d003      	beq.n	80028b2 <HAL_ADC_Start_DMA+0x6a>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	2b09      	cmp	r3, #9
 80028ae:	f040 8086 	bne.w	80029be <HAL_ADC_Start_DMA+0x176>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f000 ffd0 	bl	8003858 <ADC_Enable>
 80028b8:	4603      	mov	r3, r0
 80028ba:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80028bc:	7dfb      	ldrb	r3, [r7, #23]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d178      	bne.n	80029b4 <HAL_ADC_Start_DMA+0x16c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028c6:	4b49      	ldr	r3, [pc, #292]	@ (80029ec <HAL_ADC_Start_DMA+0x1a4>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a42      	ldr	r2, [pc, #264]	@ (80029e0 <HAL_ADC_Start_DMA+0x198>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d002      	beq.n	80028e2 <HAL_ADC_Start_DMA+0x9a>
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	e000      	b.n	80028e4 <HAL_ADC_Start_DMA+0x9c>
 80028e2:	4b3e      	ldr	r3, [pc, #248]	@ (80029dc <HAL_ADC_Start_DMA+0x194>)
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	6812      	ldr	r2, [r2, #0]
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d002      	beq.n	80028f2 <HAL_ADC_Start_DMA+0xaa>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d105      	bne.n	80028fe <HAL_ADC_Start_DMA+0xb6>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028f6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002902:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d006      	beq.n	8002918 <HAL_ADC_Start_DMA+0xd0>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800290e:	f023 0206 	bic.w	r2, r3, #6
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	665a      	str	r2, [r3, #100]	@ 0x64
 8002916:	e002      	b.n	800291e <HAL_ADC_Start_DMA+0xd6>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2200      	movs	r2, #0
 800291c:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002922:	4a33      	ldr	r2, [pc, #204]	@ (80029f0 <HAL_ADC_Start_DMA+0x1a8>)
 8002924:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800292a:	4a32      	ldr	r2, [pc, #200]	@ (80029f4 <HAL_ADC_Start_DMA+0x1ac>)
 800292c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002932:	4a31      	ldr	r2, [pc, #196]	@ (80029f8 <HAL_ADC_Start_DMA+0x1b0>)
 8002934:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	221c      	movs	r2, #28
 800293c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f042 0210 	orr.w	r2, r2, #16
 8002954:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA  mode*/
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a28      	ldr	r2, [pc, #160]	@ (80029fc <HAL_ADC_Start_DMA+0x1b4>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d10f      	bne.n	8002980 <HAL_ADC_Start_DMA+0x138>
        {
          LL_ADC_REG_SetDMATransferMode(hadc->Instance, ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681a      	ldr	r2, [r3, #0]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	4619      	mov	r1, r3
 800296e:	4610      	mov	r0, r2
 8002970:	f7ff fbd8 	bl	8002124 <LL_ADC_REG_SetDMATransferMode>
          LL_ADC_EnableDMAReq(hadc->Instance);
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fbc3 	bl	8002104 <LL_ADC_EnableDMAReq>
 800297e:	e007      	b.n	8002990 <HAL_ADC_Start_DMA+0x148>
        }
        else
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002988:	4619      	mov	r1, r3
 800298a:	4610      	mov	r0, r2
 800298c:	f7ff fba7 	bl	80020de <LL_ADC_REG_SetDataTransferMode>
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	3340      	adds	r3, #64	@ 0x40
 800299a:	4619      	mov	r1, r3
 800299c:	68ba      	ldr	r2, [r7, #8]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f001 ff6e 	bl	8004880 <HAL_DMA_Start_IT>
 80029a4:	4603      	mov	r3, r0
 80029a6:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff fd09 	bl	80023c4 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80029b2:	e00d      	b.n	80029d0 <HAL_ADC_Start_DMA+0x188>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      if (tmp_hal_status == HAL_OK)
 80029bc:	e008      	b.n	80029d0 <HAL_ADC_Start_DMA+0x188>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 80029ca:	e001      	b.n	80029d0 <HAL_ADC_Start_DMA+0x188>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80029cc:	2302      	movs	r3, #2
 80029ce:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80029d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3718      	adds	r7, #24
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	40022000 	.word	0x40022000
 80029e0:	40022100 	.word	0x40022100
 80029e4:	40022300 	.word	0x40022300
 80029e8:	58026300 	.word	0x58026300
 80029ec:	fffff0fe 	.word	0xfffff0fe
 80029f0:	08003a2b 	.word	0x08003a2b
 80029f4:	08003b03 	.word	0x08003b03
 80029f8:	08003b1f 	.word	0x08003b1f
 80029fc:	58026000 	.word	0x58026000

08002a00 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b08a      	sub	sp, #40	@ 0x28
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002a08:	2300      	movs	r3, #0
 8002a0a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a87      	ldr	r2, [pc, #540]	@ (8002c40 <HAL_ADC_IRQHandler+0x240>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d004      	beq.n	8002a30 <HAL_ADC_IRQHandler+0x30>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	4a86      	ldr	r2, [pc, #536]	@ (8002c44 <HAL_ADC_IRQHandler+0x244>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d101      	bne.n	8002a34 <HAL_ADC_IRQHandler+0x34>
 8002a30:	4b85      	ldr	r3, [pc, #532]	@ (8002c48 <HAL_ADC_IRQHandler+0x248>)
 8002a32:	e000      	b.n	8002a36 <HAL_ADC_IRQHandler+0x36>
 8002a34:	4b85      	ldr	r3, [pc, #532]	@ (8002c4c <HAL_ADC_IRQHandler+0x24c>)
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff fc0c 	bl	8002254 <LL_ADC_GetMultimode>
 8002a3c:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002a3e:	69fb      	ldr	r3, [r7, #28]
 8002a40:	f003 0302 	and.w	r3, r3, #2
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d017      	beq.n	8002a78 <HAL_ADC_IRQHandler+0x78>
 8002a48:	69bb      	ldr	r3, [r7, #24]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d012      	beq.n	8002a78 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a56:	f003 0310 	and.w	r3, r3, #16
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d105      	bne.n	8002a6a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a62:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f001 fa1e 	bl	8003eac <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2202      	movs	r2, #2
 8002a76:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002a78:	69fb      	ldr	r3, [r7, #28]
 8002a7a:	f003 0304 	and.w	r3, r3, #4
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d004      	beq.n	8002a8c <HAL_ADC_IRQHandler+0x8c>
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	f003 0304 	and.w	r3, r3, #4
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d10a      	bne.n	8002aa2 <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f000 8083 	beq.w	8002b9e <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002a98:	69bb      	ldr	r3, [r7, #24]
 8002a9a:	f003 0308 	and.w	r3, r3, #8
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d07d      	beq.n	8002b9e <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aa6:	f003 0310 	and.w	r3, r3, #16
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d105      	bne.n	8002aba <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ab2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff face 	bl	8002060 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d062      	beq.n	8002b90 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a5d      	ldr	r2, [pc, #372]	@ (8002c44 <HAL_ADC_IRQHandler+0x244>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d002      	beq.n	8002ada <HAL_ADC_IRQHandler+0xda>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	e000      	b.n	8002adc <HAL_ADC_IRQHandler+0xdc>
 8002ada:	4b59      	ldr	r3, [pc, #356]	@ (8002c40 <HAL_ADC_IRQHandler+0x240>)
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6812      	ldr	r2, [r2, #0]
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d008      	beq.n	8002af6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d005      	beq.n	8002af6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	2b05      	cmp	r3, #5
 8002aee:	d002      	beq.n	8002af6 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	2b09      	cmp	r3, #9
 8002af4:	d104      	bne.n	8002b00 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	623b      	str	r3, [r7, #32]
 8002afe:	e00c      	b.n	8002b1a <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a4f      	ldr	r2, [pc, #316]	@ (8002c44 <HAL_ADC_IRQHandler+0x244>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d002      	beq.n	8002b10 <HAL_ADC_IRQHandler+0x110>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	e000      	b.n	8002b12 <HAL_ADC_IRQHandler+0x112>
 8002b10:	4b4b      	ldr	r3, [pc, #300]	@ (8002c40 <HAL_ADC_IRQHandler+0x240>)
 8002b12:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002b1a:	6a3b      	ldr	r3, [r7, #32]
 8002b1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d135      	bne.n	8002b90 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0308 	and.w	r3, r3, #8
 8002b2e:	2b08      	cmp	r3, #8
 8002b30:	d12e      	bne.n	8002b90 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7ff fc58 	bl	80023ec <LL_ADC_REG_IsConversionOngoing>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d11a      	bne.n	8002b78 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	685a      	ldr	r2, [r3, #4]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f022 020c 	bic.w	r2, r2, #12
 8002b50:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b56:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b62:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d112      	bne.n	8002b90 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b6e:	f043 0201 	orr.w	r2, r3, #1
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	661a      	str	r2, [r3, #96]	@ 0x60
 8002b76:	e00b      	b.n	8002b90 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b7c:	f043 0210 	orr.w	r2, r3, #16
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b88:	f043 0201 	orr.w	r2, r3, #1
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002b90:	6878      	ldr	r0, [r7, #4]
 8002b92:	f7fe f961 	bl	8000e58 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	220c      	movs	r2, #12
 8002b9c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	f003 0320 	and.w	r3, r3, #32
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d004      	beq.n	8002bb2 <HAL_ADC_IRQHandler+0x1b2>
 8002ba8:	69bb      	ldr	r3, [r7, #24]
 8002baa:	f003 0320 	and.w	r3, r3, #32
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d10b      	bne.n	8002bca <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	f000 80a0 	beq.w	8002cfe <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	f000 809a 	beq.w	8002cfe <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bce:	f003 0310 	and.w	r3, r3, #16
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d105      	bne.n	8002be2 <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bda:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff fab6 	bl	8002158 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002bec:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff fa34 	bl	8002060 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002bf8:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a11      	ldr	r2, [pc, #68]	@ (8002c44 <HAL_ADC_IRQHandler+0x244>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d002      	beq.n	8002c0a <HAL_ADC_IRQHandler+0x20a>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	e000      	b.n	8002c0c <HAL_ADC_IRQHandler+0x20c>
 8002c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c40 <HAL_ADC_IRQHandler+0x240>)
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	6812      	ldr	r2, [r2, #0]
 8002c10:	4293      	cmp	r3, r2
 8002c12:	d008      	beq.n	8002c26 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d005      	beq.n	8002c26 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	2b06      	cmp	r3, #6
 8002c1e:	d002      	beq.n	8002c26 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	2b07      	cmp	r3, #7
 8002c24:	d104      	bne.n	8002c30 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	623b      	str	r3, [r7, #32]
 8002c2e:	e014      	b.n	8002c5a <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a03      	ldr	r2, [pc, #12]	@ (8002c44 <HAL_ADC_IRQHandler+0x244>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d00a      	beq.n	8002c50 <HAL_ADC_IRQHandler+0x250>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	e008      	b.n	8002c52 <HAL_ADC_IRQHandler+0x252>
 8002c40:	40022000 	.word	0x40022000
 8002c44:	40022100 	.word	0x40022100
 8002c48:	40022300 	.word	0x40022300
 8002c4c:	58026300 	.word	0x58026300
 8002c50:	4b84      	ldr	r3, [pc, #528]	@ (8002e64 <HAL_ADC_IRQHandler+0x464>)
 8002c52:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d047      	beq.n	8002cf0 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002c60:	6a3b      	ldr	r3, [r7, #32]
 8002c62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d007      	beq.n	8002c7a <HAL_ADC_IRQHandler+0x27a>
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d03f      	beq.n	8002cf0 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002c70:	6a3b      	ldr	r3, [r7, #32]
 8002c72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d13a      	bne.n	8002cf0 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c84:	2b40      	cmp	r3, #64	@ 0x40
 8002c86:	d133      	bne.n	8002cf0 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002c88:	6a3b      	ldr	r3, [r7, #32]
 8002c8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d12e      	bne.n	8002cf0 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff fbbb 	bl	8002412 <LL_ADC_INJ_IsConversionOngoing>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d11a      	bne.n	8002cd8 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	685a      	ldr	r2, [r3, #4]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002cb0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cb6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d112      	bne.n	8002cf0 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cce:	f043 0201 	orr.w	r2, r3, #1
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	661a      	str	r2, [r3, #96]	@ 0x60
 8002cd6:	e00b      	b.n	8002cf0 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cdc:	f043 0210 	orr.w	r2, r3, #16
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002ce8:	f043 0201 	orr.w	r2, r3, #1
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002cf0:	6878      	ldr	r0, [r7, #4]
 8002cf2:	f001 f8b3 	bl	8003e5c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2260      	movs	r2, #96	@ 0x60
 8002cfc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d011      	beq.n	8002d2c <HAL_ADC_IRQHandler+0x32c>
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00c      	beq.n	8002d2c <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d16:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 f8b2 	bl	8002e88 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	2280      	movs	r2, #128	@ 0x80
 8002d2a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d012      	beq.n	8002d5c <HAL_ADC_IRQHandler+0x35c>
 8002d36:	69bb      	ldr	r3, [r7, #24]
 8002d38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00d      	beq.n	8002d5c <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d44:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002d4c:	6878      	ldr	r0, [r7, #4]
 8002d4e:	f001 f899 	bl	8003e84 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d5a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d012      	beq.n	8002d8c <HAL_ADC_IRQHandler+0x38c>
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d00d      	beq.n	8002d8c <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d74:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f001 f88b 	bl	8003e98 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d8a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002d8c:	69fb      	ldr	r3, [r7, #28]
 8002d8e:	f003 0310 	and.w	r3, r3, #16
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d043      	beq.n	8002e1e <HAL_ADC_IRQHandler+0x41e>
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	f003 0310 	and.w	r3, r3, #16
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d03e      	beq.n	8002e1e <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d102      	bne.n	8002dae <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8002da8:	2301      	movs	r3, #1
 8002daa:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dac:	e021      	b.n	8002df2 <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d015      	beq.n	8002de0 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a2a      	ldr	r2, [pc, #168]	@ (8002e64 <HAL_ADC_IRQHandler+0x464>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d004      	beq.n	8002dc8 <HAL_ADC_IRQHandler+0x3c8>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a29      	ldr	r2, [pc, #164]	@ (8002e68 <HAL_ADC_IRQHandler+0x468>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d101      	bne.n	8002dcc <HAL_ADC_IRQHandler+0x3cc>
 8002dc8:	4b28      	ldr	r3, [pc, #160]	@ (8002e6c <HAL_ADC_IRQHandler+0x46c>)
 8002dca:	e000      	b.n	8002dce <HAL_ADC_IRQHandler+0x3ce>
 8002dcc:	4b28      	ldr	r3, [pc, #160]	@ (8002e70 <HAL_ADC_IRQHandler+0x470>)
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff fa4e 	bl	8002270 <LL_ADC_GetMultiDMATransfer>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d00b      	beq.n	8002df2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dde:	e008      	b.n	8002df2 <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	68db      	ldr	r3, [r3, #12]
 8002de6:	f003 0303 	and.w	r3, r3, #3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d001      	beq.n	8002df2 <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002dee:	2301      	movs	r3, #1
 8002df0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d10e      	bne.n	8002e16 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dfc:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e08:	f043 0202 	orr.w	r2, r3, #2
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f000 f843 	bl	8002e9c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2210      	movs	r2, #16
 8002e1c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d018      	beq.n	8002e5a <HAL_ADC_IRQHandler+0x45a>
 8002e28:	69bb      	ldr	r3, [r7, #24]
 8002e2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d013      	beq.n	8002e5a <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e36:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e42:	f043 0208 	orr.w	r2, r3, #8
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e52:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002e54:	6878      	ldr	r0, [r7, #4]
 8002e56:	f001 f80b 	bl	8003e70 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002e5a:	bf00      	nop
 8002e5c:	3728      	adds	r7, #40	@ 0x28
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	40022000 	.word	0x40022000
 8002e68:	40022100 	.word	0x40022100
 8002e6c:	40022300 	.word	0x40022300
 8002e70:	58026300 	.word	0x58026300

08002e74 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002e7c:	bf00      	nop
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr

08002e9c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	b083      	sub	sp, #12
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002eb0:	b590      	push	{r4, r7, lr}
 8002eb2:	b0a5      	sub	sp, #148	@ 0x94
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002eca:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	4aa4      	ldr	r2, [pc, #656]	@ (8003164 <HAL_ADC_ConfigChannel+0x2b4>)
 8002ed2:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d102      	bne.n	8002ee4 <HAL_ADC_ConfigChannel+0x34>
 8002ede:	2302      	movs	r3, #2
 8002ee0:	f000 bca2 	b.w	8003828 <HAL_ADC_ConfigChannel+0x978>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff fa7b 	bl	80023ec <LL_ADC_REG_IsConversionOngoing>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	f040 8486 	bne.w	800380a <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	db31      	blt.n	8002f6a <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a97      	ldr	r2, [pc, #604]	@ (8003168 <HAL_ADC_ConfigChannel+0x2b8>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d02c      	beq.n	8002f6a <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d108      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x7e>
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	0e9b      	lsrs	r3, r3, #26
 8002f22:	f003 031f 	and.w	r3, r3, #31
 8002f26:	2201      	movs	r2, #1
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	e016      	b.n	8002f5c <HAL_ADC_ConfigChannel+0xac>
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f34:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f36:	fa93 f3a3 	rbit	r3, r3
 8002f3a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002f3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f3e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002f40:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d101      	bne.n	8002f4a <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8002f46:	2320      	movs	r3, #32
 8002f48:	e003      	b.n	8002f52 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 8002f4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f4c:	fab3 f383 	clz	r3, r3
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	f003 031f 	and.w	r3, r3, #31
 8002f56:	2201      	movs	r2, #1
 8002f58:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6812      	ldr	r2, [r2, #0]
 8002f60:	69d1      	ldr	r1, [r2, #28]
 8002f62:	687a      	ldr	r2, [r7, #4]
 8002f64:	6812      	ldr	r2, [r2, #0]
 8002f66:	430b      	orrs	r3, r1
 8002f68:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6818      	ldr	r0, [r3, #0]
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	6859      	ldr	r1, [r3, #4]
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	461a      	mov	r2, r3
 8002f78:	f7ff f885 	bl	8002086 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4618      	mov	r0, r3
 8002f82:	f7ff fa33 	bl	80023ec <LL_ADC_REG_IsConversionOngoing>
 8002f86:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff fa3f 	bl	8002412 <LL_ADC_INJ_IsConversionOngoing>
 8002f94:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f98:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	f040 824a 	bne.w	8003436 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002fa2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f040 8245 	bne.w	8003436 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6818      	ldr	r0, [r3, #0]
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	6819      	ldr	r1, [r3, #0]
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	689b      	ldr	r3, [r3, #8]
 8002fb8:	461a      	mov	r2, r3
 8002fba:	f7ff f8e0 	bl	800217e <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a69      	ldr	r2, [pc, #420]	@ (8003168 <HAL_ADC_ConfigChannel+0x2b8>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d10d      	bne.n	8002fe4 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	695a      	ldr	r2, [r3, #20]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	08db      	lsrs	r3, r3, #3
 8002fd4:	f003 0303 	and.w	r3, r3, #3
 8002fd8:	005b      	lsls	r3, r3, #1
 8002fda:	fa02 f303 	lsl.w	r3, r2, r3
 8002fde:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002fe2:	e032      	b.n	800304a <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002fe4:	4b61      	ldr	r3, [pc, #388]	@ (800316c <HAL_ADC_ConfigChannel+0x2bc>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002fec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ff0:	d10b      	bne.n	800300a <HAL_ADC_ConfigChannel+0x15a>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	695a      	ldr	r2, [r3, #20]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	089b      	lsrs	r3, r3, #2
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	fa02 f303 	lsl.w	r3, r2, r3
 8003008:	e01d      	b.n	8003046 <HAL_ADC_ConfigChannel+0x196>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	f003 0310 	and.w	r3, r3, #16
 8003014:	2b00      	cmp	r3, #0
 8003016:	d10b      	bne.n	8003030 <HAL_ADC_ConfigChannel+0x180>
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	695a      	ldr	r2, [r3, #20]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	089b      	lsrs	r3, r3, #2
 8003024:	f003 0307 	and.w	r3, r3, #7
 8003028:	005b      	lsls	r3, r3, #1
 800302a:	fa02 f303 	lsl.w	r3, r2, r3
 800302e:	e00a      	b.n	8003046 <HAL_ADC_ConfigChannel+0x196>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	695a      	ldr	r2, [r3, #20]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	089b      	lsrs	r3, r3, #2
 800303c:	f003 0304 	and.w	r3, r3, #4
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	fa02 f303 	lsl.w	r3, r2, r3
 8003046:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	2b04      	cmp	r3, #4
 8003050:	d048      	beq.n	80030e4 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6818      	ldr	r0, [r3, #0]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	6919      	ldr	r1, [r3, #16]
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003062:	f7fe ff0b 	bl	8001e7c <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a3f      	ldr	r2, [pc, #252]	@ (8003168 <HAL_ADC_ConfigChannel+0x2b8>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d119      	bne.n	80030a4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6818      	ldr	r0, [r3, #0]
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	6919      	ldr	r1, [r3, #16]
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	69db      	ldr	r3, [r3, #28]
 800307c:	461a      	mov	r2, r3
 800307e:	f7fe ffa3 	bl	8001fc8 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6818      	ldr	r0, [r3, #0]
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	6919      	ldr	r1, [r3, #16]
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003090:	2b01      	cmp	r3, #1
 8003092:	d102      	bne.n	800309a <HAL_ADC_ConfigChannel+0x1ea>
 8003094:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003098:	e000      	b.n	800309c <HAL_ADC_ConfigChannel+0x1ec>
 800309a:	2300      	movs	r3, #0
 800309c:	461a      	mov	r2, r3
 800309e:	f7fe ff71 	bl	8001f84 <LL_ADC_SetOffsetSaturation>
 80030a2:	e1c8      	b.n	8003436 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6818      	ldr	r0, [r3, #0]
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	6919      	ldr	r1, [r3, #16]
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d102      	bne.n	80030bc <HAL_ADC_ConfigChannel+0x20c>
 80030b6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80030ba:	e000      	b.n	80030be <HAL_ADC_ConfigChannel+0x20e>
 80030bc:	2300      	movs	r3, #0
 80030be:	461a      	mov	r2, r3
 80030c0:	f7fe ff3e 	bl	8001f40 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6818      	ldr	r0, [r3, #0]
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	6919      	ldr	r1, [r3, #16]
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	7e1b      	ldrb	r3, [r3, #24]
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	d102      	bne.n	80030da <HAL_ADC_ConfigChannel+0x22a>
 80030d4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80030d8:	e000      	b.n	80030dc <HAL_ADC_ConfigChannel+0x22c>
 80030da:	2300      	movs	r3, #0
 80030dc:	461a      	mov	r2, r3
 80030de:	f7fe ff15 	bl	8001f0c <LL_ADC_SetDataRightShift>
 80030e2:	e1a8      	b.n	8003436 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003168 <HAL_ADC_ConfigChannel+0x2b8>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	f040 815b 	bne.w	80033a6 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2100      	movs	r1, #0
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7fe fef2 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 80030fc:	4603      	mov	r3, r0
 80030fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003102:	2b00      	cmp	r3, #0
 8003104:	d10a      	bne.n	800311c <HAL_ADC_ConfigChannel+0x26c>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2100      	movs	r1, #0
 800310c:	4618      	mov	r0, r3
 800310e:	f7fe fee7 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 8003112:	4603      	mov	r3, r0
 8003114:	0e9b      	lsrs	r3, r3, #26
 8003116:	f003 021f 	and.w	r2, r3, #31
 800311a:	e017      	b.n	800314c <HAL_ADC_ConfigChannel+0x29c>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2100      	movs	r1, #0
 8003122:	4618      	mov	r0, r3
 8003124:	f7fe fedc 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 8003128:	4603      	mov	r3, r0
 800312a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800312c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800312e:	fa93 f3a3 	rbit	r3, r3
 8003132:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003134:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003136:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003138:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800313e:	2320      	movs	r3, #32
 8003140:	e003      	b.n	800314a <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8003142:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003144:	fab3 f383 	clz	r3, r3
 8003148:	b2db      	uxtb	r3, r3
 800314a:	461a      	mov	r2, r3
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003154:	2b00      	cmp	r3, #0
 8003156:	d10b      	bne.n	8003170 <HAL_ADC_ConfigChannel+0x2c0>
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	0e9b      	lsrs	r3, r3, #26
 800315e:	f003 031f 	and.w	r3, r3, #31
 8003162:	e017      	b.n	8003194 <HAL_ADC_ConfigChannel+0x2e4>
 8003164:	47ff0000 	.word	0x47ff0000
 8003168:	58026000 	.word	0x58026000
 800316c:	5c001000 	.word	0x5c001000
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003176:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003178:	fa93 f3a3 	rbit	r3, r3
 800317c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800317e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003180:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003182:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003184:	2b00      	cmp	r3, #0
 8003186:	d101      	bne.n	800318c <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8003188:	2320      	movs	r3, #32
 800318a:	e003      	b.n	8003194 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 800318c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800318e:	fab3 f383 	clz	r3, r3
 8003192:	b2db      	uxtb	r3, r3
 8003194:	429a      	cmp	r2, r3
 8003196:	d106      	bne.n	80031a6 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2200      	movs	r2, #0
 800319e:	2100      	movs	r1, #0
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7fe ff33 	bl	800200c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	2101      	movs	r1, #1
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7fe fe97 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 80031b2:	4603      	mov	r3, r0
 80031b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d10a      	bne.n	80031d2 <HAL_ADC_ConfigChannel+0x322>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	2101      	movs	r1, #1
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7fe fe8c 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 80031c8:	4603      	mov	r3, r0
 80031ca:	0e9b      	lsrs	r3, r3, #26
 80031cc:	f003 021f 	and.w	r2, r3, #31
 80031d0:	e017      	b.n	8003202 <HAL_ADC_ConfigChannel+0x352>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2101      	movs	r1, #1
 80031d8:	4618      	mov	r0, r3
 80031da:	f7fe fe81 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 80031de:	4603      	mov	r3, r0
 80031e0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031e4:	fa93 f3a3 	rbit	r3, r3
 80031e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80031ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031ec:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80031ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d101      	bne.n	80031f8 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 80031f4:	2320      	movs	r3, #32
 80031f6:	e003      	b.n	8003200 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 80031f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80031fa:	fab3 f383 	clz	r3, r3
 80031fe:	b2db      	uxtb	r3, r3
 8003200:	461a      	mov	r2, r3
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800320a:	2b00      	cmp	r3, #0
 800320c:	d105      	bne.n	800321a <HAL_ADC_ConfigChannel+0x36a>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	0e9b      	lsrs	r3, r3, #26
 8003214:	f003 031f 	and.w	r3, r3, #31
 8003218:	e011      	b.n	800323e <HAL_ADC_ConfigChannel+0x38e>
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003220:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003222:	fa93 f3a3 	rbit	r3, r3
 8003226:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003228:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800322a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800322c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003232:	2320      	movs	r3, #32
 8003234:	e003      	b.n	800323e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003236:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003238:	fab3 f383 	clz	r3, r3
 800323c:	b2db      	uxtb	r3, r3
 800323e:	429a      	cmp	r2, r3
 8003240:	d106      	bne.n	8003250 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	2200      	movs	r2, #0
 8003248:	2101      	movs	r1, #1
 800324a:	4618      	mov	r0, r3
 800324c:	f7fe fede 	bl	800200c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	2102      	movs	r1, #2
 8003256:	4618      	mov	r0, r3
 8003258:	f7fe fe42 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 800325c:	4603      	mov	r3, r0
 800325e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003262:	2b00      	cmp	r3, #0
 8003264:	d10a      	bne.n	800327c <HAL_ADC_ConfigChannel+0x3cc>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2102      	movs	r1, #2
 800326c:	4618      	mov	r0, r3
 800326e:	f7fe fe37 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 8003272:	4603      	mov	r3, r0
 8003274:	0e9b      	lsrs	r3, r3, #26
 8003276:	f003 021f 	and.w	r2, r3, #31
 800327a:	e017      	b.n	80032ac <HAL_ADC_ConfigChannel+0x3fc>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2102      	movs	r1, #2
 8003282:	4618      	mov	r0, r3
 8003284:	f7fe fe2c 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 8003288:	4603      	mov	r3, r0
 800328a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800328e:	fa93 f3a3 	rbit	r3, r3
 8003292:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003296:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003298:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800329a:	2b00      	cmp	r3, #0
 800329c:	d101      	bne.n	80032a2 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 800329e:	2320      	movs	r3, #32
 80032a0:	e003      	b.n	80032aa <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80032a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032a4:	fab3 f383 	clz	r3, r3
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	461a      	mov	r2, r3
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d105      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x414>
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	0e9b      	lsrs	r3, r3, #26
 80032be:	f003 031f 	and.w	r3, r3, #31
 80032c2:	e011      	b.n	80032e8 <HAL_ADC_ConfigChannel+0x438>
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032cc:	fa93 f3a3 	rbit	r3, r3
 80032d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80032d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80032d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d101      	bne.n	80032e0 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80032dc:	2320      	movs	r3, #32
 80032de:	e003      	b.n	80032e8 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80032e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032e2:	fab3 f383 	clz	r3, r3
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d106      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	2200      	movs	r2, #0
 80032f2:	2102      	movs	r1, #2
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7fe fe89 	bl	800200c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	2103      	movs	r1, #3
 8003300:	4618      	mov	r0, r3
 8003302:	f7fe fded 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 8003306:	4603      	mov	r3, r0
 8003308:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800330c:	2b00      	cmp	r3, #0
 800330e:	d10a      	bne.n	8003326 <HAL_ADC_ConfigChannel+0x476>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2103      	movs	r1, #3
 8003316:	4618      	mov	r0, r3
 8003318:	f7fe fde2 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 800331c:	4603      	mov	r3, r0
 800331e:	0e9b      	lsrs	r3, r3, #26
 8003320:	f003 021f 	and.w	r2, r3, #31
 8003324:	e017      	b.n	8003356 <HAL_ADC_ConfigChannel+0x4a6>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2103      	movs	r1, #3
 800332c:	4618      	mov	r0, r3
 800332e:	f7fe fdd7 	bl	8001ee0 <LL_ADC_GetOffsetChannel>
 8003332:	4603      	mov	r3, r0
 8003334:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003336:	6a3b      	ldr	r3, [r7, #32]
 8003338:	fa93 f3a3 	rbit	r3, r3
 800333c:	61fb      	str	r3, [r7, #28]
  return result;
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003344:	2b00      	cmp	r3, #0
 8003346:	d101      	bne.n	800334c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003348:	2320      	movs	r3, #32
 800334a:	e003      	b.n	8003354 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800334c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800334e:	fab3 f383 	clz	r3, r3
 8003352:	b2db      	uxtb	r3, r3
 8003354:	461a      	mov	r2, r3
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800335e:	2b00      	cmp	r3, #0
 8003360:	d105      	bne.n	800336e <HAL_ADC_ConfigChannel+0x4be>
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	0e9b      	lsrs	r3, r3, #26
 8003368:	f003 031f 	and.w	r3, r3, #31
 800336c:	e011      	b.n	8003392 <HAL_ADC_ConfigChannel+0x4e2>
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	fa93 f3a3 	rbit	r3, r3
 800337a:	613b      	str	r3, [r7, #16]
  return result;
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d101      	bne.n	800338a <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8003386:	2320      	movs	r3, #32
 8003388:	e003      	b.n	8003392 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 800338a:	69bb      	ldr	r3, [r7, #24]
 800338c:	fab3 f383 	clz	r3, r3
 8003390:	b2db      	uxtb	r3, r3
 8003392:	429a      	cmp	r2, r3
 8003394:	d14f      	bne.n	8003436 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	2200      	movs	r2, #0
 800339c:	2103      	movs	r1, #3
 800339e:	4618      	mov	r0, r3
 80033a0:	f7fe fe34 	bl	800200c <LL_ADC_SetOffsetState>
 80033a4:	e047      	b.n	8003436 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	069b      	lsls	r3, r3, #26
 80033b6:	429a      	cmp	r2, r3
 80033b8:	d107      	bne.n	80033ca <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80033c8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033d0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	069b      	lsls	r3, r3, #26
 80033da:	429a      	cmp	r2, r3
 80033dc:	d107      	bne.n	80033ee <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80033ec:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80033f4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	069b      	lsls	r3, r3, #26
 80033fe:	429a      	cmp	r2, r3
 8003400:	d107      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003410:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003418:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	069b      	lsls	r3, r3, #26
 8003422:	429a      	cmp	r2, r3
 8003424:	d107      	bne.n	8003436 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003434:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4618      	mov	r0, r3
 800343c:	f7fe ff9c 	bl	8002378 <LL_ADC_IsEnabled>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	f040 81ea 	bne.w	800381c <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6818      	ldr	r0, [r3, #0]
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	6819      	ldr	r1, [r3, #0]
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	461a      	mov	r2, r3
 8003456:	f7fe febd 	bl	80021d4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	4a7a      	ldr	r2, [pc, #488]	@ (8003648 <HAL_ADC_ConfigChannel+0x798>)
 8003460:	4293      	cmp	r3, r2
 8003462:	f040 80e0 	bne.w	8003626 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4977      	ldr	r1, [pc, #476]	@ (800364c <HAL_ADC_ConfigChannel+0x79c>)
 8003470:	428b      	cmp	r3, r1
 8003472:	d147      	bne.n	8003504 <HAL_ADC_ConfigChannel+0x654>
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4975      	ldr	r1, [pc, #468]	@ (8003650 <HAL_ADC_ConfigChannel+0x7a0>)
 800347a:	428b      	cmp	r3, r1
 800347c:	d040      	beq.n	8003500 <HAL_ADC_ConfigChannel+0x650>
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4974      	ldr	r1, [pc, #464]	@ (8003654 <HAL_ADC_ConfigChannel+0x7a4>)
 8003484:	428b      	cmp	r3, r1
 8003486:	d039      	beq.n	80034fc <HAL_ADC_ConfigChannel+0x64c>
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4972      	ldr	r1, [pc, #456]	@ (8003658 <HAL_ADC_ConfigChannel+0x7a8>)
 800348e:	428b      	cmp	r3, r1
 8003490:	d032      	beq.n	80034f8 <HAL_ADC_ConfigChannel+0x648>
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4971      	ldr	r1, [pc, #452]	@ (800365c <HAL_ADC_ConfigChannel+0x7ac>)
 8003498:	428b      	cmp	r3, r1
 800349a:	d02b      	beq.n	80034f4 <HAL_ADC_ConfigChannel+0x644>
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	496f      	ldr	r1, [pc, #444]	@ (8003660 <HAL_ADC_ConfigChannel+0x7b0>)
 80034a2:	428b      	cmp	r3, r1
 80034a4:	d024      	beq.n	80034f0 <HAL_ADC_ConfigChannel+0x640>
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	496e      	ldr	r1, [pc, #440]	@ (8003664 <HAL_ADC_ConfigChannel+0x7b4>)
 80034ac:	428b      	cmp	r3, r1
 80034ae:	d01d      	beq.n	80034ec <HAL_ADC_ConfigChannel+0x63c>
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	496c      	ldr	r1, [pc, #432]	@ (8003668 <HAL_ADC_ConfigChannel+0x7b8>)
 80034b6:	428b      	cmp	r3, r1
 80034b8:	d016      	beq.n	80034e8 <HAL_ADC_ConfigChannel+0x638>
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	496b      	ldr	r1, [pc, #428]	@ (800366c <HAL_ADC_ConfigChannel+0x7bc>)
 80034c0:	428b      	cmp	r3, r1
 80034c2:	d00f      	beq.n	80034e4 <HAL_ADC_ConfigChannel+0x634>
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4969      	ldr	r1, [pc, #420]	@ (8003670 <HAL_ADC_ConfigChannel+0x7c0>)
 80034ca:	428b      	cmp	r3, r1
 80034cc:	d008      	beq.n	80034e0 <HAL_ADC_ConfigChannel+0x630>
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4968      	ldr	r1, [pc, #416]	@ (8003674 <HAL_ADC_ConfigChannel+0x7c4>)
 80034d4:	428b      	cmp	r3, r1
 80034d6:	d101      	bne.n	80034dc <HAL_ADC_ConfigChannel+0x62c>
 80034d8:	4b67      	ldr	r3, [pc, #412]	@ (8003678 <HAL_ADC_ConfigChannel+0x7c8>)
 80034da:	e0a0      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 80034dc:	2300      	movs	r3, #0
 80034de:	e09e      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 80034e0:	4b66      	ldr	r3, [pc, #408]	@ (800367c <HAL_ADC_ConfigChannel+0x7cc>)
 80034e2:	e09c      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 80034e4:	4b66      	ldr	r3, [pc, #408]	@ (8003680 <HAL_ADC_ConfigChannel+0x7d0>)
 80034e6:	e09a      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 80034e8:	4b60      	ldr	r3, [pc, #384]	@ (800366c <HAL_ADC_ConfigChannel+0x7bc>)
 80034ea:	e098      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 80034ec:	4b5e      	ldr	r3, [pc, #376]	@ (8003668 <HAL_ADC_ConfigChannel+0x7b8>)
 80034ee:	e096      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 80034f0:	4b64      	ldr	r3, [pc, #400]	@ (8003684 <HAL_ADC_ConfigChannel+0x7d4>)
 80034f2:	e094      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 80034f4:	4b64      	ldr	r3, [pc, #400]	@ (8003688 <HAL_ADC_ConfigChannel+0x7d8>)
 80034f6:	e092      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 80034f8:	4b64      	ldr	r3, [pc, #400]	@ (800368c <HAL_ADC_ConfigChannel+0x7dc>)
 80034fa:	e090      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 80034fc:	4b64      	ldr	r3, [pc, #400]	@ (8003690 <HAL_ADC_ConfigChannel+0x7e0>)
 80034fe:	e08e      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003500:	2301      	movs	r3, #1
 8003502:	e08c      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4962      	ldr	r1, [pc, #392]	@ (8003694 <HAL_ADC_ConfigChannel+0x7e4>)
 800350a:	428b      	cmp	r3, r1
 800350c:	d140      	bne.n	8003590 <HAL_ADC_ConfigChannel+0x6e0>
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	494f      	ldr	r1, [pc, #316]	@ (8003650 <HAL_ADC_ConfigChannel+0x7a0>)
 8003514:	428b      	cmp	r3, r1
 8003516:	d039      	beq.n	800358c <HAL_ADC_ConfigChannel+0x6dc>
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	494d      	ldr	r1, [pc, #308]	@ (8003654 <HAL_ADC_ConfigChannel+0x7a4>)
 800351e:	428b      	cmp	r3, r1
 8003520:	d032      	beq.n	8003588 <HAL_ADC_ConfigChannel+0x6d8>
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	494c      	ldr	r1, [pc, #304]	@ (8003658 <HAL_ADC_ConfigChannel+0x7a8>)
 8003528:	428b      	cmp	r3, r1
 800352a:	d02b      	beq.n	8003584 <HAL_ADC_ConfigChannel+0x6d4>
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	494a      	ldr	r1, [pc, #296]	@ (800365c <HAL_ADC_ConfigChannel+0x7ac>)
 8003532:	428b      	cmp	r3, r1
 8003534:	d024      	beq.n	8003580 <HAL_ADC_ConfigChannel+0x6d0>
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4949      	ldr	r1, [pc, #292]	@ (8003660 <HAL_ADC_ConfigChannel+0x7b0>)
 800353c:	428b      	cmp	r3, r1
 800353e:	d01d      	beq.n	800357c <HAL_ADC_ConfigChannel+0x6cc>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4947      	ldr	r1, [pc, #284]	@ (8003664 <HAL_ADC_ConfigChannel+0x7b4>)
 8003546:	428b      	cmp	r3, r1
 8003548:	d016      	beq.n	8003578 <HAL_ADC_ConfigChannel+0x6c8>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4946      	ldr	r1, [pc, #280]	@ (8003668 <HAL_ADC_ConfigChannel+0x7b8>)
 8003550:	428b      	cmp	r3, r1
 8003552:	d00f      	beq.n	8003574 <HAL_ADC_ConfigChannel+0x6c4>
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4944      	ldr	r1, [pc, #272]	@ (800366c <HAL_ADC_ConfigChannel+0x7bc>)
 800355a:	428b      	cmp	r3, r1
 800355c:	d008      	beq.n	8003570 <HAL_ADC_ConfigChannel+0x6c0>
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4944      	ldr	r1, [pc, #272]	@ (8003674 <HAL_ADC_ConfigChannel+0x7c4>)
 8003564:	428b      	cmp	r3, r1
 8003566:	d101      	bne.n	800356c <HAL_ADC_ConfigChannel+0x6bc>
 8003568:	4b43      	ldr	r3, [pc, #268]	@ (8003678 <HAL_ADC_ConfigChannel+0x7c8>)
 800356a:	e058      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 800356c:	2300      	movs	r3, #0
 800356e:	e056      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003570:	4b43      	ldr	r3, [pc, #268]	@ (8003680 <HAL_ADC_ConfigChannel+0x7d0>)
 8003572:	e054      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003574:	4b3d      	ldr	r3, [pc, #244]	@ (800366c <HAL_ADC_ConfigChannel+0x7bc>)
 8003576:	e052      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003578:	4b3b      	ldr	r3, [pc, #236]	@ (8003668 <HAL_ADC_ConfigChannel+0x7b8>)
 800357a:	e050      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 800357c:	4b41      	ldr	r3, [pc, #260]	@ (8003684 <HAL_ADC_ConfigChannel+0x7d4>)
 800357e:	e04e      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003580:	4b41      	ldr	r3, [pc, #260]	@ (8003688 <HAL_ADC_ConfigChannel+0x7d8>)
 8003582:	e04c      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003584:	4b41      	ldr	r3, [pc, #260]	@ (800368c <HAL_ADC_ConfigChannel+0x7dc>)
 8003586:	e04a      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003588:	4b41      	ldr	r3, [pc, #260]	@ (8003690 <HAL_ADC_ConfigChannel+0x7e0>)
 800358a:	e048      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 800358c:	2301      	movs	r3, #1
 800358e:	e046      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4940      	ldr	r1, [pc, #256]	@ (8003698 <HAL_ADC_ConfigChannel+0x7e8>)
 8003596:	428b      	cmp	r3, r1
 8003598:	d140      	bne.n	800361c <HAL_ADC_ConfigChannel+0x76c>
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	492c      	ldr	r1, [pc, #176]	@ (8003650 <HAL_ADC_ConfigChannel+0x7a0>)
 80035a0:	428b      	cmp	r3, r1
 80035a2:	d039      	beq.n	8003618 <HAL_ADC_ConfigChannel+0x768>
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	492a      	ldr	r1, [pc, #168]	@ (8003654 <HAL_ADC_ConfigChannel+0x7a4>)
 80035aa:	428b      	cmp	r3, r1
 80035ac:	d032      	beq.n	8003614 <HAL_ADC_ConfigChannel+0x764>
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4929      	ldr	r1, [pc, #164]	@ (8003658 <HAL_ADC_ConfigChannel+0x7a8>)
 80035b4:	428b      	cmp	r3, r1
 80035b6:	d02b      	beq.n	8003610 <HAL_ADC_ConfigChannel+0x760>
 80035b8:	683b      	ldr	r3, [r7, #0]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4927      	ldr	r1, [pc, #156]	@ (800365c <HAL_ADC_ConfigChannel+0x7ac>)
 80035be:	428b      	cmp	r3, r1
 80035c0:	d024      	beq.n	800360c <HAL_ADC_ConfigChannel+0x75c>
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4926      	ldr	r1, [pc, #152]	@ (8003660 <HAL_ADC_ConfigChannel+0x7b0>)
 80035c8:	428b      	cmp	r3, r1
 80035ca:	d01d      	beq.n	8003608 <HAL_ADC_ConfigChannel+0x758>
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4924      	ldr	r1, [pc, #144]	@ (8003664 <HAL_ADC_ConfigChannel+0x7b4>)
 80035d2:	428b      	cmp	r3, r1
 80035d4:	d016      	beq.n	8003604 <HAL_ADC_ConfigChannel+0x754>
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4923      	ldr	r1, [pc, #140]	@ (8003668 <HAL_ADC_ConfigChannel+0x7b8>)
 80035dc:	428b      	cmp	r3, r1
 80035de:	d00f      	beq.n	8003600 <HAL_ADC_ConfigChannel+0x750>
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4926      	ldr	r1, [pc, #152]	@ (8003680 <HAL_ADC_ConfigChannel+0x7d0>)
 80035e6:	428b      	cmp	r3, r1
 80035e8:	d008      	beq.n	80035fc <HAL_ADC_ConfigChannel+0x74c>
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	492b      	ldr	r1, [pc, #172]	@ (800369c <HAL_ADC_ConfigChannel+0x7ec>)
 80035f0:	428b      	cmp	r3, r1
 80035f2:	d101      	bne.n	80035f8 <HAL_ADC_ConfigChannel+0x748>
 80035f4:	4b2a      	ldr	r3, [pc, #168]	@ (80036a0 <HAL_ADC_ConfigChannel+0x7f0>)
 80035f6:	e012      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 80035f8:	2300      	movs	r3, #0
 80035fa:	e010      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 80035fc:	4b27      	ldr	r3, [pc, #156]	@ (800369c <HAL_ADC_ConfigChannel+0x7ec>)
 80035fe:	e00e      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003600:	4b1a      	ldr	r3, [pc, #104]	@ (800366c <HAL_ADC_ConfigChannel+0x7bc>)
 8003602:	e00c      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003604:	4b18      	ldr	r3, [pc, #96]	@ (8003668 <HAL_ADC_ConfigChannel+0x7b8>)
 8003606:	e00a      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003608:	4b1e      	ldr	r3, [pc, #120]	@ (8003684 <HAL_ADC_ConfigChannel+0x7d4>)
 800360a:	e008      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 800360c:	4b1e      	ldr	r3, [pc, #120]	@ (8003688 <HAL_ADC_ConfigChannel+0x7d8>)
 800360e:	e006      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003610:	4b1e      	ldr	r3, [pc, #120]	@ (800368c <HAL_ADC_ConfigChannel+0x7dc>)
 8003612:	e004      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003614:	4b1e      	ldr	r3, [pc, #120]	@ (8003690 <HAL_ADC_ConfigChannel+0x7e0>)
 8003616:	e002      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 8003618:	2301      	movs	r3, #1
 800361a:	e000      	b.n	800361e <HAL_ADC_ConfigChannel+0x76e>
 800361c:	2300      	movs	r3, #0
 800361e:	4619      	mov	r1, r3
 8003620:	4610      	mov	r0, r2
 8003622:	f7fe fbf1 	bl	8001e08 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2b00      	cmp	r3, #0
 800362c:	f280 80f6 	bge.w	800381c <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a05      	ldr	r2, [pc, #20]	@ (800364c <HAL_ADC_ConfigChannel+0x79c>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d004      	beq.n	8003644 <HAL_ADC_ConfigChannel+0x794>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a15      	ldr	r2, [pc, #84]	@ (8003694 <HAL_ADC_ConfigChannel+0x7e4>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d131      	bne.n	80036a8 <HAL_ADC_ConfigChannel+0x7f8>
 8003644:	4b17      	ldr	r3, [pc, #92]	@ (80036a4 <HAL_ADC_ConfigChannel+0x7f4>)
 8003646:	e030      	b.n	80036aa <HAL_ADC_ConfigChannel+0x7fa>
 8003648:	47ff0000 	.word	0x47ff0000
 800364c:	40022000 	.word	0x40022000
 8003650:	04300002 	.word	0x04300002
 8003654:	08600004 	.word	0x08600004
 8003658:	0c900008 	.word	0x0c900008
 800365c:	10c00010 	.word	0x10c00010
 8003660:	14f00020 	.word	0x14f00020
 8003664:	2a000400 	.word	0x2a000400
 8003668:	2e300800 	.word	0x2e300800
 800366c:	32601000 	.word	0x32601000
 8003670:	43210000 	.word	0x43210000
 8003674:	4b840000 	.word	0x4b840000
 8003678:	4fb80000 	.word	0x4fb80000
 800367c:	47520000 	.word	0x47520000
 8003680:	36902000 	.word	0x36902000
 8003684:	25b00200 	.word	0x25b00200
 8003688:	21800100 	.word	0x21800100
 800368c:	1d500080 	.word	0x1d500080
 8003690:	19200040 	.word	0x19200040
 8003694:	40022100 	.word	0x40022100
 8003698:	58026000 	.word	0x58026000
 800369c:	3ac04000 	.word	0x3ac04000
 80036a0:	3ef08000 	.word	0x3ef08000
 80036a4:	40022300 	.word	0x40022300
 80036a8:	4b61      	ldr	r3, [pc, #388]	@ (8003830 <HAL_ADC_ConfigChannel+0x980>)
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7fe fb9e 	bl	8001dec <LL_ADC_GetCommonPathInternalCh>
 80036b0:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a5f      	ldr	r2, [pc, #380]	@ (8003834 <HAL_ADC_ConfigChannel+0x984>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d004      	beq.n	80036c6 <HAL_ADC_ConfigChannel+0x816>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a5d      	ldr	r2, [pc, #372]	@ (8003838 <HAL_ADC_ConfigChannel+0x988>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d10e      	bne.n	80036e4 <HAL_ADC_ConfigChannel+0x834>
 80036c6:	485b      	ldr	r0, [pc, #364]	@ (8003834 <HAL_ADC_ConfigChannel+0x984>)
 80036c8:	f7fe fe56 	bl	8002378 <LL_ADC_IsEnabled>
 80036cc:	4604      	mov	r4, r0
 80036ce:	485a      	ldr	r0, [pc, #360]	@ (8003838 <HAL_ADC_ConfigChannel+0x988>)
 80036d0:	f7fe fe52 	bl	8002378 <LL_ADC_IsEnabled>
 80036d4:	4603      	mov	r3, r0
 80036d6:	4323      	orrs	r3, r4
 80036d8:	2b00      	cmp	r3, #0
 80036da:	bf0c      	ite	eq
 80036dc:	2301      	moveq	r3, #1
 80036de:	2300      	movne	r3, #0
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	e008      	b.n	80036f6 <HAL_ADC_ConfigChannel+0x846>
 80036e4:	4855      	ldr	r0, [pc, #340]	@ (800383c <HAL_ADC_ConfigChannel+0x98c>)
 80036e6:	f7fe fe47 	bl	8002378 <LL_ADC_IsEnabled>
 80036ea:	4603      	mov	r3, r0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	bf0c      	ite	eq
 80036f0:	2301      	moveq	r3, #1
 80036f2:	2300      	movne	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d07d      	beq.n	80037f6 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a50      	ldr	r2, [pc, #320]	@ (8003840 <HAL_ADC_ConfigChannel+0x990>)
 8003700:	4293      	cmp	r3, r2
 8003702:	d130      	bne.n	8003766 <HAL_ADC_ConfigChannel+0x8b6>
 8003704:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003706:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d12b      	bne.n	8003766 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a4a      	ldr	r2, [pc, #296]	@ (800383c <HAL_ADC_ConfigChannel+0x98c>)
 8003714:	4293      	cmp	r3, r2
 8003716:	f040 8081 	bne.w	800381c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	4a45      	ldr	r2, [pc, #276]	@ (8003834 <HAL_ADC_ConfigChannel+0x984>)
 8003720:	4293      	cmp	r3, r2
 8003722:	d004      	beq.n	800372e <HAL_ADC_ConfigChannel+0x87e>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	4a43      	ldr	r2, [pc, #268]	@ (8003838 <HAL_ADC_ConfigChannel+0x988>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d101      	bne.n	8003732 <HAL_ADC_ConfigChannel+0x882>
 800372e:	4a45      	ldr	r2, [pc, #276]	@ (8003844 <HAL_ADC_ConfigChannel+0x994>)
 8003730:	e000      	b.n	8003734 <HAL_ADC_ConfigChannel+0x884>
 8003732:	4a3f      	ldr	r2, [pc, #252]	@ (8003830 <HAL_ADC_ConfigChannel+0x980>)
 8003734:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003736:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800373a:	4619      	mov	r1, r3
 800373c:	4610      	mov	r0, r2
 800373e:	f7fe fb42 	bl	8001dc6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003742:	4b41      	ldr	r3, [pc, #260]	@ (8003848 <HAL_ADC_ConfigChannel+0x998>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	099b      	lsrs	r3, r3, #6
 8003748:	4a40      	ldr	r2, [pc, #256]	@ (800384c <HAL_ADC_ConfigChannel+0x99c>)
 800374a:	fba2 2303 	umull	r2, r3, r2, r3
 800374e:	099b      	lsrs	r3, r3, #6
 8003750:	3301      	adds	r3, #1
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003756:	e002      	b.n	800375e <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	3b01      	subs	r3, #1
 800375c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d1f9      	bne.n	8003758 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003764:	e05a      	b.n	800381c <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a39      	ldr	r2, [pc, #228]	@ (8003850 <HAL_ADC_ConfigChannel+0x9a0>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d11e      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x8fe>
 8003770:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003772:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d119      	bne.n	80037ae <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a2f      	ldr	r2, [pc, #188]	@ (800383c <HAL_ADC_ConfigChannel+0x98c>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d14b      	bne.n	800381c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a2a      	ldr	r2, [pc, #168]	@ (8003834 <HAL_ADC_ConfigChannel+0x984>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d004      	beq.n	8003798 <HAL_ADC_ConfigChannel+0x8e8>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a29      	ldr	r2, [pc, #164]	@ (8003838 <HAL_ADC_ConfigChannel+0x988>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d101      	bne.n	800379c <HAL_ADC_ConfigChannel+0x8ec>
 8003798:	4a2a      	ldr	r2, [pc, #168]	@ (8003844 <HAL_ADC_ConfigChannel+0x994>)
 800379a:	e000      	b.n	800379e <HAL_ADC_ConfigChannel+0x8ee>
 800379c:	4a24      	ldr	r2, [pc, #144]	@ (8003830 <HAL_ADC_ConfigChannel+0x980>)
 800379e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80037a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037a4:	4619      	mov	r1, r3
 80037a6:	4610      	mov	r0, r2
 80037a8:	f7fe fb0d 	bl	8001dc6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037ac:	e036      	b.n	800381c <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a28      	ldr	r2, [pc, #160]	@ (8003854 <HAL_ADC_ConfigChannel+0x9a4>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d131      	bne.n	800381c <HAL_ADC_ConfigChannel+0x96c>
 80037b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80037ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d12c      	bne.n	800381c <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a1d      	ldr	r2, [pc, #116]	@ (800383c <HAL_ADC_ConfigChannel+0x98c>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d127      	bne.n	800381c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a18      	ldr	r2, [pc, #96]	@ (8003834 <HAL_ADC_ConfigChannel+0x984>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d004      	beq.n	80037e0 <HAL_ADC_ConfigChannel+0x930>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a17      	ldr	r2, [pc, #92]	@ (8003838 <HAL_ADC_ConfigChannel+0x988>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d101      	bne.n	80037e4 <HAL_ADC_ConfigChannel+0x934>
 80037e0:	4a18      	ldr	r2, [pc, #96]	@ (8003844 <HAL_ADC_ConfigChannel+0x994>)
 80037e2:	e000      	b.n	80037e6 <HAL_ADC_ConfigChannel+0x936>
 80037e4:	4a12      	ldr	r2, [pc, #72]	@ (8003830 <HAL_ADC_ConfigChannel+0x980>)
 80037e6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80037e8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80037ec:	4619      	mov	r1, r3
 80037ee:	4610      	mov	r0, r2
 80037f0:	f7fe fae9 	bl	8001dc6 <LL_ADC_SetCommonPathInternalCh>
 80037f4:	e012      	b.n	800381c <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80037fa:	f043 0220 	orr.w	r2, r3, #32
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8003808:	e008      	b.n	800381c <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800380e:	f043 0220 	orr.w	r2, r3, #32
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003824:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8003828:	4618      	mov	r0, r3
 800382a:	3794      	adds	r7, #148	@ 0x94
 800382c:	46bd      	mov	sp, r7
 800382e:	bd90      	pop	{r4, r7, pc}
 8003830:	58026300 	.word	0x58026300
 8003834:	40022000 	.word	0x40022000
 8003838:	40022100 	.word	0x40022100
 800383c:	58026000 	.word	0x58026000
 8003840:	c7520000 	.word	0xc7520000
 8003844:	40022300 	.word	0x40022300
 8003848:	24000004 	.word	0x24000004
 800384c:	053e2d63 	.word	0x053e2d63
 8003850:	c3210000 	.word	0xc3210000
 8003854:	cb840000 	.word	0xcb840000

08003858 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4618      	mov	r0, r3
 8003866:	f7fe fd87 	bl	8002378 <LL_ADC_IsEnabled>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d16e      	bne.n	800394e <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	689a      	ldr	r2, [r3, #8]
 8003876:	4b38      	ldr	r3, [pc, #224]	@ (8003958 <ADC_Enable+0x100>)
 8003878:	4013      	ands	r3, r2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00d      	beq.n	800389a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003882:	f043 0210 	orr.w	r2, r3, #16
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800388e:	f043 0201 	orr.w	r2, r3, #1
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e05a      	b.n	8003950 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7fe fd42 	bl	8002328 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80038a4:	f7fe fa5a 	bl	8001d5c <HAL_GetTick>
 80038a8:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a2b      	ldr	r2, [pc, #172]	@ (800395c <ADC_Enable+0x104>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d004      	beq.n	80038be <ADC_Enable+0x66>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a29      	ldr	r2, [pc, #164]	@ (8003960 <ADC_Enable+0x108>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d101      	bne.n	80038c2 <ADC_Enable+0x6a>
 80038be:	4b29      	ldr	r3, [pc, #164]	@ (8003964 <ADC_Enable+0x10c>)
 80038c0:	e000      	b.n	80038c4 <ADC_Enable+0x6c>
 80038c2:	4b29      	ldr	r3, [pc, #164]	@ (8003968 <ADC_Enable+0x110>)
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7fe fcc5 	bl	8002254 <LL_ADC_GetMultimode>
 80038ca:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4a23      	ldr	r2, [pc, #140]	@ (8003960 <ADC_Enable+0x108>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d002      	beq.n	80038dc <ADC_Enable+0x84>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	e000      	b.n	80038de <ADC_Enable+0x86>
 80038dc:	4b1f      	ldr	r3, [pc, #124]	@ (800395c <ADC_Enable+0x104>)
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	6812      	ldr	r2, [r2, #0]
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d02c      	beq.n	8003940 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d130      	bne.n	800394e <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038ec:	e028      	b.n	8003940 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7fe fd40 	bl	8002378 <LL_ADC_IsEnabled>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d104      	bne.n	8003908 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4618      	mov	r0, r3
 8003904:	f7fe fd10 	bl	8002328 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003908:	f7fe fa28 	bl	8001d5c <HAL_GetTick>
 800390c:	4602      	mov	r2, r0
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	1ad3      	subs	r3, r2, r3
 8003912:	2b02      	cmp	r3, #2
 8003914:	d914      	bls.n	8003940 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	2b01      	cmp	r3, #1
 8003922:	d00d      	beq.n	8003940 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003928:	f043 0210 	orr.w	r2, r3, #16
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003934:	f043 0201 	orr.w	r2, r3, #1
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e007      	b.n	8003950 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f003 0301 	and.w	r3, r3, #1
 800394a:	2b01      	cmp	r3, #1
 800394c:	d1cf      	bne.n	80038ee <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800394e:	2300      	movs	r3, #0
}
 8003950:	4618      	mov	r0, r3
 8003952:	3710      	adds	r7, #16
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	8000003f 	.word	0x8000003f
 800395c:	40022000 	.word	0x40022000
 8003960:	40022100 	.word	0x40022100
 8003964:	40022300 	.word	0x40022300
 8003968:	58026300 	.word	0x58026300

0800396c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4618      	mov	r0, r3
 800397a:	f7fe fd10 	bl	800239e <LL_ADC_IsDisableOngoing>
 800397e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4618      	mov	r0, r3
 8003986:	f7fe fcf7 	bl	8002378 <LL_ADC_IsEnabled>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d047      	beq.n	8003a20 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d144      	bne.n	8003a20 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	f003 030d 	and.w	r3, r3, #13
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d10c      	bne.n	80039be <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4618      	mov	r0, r3
 80039aa:	f7fe fcd1 	bl	8002350 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2203      	movs	r2, #3
 80039b4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80039b6:	f7fe f9d1 	bl	8001d5c <HAL_GetTick>
 80039ba:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039bc:	e029      	b.n	8003a12 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039c2:	f043 0210 	orr.w	r2, r3, #16
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80039ce:	f043 0201 	orr.w	r2, r3, #1
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e023      	b.n	8003a22 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80039da:	f7fe f9bf 	bl	8001d5c <HAL_GetTick>
 80039de:	4602      	mov	r2, r0
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d914      	bls.n	8003a12 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00d      	beq.n	8003a12 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039fa:	f043 0210 	orr.w	r2, r3, #16
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a06:	f043 0201 	orr.w	r2, r3, #1
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e007      	b.n	8003a22 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	f003 0301 	and.w	r3, r3, #1
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d1dc      	bne.n	80039da <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a20:	2300      	movs	r3, #0
}
 8003a22:	4618      	mov	r0, r3
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}

08003a2a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a2a:	b580      	push	{r7, lr}
 8003a2c:	b084      	sub	sp, #16
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a36:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a3c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d14b      	bne.n	8003adc <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a48:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0308 	and.w	r3, r3, #8
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d021      	beq.n	8003aa2 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7fe fafc 	bl	8002060 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d032      	beq.n	8003ad4 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	68db      	ldr	r3, [r3, #12]
 8003a74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d12b      	bne.n	8003ad4 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a80:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	661a      	str	r2, [r3, #96]	@ 0x60
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d11f      	bne.n	8003ad4 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a98:	f043 0201 	orr.w	r2, r3, #1
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	661a      	str	r2, [r3, #96]	@ 0x60
 8003aa0:	e018      	b.n	8003ad4 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	f003 0303 	and.w	r3, r3, #3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d111      	bne.n	8003ad4 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ab4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	661a      	str	r2, [r3, #96]	@ 0x60
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ac0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d105      	bne.n	8003ad4 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003acc:	f043 0201 	orr.w	r2, r3, #1
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003ad4:	68f8      	ldr	r0, [r7, #12]
 8003ad6:	f7fd f9bf 	bl	8000e58 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003ada:	e00e      	b.n	8003afa <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ae0:	f003 0310 	and.w	r3, r3, #16
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d003      	beq.n	8003af0 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f7ff f9d7 	bl	8002e9c <HAL_ADC_ErrorCallback>
}
 8003aee:	e004      	b.n	8003afa <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	4798      	blx	r3
}
 8003afa:	bf00      	nop
 8003afc:	3710      	adds	r7, #16
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}

08003b02 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b02:	b580      	push	{r7, lr}
 8003b04:	b084      	sub	sp, #16
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b0e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f7ff f9af 	bl	8002e74 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b16:	bf00      	nop
 8003b18:	3710      	adds	r7, #16
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003b1e:	b580      	push	{r7, lr}
 8003b20:	b084      	sub	sp, #16
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b2a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b30:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b3c:	f043 0204 	orr.w	r2, r3, #4
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003b44:	68f8      	ldr	r0, [r7, #12]
 8003b46:	f7ff f9a9 	bl	8002e9c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003b4a:	bf00      	nop
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
	...

08003b54 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b084      	sub	sp, #16
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a6c      	ldr	r2, [pc, #432]	@ (8003d14 <ADC_ConfigureBoostMode+0x1c0>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d004      	beq.n	8003b70 <ADC_ConfigureBoostMode+0x1c>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	4a6b      	ldr	r2, [pc, #428]	@ (8003d18 <ADC_ConfigureBoostMode+0x1c4>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d109      	bne.n	8003b84 <ADC_ConfigureBoostMode+0x30>
 8003b70:	4b6a      	ldr	r3, [pc, #424]	@ (8003d1c <ADC_ConfigureBoostMode+0x1c8>)
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	bf14      	ite	ne
 8003b7c:	2301      	movne	r3, #1
 8003b7e:	2300      	moveq	r3, #0
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	e008      	b.n	8003b96 <ADC_ConfigureBoostMode+0x42>
 8003b84:	4b66      	ldr	r3, [pc, #408]	@ (8003d20 <ADC_ConfigureBoostMode+0x1cc>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	bf14      	ite	ne
 8003b90:	2301      	movne	r3, #1
 8003b92:	2300      	moveq	r3, #0
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d01c      	beq.n	8003bd4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003b9a:	f005 fca3 	bl	80094e4 <HAL_RCC_GetHCLKFreq>
 8003b9e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ba8:	d010      	beq.n	8003bcc <ADC_ConfigureBoostMode+0x78>
 8003baa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003bae:	d873      	bhi.n	8003c98 <ADC_ConfigureBoostMode+0x144>
 8003bb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bb4:	d002      	beq.n	8003bbc <ADC_ConfigureBoostMode+0x68>
 8003bb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bba:	d16d      	bne.n	8003c98 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	0c1b      	lsrs	r3, r3, #16
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc8:	60fb      	str	r3, [r7, #12]
        break;
 8003bca:	e068      	b.n	8003c9e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	089b      	lsrs	r3, r3, #2
 8003bd0:	60fb      	str	r3, [r7, #12]
        break;
 8003bd2:	e064      	b.n	8003c9e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003bd4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003bd8:	f04f 0100 	mov.w	r1, #0
 8003bdc:	f006 fe68 	bl	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003be0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003bea:	d051      	beq.n	8003c90 <ADC_ConfigureBoostMode+0x13c>
 8003bec:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003bf0:	d854      	bhi.n	8003c9c <ADC_ConfigureBoostMode+0x148>
 8003bf2:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003bf6:	d047      	beq.n	8003c88 <ADC_ConfigureBoostMode+0x134>
 8003bf8:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003bfc:	d84e      	bhi.n	8003c9c <ADC_ConfigureBoostMode+0x148>
 8003bfe:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003c02:	d03d      	beq.n	8003c80 <ADC_ConfigureBoostMode+0x12c>
 8003c04:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003c08:	d848      	bhi.n	8003c9c <ADC_ConfigureBoostMode+0x148>
 8003c0a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c0e:	d033      	beq.n	8003c78 <ADC_ConfigureBoostMode+0x124>
 8003c10:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c14:	d842      	bhi.n	8003c9c <ADC_ConfigureBoostMode+0x148>
 8003c16:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003c1a:	d029      	beq.n	8003c70 <ADC_ConfigureBoostMode+0x11c>
 8003c1c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003c20:	d83c      	bhi.n	8003c9c <ADC_ConfigureBoostMode+0x148>
 8003c22:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003c26:	d01a      	beq.n	8003c5e <ADC_ConfigureBoostMode+0x10a>
 8003c28:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003c2c:	d836      	bhi.n	8003c9c <ADC_ConfigureBoostMode+0x148>
 8003c2e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003c32:	d014      	beq.n	8003c5e <ADC_ConfigureBoostMode+0x10a>
 8003c34:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003c38:	d830      	bhi.n	8003c9c <ADC_ConfigureBoostMode+0x148>
 8003c3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c3e:	d00e      	beq.n	8003c5e <ADC_ConfigureBoostMode+0x10a>
 8003c40:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c44:	d82a      	bhi.n	8003c9c <ADC_ConfigureBoostMode+0x148>
 8003c46:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003c4a:	d008      	beq.n	8003c5e <ADC_ConfigureBoostMode+0x10a>
 8003c4c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003c50:	d824      	bhi.n	8003c9c <ADC_ConfigureBoostMode+0x148>
 8003c52:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c56:	d002      	beq.n	8003c5e <ADC_ConfigureBoostMode+0x10a>
 8003c58:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003c5c:	d11e      	bne.n	8003c9c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	0c9b      	lsrs	r3, r3, #18
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	68fa      	ldr	r2, [r7, #12]
 8003c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c6c:	60fb      	str	r3, [r7, #12]
        break;
 8003c6e:	e016      	b.n	8003c9e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	091b      	lsrs	r3, r3, #4
 8003c74:	60fb      	str	r3, [r7, #12]
        break;
 8003c76:	e012      	b.n	8003c9e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	095b      	lsrs	r3, r3, #5
 8003c7c:	60fb      	str	r3, [r7, #12]
        break;
 8003c7e:	e00e      	b.n	8003c9e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	099b      	lsrs	r3, r3, #6
 8003c84:	60fb      	str	r3, [r7, #12]
        break;
 8003c86:	e00a      	b.n	8003c9e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	09db      	lsrs	r3, r3, #7
 8003c8c:	60fb      	str	r3, [r7, #12]
        break;
 8003c8e:	e006      	b.n	8003c9e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	0a1b      	lsrs	r3, r3, #8
 8003c94:	60fb      	str	r3, [r7, #12]
        break;
 8003c96:	e002      	b.n	8003c9e <ADC_ConfigureBoostMode+0x14a>
        break;
 8003c98:	bf00      	nop
 8003c9a:	e000      	b.n	8003c9e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003c9c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	085b      	lsrs	r3, r3, #1
 8003ca2:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	4a1f      	ldr	r2, [pc, #124]	@ (8003d24 <ADC_ConfigureBoostMode+0x1d0>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d808      	bhi.n	8003cbe <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	689a      	ldr	r2, [r3, #8]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003cba:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003cbc:	e025      	b.n	8003d0a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	4a19      	ldr	r2, [pc, #100]	@ (8003d28 <ADC_ConfigureBoostMode+0x1d4>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d80a      	bhi.n	8003cdc <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cd8:	609a      	str	r2, [r3, #8]
}
 8003cda:	e016      	b.n	8003d0a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	4a13      	ldr	r2, [pc, #76]	@ (8003d2c <ADC_ConfigureBoostMode+0x1d8>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d80a      	bhi.n	8003cfa <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003cf6:	609a      	str	r2, [r3, #8]
}
 8003cf8:	e007      	b.n	8003d0a <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003d08:	609a      	str	r2, [r3, #8]
}
 8003d0a:	bf00      	nop
 8003d0c:	3710      	adds	r7, #16
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bd80      	pop	{r7, pc}
 8003d12:	bf00      	nop
 8003d14:	40022000 	.word	0x40022000
 8003d18:	40022100 	.word	0x40022100
 8003d1c:	40022300 	.word	0x40022300
 8003d20:	58026300 	.word	0x58026300
 8003d24:	005f5e10 	.word	0x005f5e10
 8003d28:	00bebc20 	.word	0x00bebc20
 8003d2c:	017d7840 	.word	0x017d7840

08003d30 <LL_ADC_StartCalibration>:
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	60f8      	str	r0, [r7, #12]
 8003d38:	60b9      	str	r1, [r7, #8]
 8003d3a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	689a      	ldr	r2, [r3, #8]
 8003d40:	4b09      	ldr	r3, [pc, #36]	@ (8003d68 <LL_ADC_StartCalibration+0x38>)
 8003d42:	4013      	ands	r3, r2
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003d50:	430a      	orrs	r2, r1
 8003d52:	4313      	orrs	r3, r2
 8003d54:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	609a      	str	r2, [r3, #8]
}
 8003d5c:	bf00      	nop
 8003d5e:	3714      	adds	r7, #20
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	3ffeffc0 	.word	0x3ffeffc0

08003d6c <LL_ADC_IsCalibrationOnGoing>:
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003d7c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d80:	d101      	bne.n	8003d86 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003d82:	2301      	movs	r3, #1
 8003d84:	e000      	b.n	8003d88 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b086      	sub	sp, #24
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003da0:	2300      	movs	r3, #0
 8003da2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d101      	bne.n	8003db2 <HAL_ADCEx_Calibration_Start+0x1e>
 8003dae:	2302      	movs	r3, #2
 8003db0:	e04c      	b.n	8003e4c <HAL_ADCEx_Calibration_Start+0xb8>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f7ff fdd6 	bl	800396c <ADC_Disable>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003dc4:	7dfb      	ldrb	r3, [r7, #23]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d135      	bne.n	8003e36 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003dce:	4b21      	ldr	r3, [pc, #132]	@ (8003e54 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	f043 0202 	orr.w	r2, r3, #2
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	661a      	str	r2, [r3, #96]	@ 0x60
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	68b9      	ldr	r1, [r7, #8]
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7ff ffa4 	bl	8003d30 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003de8:	e014      	b.n	8003e14 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	3301      	adds	r3, #1
 8003dee:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	4a19      	ldr	r2, [pc, #100]	@ (8003e58 <HAL_ADCEx_Calibration_Start+0xc4>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d30d      	bcc.n	8003e14 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dfc:	f023 0312 	bic.w	r3, r3, #18
 8003e00:	f043 0210 	orr.w	r2, r3, #16
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	661a      	str	r2, [r3, #96]	@ 0x60
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_ERROR;
 8003e10:	2301      	movs	r3, #1
 8003e12:	e01b      	b.n	8003e4c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7ff ffa7 	bl	8003d6c <LL_ADC_IsCalibrationOnGoing>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1e2      	bne.n	8003dea <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e28:	f023 0303 	bic.w	r3, r3, #3
 8003e2c:	f043 0201 	orr.w	r2, r3, #1
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	661a      	str	r2, [r3, #96]	@ 0x60
 8003e34:	e005      	b.n	8003e42 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e3a:	f043 0210 	orr.w	r2, r3, #16
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2200      	movs	r2, #0
 8003e46:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003e4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	ffffeefd 	.word	0xffffeefd
 8003e58:	25c3f800 	.word	0x25c3f800

08003e5c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	b083      	sub	sp, #12
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003e78:	bf00      	nop
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr

08003e84 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003e8c:	bf00      	nop
 8003e8e:	370c      	adds	r7, #12
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003eb4:	bf00      	nop
 8003eb6:	370c      	adds	r7, #12
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8003f00 <__NVIC_SetPriorityGrouping+0x40>)
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ed6:	68ba      	ldr	r2, [r7, #8]
 8003ed8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003edc:	4013      	ands	r3, r2
 8003ede:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003ee8:	4b06      	ldr	r3, [pc, #24]	@ (8003f04 <__NVIC_SetPriorityGrouping+0x44>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003eee:	4a04      	ldr	r2, [pc, #16]	@ (8003f00 <__NVIC_SetPriorityGrouping+0x40>)
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	60d3      	str	r3, [r2, #12]
}
 8003ef4:	bf00      	nop
 8003ef6:	3714      	adds	r7, #20
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr
 8003f00:	e000ed00 	.word	0xe000ed00
 8003f04:	05fa0000 	.word	0x05fa0000

08003f08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f0c:	4b04      	ldr	r3, [pc, #16]	@ (8003f20 <__NVIC_GetPriorityGrouping+0x18>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	0a1b      	lsrs	r3, r3, #8
 8003f12:	f003 0307 	and.w	r3, r3, #7
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr
 8003f20:	e000ed00 	.word	0xe000ed00

08003f24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003f2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	db0b      	blt.n	8003f4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f36:	88fb      	ldrh	r3, [r7, #6]
 8003f38:	f003 021f 	and.w	r2, r3, #31
 8003f3c:	4907      	ldr	r1, [pc, #28]	@ (8003f5c <__NVIC_EnableIRQ+0x38>)
 8003f3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f42:	095b      	lsrs	r3, r3, #5
 8003f44:	2001      	movs	r0, #1
 8003f46:	fa00 f202 	lsl.w	r2, r0, r2
 8003f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f4e:	bf00      	nop
 8003f50:	370c      	adds	r7, #12
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	e000e100 	.word	0xe000e100

08003f60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f60:	b480      	push	{r7}
 8003f62:	b083      	sub	sp, #12
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	4603      	mov	r3, r0
 8003f68:	6039      	str	r1, [r7, #0]
 8003f6a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003f6c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	db0a      	blt.n	8003f8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	b2da      	uxtb	r2, r3
 8003f78:	490c      	ldr	r1, [pc, #48]	@ (8003fac <__NVIC_SetPriority+0x4c>)
 8003f7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003f7e:	0112      	lsls	r2, r2, #4
 8003f80:	b2d2      	uxtb	r2, r2
 8003f82:	440b      	add	r3, r1
 8003f84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f88:	e00a      	b.n	8003fa0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	4908      	ldr	r1, [pc, #32]	@ (8003fb0 <__NVIC_SetPriority+0x50>)
 8003f90:	88fb      	ldrh	r3, [r7, #6]
 8003f92:	f003 030f 	and.w	r3, r3, #15
 8003f96:	3b04      	subs	r3, #4
 8003f98:	0112      	lsls	r2, r2, #4
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	440b      	add	r3, r1
 8003f9e:	761a      	strb	r2, [r3, #24]
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr
 8003fac:	e000e100 	.word	0xe000e100
 8003fb0:	e000ed00 	.word	0xe000ed00

08003fb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b089      	sub	sp, #36	@ 0x24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	60b9      	str	r1, [r7, #8]
 8003fbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	f003 0307 	and.w	r3, r3, #7
 8003fc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f1c3 0307 	rsb	r3, r3, #7
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	bf28      	it	cs
 8003fd2:	2304      	movcs	r3, #4
 8003fd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	3304      	adds	r3, #4
 8003fda:	2b06      	cmp	r3, #6
 8003fdc:	d902      	bls.n	8003fe4 <NVIC_EncodePriority+0x30>
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	3b03      	subs	r3, #3
 8003fe2:	e000      	b.n	8003fe6 <NVIC_EncodePriority+0x32>
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fe8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003fec:	69bb      	ldr	r3, [r7, #24]
 8003fee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff2:	43da      	mvns	r2, r3
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	401a      	ands	r2, r3
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ffc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	fa01 f303 	lsl.w	r3, r1, r3
 8004006:	43d9      	mvns	r1, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800400c:	4313      	orrs	r3, r2
         );
}
 800400e:	4618      	mov	r0, r3
 8004010:	3724      	adds	r7, #36	@ 0x24
 8004012:	46bd      	mov	sp, r7
 8004014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004018:	4770      	bx	lr
	...

0800401c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b082      	sub	sp, #8
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	3b01      	subs	r3, #1
 8004028:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800402c:	d301      	bcc.n	8004032 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800402e:	2301      	movs	r3, #1
 8004030:	e00f      	b.n	8004052 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004032:	4a0a      	ldr	r2, [pc, #40]	@ (800405c <SysTick_Config+0x40>)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	3b01      	subs	r3, #1
 8004038:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800403a:	210f      	movs	r1, #15
 800403c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004040:	f7ff ff8e 	bl	8003f60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004044:	4b05      	ldr	r3, [pc, #20]	@ (800405c <SysTick_Config+0x40>)
 8004046:	2200      	movs	r2, #0
 8004048:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800404a:	4b04      	ldr	r3, [pc, #16]	@ (800405c <SysTick_Config+0x40>)
 800404c:	2207      	movs	r2, #7
 800404e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3708      	adds	r7, #8
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	e000e010 	.word	0xe000e010

08004060 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f7ff ff29 	bl	8003ec0 <__NVIC_SetPriorityGrouping>
}
 800406e:	bf00      	nop
 8004070:	3708      	adds	r7, #8
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b086      	sub	sp, #24
 800407a:	af00      	add	r7, sp, #0
 800407c:	4603      	mov	r3, r0
 800407e:	60b9      	str	r1, [r7, #8]
 8004080:	607a      	str	r2, [r7, #4]
 8004082:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004084:	f7ff ff40 	bl	8003f08 <__NVIC_GetPriorityGrouping>
 8004088:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	68b9      	ldr	r1, [r7, #8]
 800408e:	6978      	ldr	r0, [r7, #20]
 8004090:	f7ff ff90 	bl	8003fb4 <NVIC_EncodePriority>
 8004094:	4602      	mov	r2, r0
 8004096:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800409a:	4611      	mov	r1, r2
 800409c:	4618      	mov	r0, r3
 800409e:	f7ff ff5f 	bl	8003f60 <__NVIC_SetPriority>
}
 80040a2:	bf00      	nop
 80040a4:	3718      	adds	r7, #24
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b082      	sub	sp, #8
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	4603      	mov	r3, r0
 80040b2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80040b8:	4618      	mov	r0, r3
 80040ba:	f7ff ff33 	bl	8003f24 <__NVIC_EnableIRQ>
}
 80040be:	bf00      	nop
 80040c0:	3708      	adds	r7, #8
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}

080040c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040c6:	b580      	push	{r7, lr}
 80040c8:	b082      	sub	sp, #8
 80040ca:	af00      	add	r7, sp, #0
 80040cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f7ff ffa4 	bl	800401c <SysTick_Config>
 80040d4:	4603      	mov	r3, r0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3708      	adds	r7, #8
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
	...

080040e0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80040e0:	b480      	push	{r7}
 80040e2:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80040e4:	f3bf 8f5f 	dmb	sy
}
 80040e8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80040ea:	4b07      	ldr	r3, [pc, #28]	@ (8004108 <HAL_MPU_Disable+0x28>)
 80040ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ee:	4a06      	ldr	r2, [pc, #24]	@ (8004108 <HAL_MPU_Disable+0x28>)
 80040f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040f4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80040f6:	4b05      	ldr	r3, [pc, #20]	@ (800410c <HAL_MPU_Disable+0x2c>)
 80040f8:	2200      	movs	r2, #0
 80040fa:	605a      	str	r2, [r3, #4]
}
 80040fc:	bf00      	nop
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	e000ed00 	.word	0xe000ed00
 800410c:	e000ed90 	.word	0xe000ed90

08004110 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8004110:	b480      	push	{r7}
 8004112:	b083      	sub	sp, #12
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8004118:	4a0b      	ldr	r2, [pc, #44]	@ (8004148 <HAL_MPU_Enable+0x38>)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f043 0301 	orr.w	r3, r3, #1
 8004120:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8004122:	4b0a      	ldr	r3, [pc, #40]	@ (800414c <HAL_MPU_Enable+0x3c>)
 8004124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004126:	4a09      	ldr	r2, [pc, #36]	@ (800414c <HAL_MPU_Enable+0x3c>)
 8004128:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800412c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800412e:	f3bf 8f4f 	dsb	sy
}
 8004132:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8004134:	f3bf 8f6f 	isb	sy
}
 8004138:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800413a:	bf00      	nop
 800413c:	370c      	adds	r7, #12
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr
 8004146:	bf00      	nop
 8004148:	e000ed90 	.word	0xe000ed90
 800414c:	e000ed00 	.word	0xe000ed00

08004150 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	785a      	ldrb	r2, [r3, #1]
 800415c:	4b1b      	ldr	r3, [pc, #108]	@ (80041cc <HAL_MPU_ConfigRegion+0x7c>)
 800415e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004160:	4b1a      	ldr	r3, [pc, #104]	@ (80041cc <HAL_MPU_ConfigRegion+0x7c>)
 8004162:	691b      	ldr	r3, [r3, #16]
 8004164:	4a19      	ldr	r2, [pc, #100]	@ (80041cc <HAL_MPU_ConfigRegion+0x7c>)
 8004166:	f023 0301 	bic.w	r3, r3, #1
 800416a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800416c:	4a17      	ldr	r2, [pc, #92]	@ (80041cc <HAL_MPU_ConfigRegion+0x7c>)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	7b1b      	ldrb	r3, [r3, #12]
 8004178:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	7adb      	ldrb	r3, [r3, #11]
 800417e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004180:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	7a9b      	ldrb	r3, [r3, #10]
 8004186:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8004188:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	7b5b      	ldrb	r3, [r3, #13]
 800418e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004190:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	7b9b      	ldrb	r3, [r3, #14]
 8004196:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8004198:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	7bdb      	ldrb	r3, [r3, #15]
 800419e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80041a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	7a5b      	ldrb	r3, [r3, #9]
 80041a6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80041a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	7a1b      	ldrb	r3, [r3, #8]
 80041ae:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80041b0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	7812      	ldrb	r2, [r2, #0]
 80041b6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80041b8:	4a04      	ldr	r2, [pc, #16]	@ (80041cc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80041ba:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80041bc:	6113      	str	r3, [r2, #16]
}
 80041be:	bf00      	nop
 80041c0:	370c      	adds	r7, #12
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	e000ed90 	.word	0xe000ed90

080041d0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80041d8:	f7fd fdc0 	bl	8001d5c <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d101      	bne.n	80041e8 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e312      	b.n	800480e <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a66      	ldr	r2, [pc, #408]	@ (8004388 <HAL_DMA_Init+0x1b8>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d04a      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a65      	ldr	r2, [pc, #404]	@ (800438c <HAL_DMA_Init+0x1bc>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d045      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	4a63      	ldr	r2, [pc, #396]	@ (8004390 <HAL_DMA_Init+0x1c0>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d040      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4a62      	ldr	r2, [pc, #392]	@ (8004394 <HAL_DMA_Init+0x1c4>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d03b      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4a60      	ldr	r2, [pc, #384]	@ (8004398 <HAL_DMA_Init+0x1c8>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d036      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a5f      	ldr	r2, [pc, #380]	@ (800439c <HAL_DMA_Init+0x1cc>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d031      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a5d      	ldr	r2, [pc, #372]	@ (80043a0 <HAL_DMA_Init+0x1d0>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d02c      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4a5c      	ldr	r2, [pc, #368]	@ (80043a4 <HAL_DMA_Init+0x1d4>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d027      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	4a5a      	ldr	r2, [pc, #360]	@ (80043a8 <HAL_DMA_Init+0x1d8>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d022      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a59      	ldr	r2, [pc, #356]	@ (80043ac <HAL_DMA_Init+0x1dc>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d01d      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a57      	ldr	r2, [pc, #348]	@ (80043b0 <HAL_DMA_Init+0x1e0>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d018      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	4a56      	ldr	r2, [pc, #344]	@ (80043b4 <HAL_DMA_Init+0x1e4>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d013      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a54      	ldr	r2, [pc, #336]	@ (80043b8 <HAL_DMA_Init+0x1e8>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d00e      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a53      	ldr	r2, [pc, #332]	@ (80043bc <HAL_DMA_Init+0x1ec>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d009      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a51      	ldr	r2, [pc, #324]	@ (80043c0 <HAL_DMA_Init+0x1f0>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d004      	beq.n	8004288 <HAL_DMA_Init+0xb8>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a50      	ldr	r2, [pc, #320]	@ (80043c4 <HAL_DMA_Init+0x1f4>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d101      	bne.n	800428c <HAL_DMA_Init+0xbc>
 8004288:	2301      	movs	r3, #1
 800428a:	e000      	b.n	800428e <HAL_DMA_Init+0xbe>
 800428c:	2300      	movs	r3, #0
 800428e:	2b00      	cmp	r3, #0
 8004290:	f000 813c 	beq.w	800450c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2202      	movs	r2, #2
 8004298:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a37      	ldr	r2, [pc, #220]	@ (8004388 <HAL_DMA_Init+0x1b8>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d04a      	beq.n	8004344 <HAL_DMA_Init+0x174>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a36      	ldr	r2, [pc, #216]	@ (800438c <HAL_DMA_Init+0x1bc>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d045      	beq.n	8004344 <HAL_DMA_Init+0x174>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	4a34      	ldr	r2, [pc, #208]	@ (8004390 <HAL_DMA_Init+0x1c0>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d040      	beq.n	8004344 <HAL_DMA_Init+0x174>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a33      	ldr	r2, [pc, #204]	@ (8004394 <HAL_DMA_Init+0x1c4>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d03b      	beq.n	8004344 <HAL_DMA_Init+0x174>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a31      	ldr	r2, [pc, #196]	@ (8004398 <HAL_DMA_Init+0x1c8>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d036      	beq.n	8004344 <HAL_DMA_Init+0x174>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a30      	ldr	r2, [pc, #192]	@ (800439c <HAL_DMA_Init+0x1cc>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d031      	beq.n	8004344 <HAL_DMA_Init+0x174>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a2e      	ldr	r2, [pc, #184]	@ (80043a0 <HAL_DMA_Init+0x1d0>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d02c      	beq.n	8004344 <HAL_DMA_Init+0x174>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a2d      	ldr	r2, [pc, #180]	@ (80043a4 <HAL_DMA_Init+0x1d4>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d027      	beq.n	8004344 <HAL_DMA_Init+0x174>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a2b      	ldr	r2, [pc, #172]	@ (80043a8 <HAL_DMA_Init+0x1d8>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d022      	beq.n	8004344 <HAL_DMA_Init+0x174>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a2a      	ldr	r2, [pc, #168]	@ (80043ac <HAL_DMA_Init+0x1dc>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d01d      	beq.n	8004344 <HAL_DMA_Init+0x174>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a28      	ldr	r2, [pc, #160]	@ (80043b0 <HAL_DMA_Init+0x1e0>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d018      	beq.n	8004344 <HAL_DMA_Init+0x174>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a27      	ldr	r2, [pc, #156]	@ (80043b4 <HAL_DMA_Init+0x1e4>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d013      	beq.n	8004344 <HAL_DMA_Init+0x174>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a25      	ldr	r2, [pc, #148]	@ (80043b8 <HAL_DMA_Init+0x1e8>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d00e      	beq.n	8004344 <HAL_DMA_Init+0x174>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a24      	ldr	r2, [pc, #144]	@ (80043bc <HAL_DMA_Init+0x1ec>)
 800432c:	4293      	cmp	r3, r2
 800432e:	d009      	beq.n	8004344 <HAL_DMA_Init+0x174>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a22      	ldr	r2, [pc, #136]	@ (80043c0 <HAL_DMA_Init+0x1f0>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d004      	beq.n	8004344 <HAL_DMA_Init+0x174>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a21      	ldr	r2, [pc, #132]	@ (80043c4 <HAL_DMA_Init+0x1f4>)
 8004340:	4293      	cmp	r3, r2
 8004342:	d108      	bne.n	8004356 <HAL_DMA_Init+0x186>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f022 0201 	bic.w	r2, r2, #1
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	e007      	b.n	8004366 <HAL_DMA_Init+0x196>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f022 0201 	bic.w	r2, r2, #1
 8004364:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8004366:	e02f      	b.n	80043c8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004368:	f7fd fcf8 	bl	8001d5c <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	2b05      	cmp	r3, #5
 8004374:	d928      	bls.n	80043c8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2220      	movs	r2, #32
 800437a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2203      	movs	r2, #3
 8004380:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e242      	b.n	800480e <HAL_DMA_Init+0x63e>
 8004388:	40020010 	.word	0x40020010
 800438c:	40020028 	.word	0x40020028
 8004390:	40020040 	.word	0x40020040
 8004394:	40020058 	.word	0x40020058
 8004398:	40020070 	.word	0x40020070
 800439c:	40020088 	.word	0x40020088
 80043a0:	400200a0 	.word	0x400200a0
 80043a4:	400200b8 	.word	0x400200b8
 80043a8:	40020410 	.word	0x40020410
 80043ac:	40020428 	.word	0x40020428
 80043b0:	40020440 	.word	0x40020440
 80043b4:	40020458 	.word	0x40020458
 80043b8:	40020470 	.word	0x40020470
 80043bc:	40020488 	.word	0x40020488
 80043c0:	400204a0 	.word	0x400204a0
 80043c4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0301 	and.w	r3, r3, #1
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d1c8      	bne.n	8004368 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	4b83      	ldr	r3, [pc, #524]	@ (80045f0 <HAL_DMA_Init+0x420>)
 80043e2:	4013      	ands	r3, r2
 80043e4:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80043ee:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043fa:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004406:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6a1b      	ldr	r3, [r3, #32]
 800440c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800440e:	697a      	ldr	r2, [r7, #20]
 8004410:	4313      	orrs	r3, r2
 8004412:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004418:	2b04      	cmp	r3, #4
 800441a:	d107      	bne.n	800442c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004424:	4313      	orrs	r3, r2
 8004426:	697a      	ldr	r2, [r7, #20]
 8004428:	4313      	orrs	r3, r2
 800442a:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	2b28      	cmp	r3, #40	@ 0x28
 8004432:	d903      	bls.n	800443c <HAL_DMA_Init+0x26c>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	2b2e      	cmp	r3, #46	@ 0x2e
 800443a:	d91f      	bls.n	800447c <HAL_DMA_Init+0x2ac>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	2b3e      	cmp	r3, #62	@ 0x3e
 8004442:	d903      	bls.n	800444c <HAL_DMA_Init+0x27c>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	2b42      	cmp	r3, #66	@ 0x42
 800444a:	d917      	bls.n	800447c <HAL_DMA_Init+0x2ac>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	2b46      	cmp	r3, #70	@ 0x46
 8004452:	d903      	bls.n	800445c <HAL_DMA_Init+0x28c>
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	2b48      	cmp	r3, #72	@ 0x48
 800445a:	d90f      	bls.n	800447c <HAL_DMA_Init+0x2ac>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	2b4e      	cmp	r3, #78	@ 0x4e
 8004462:	d903      	bls.n	800446c <HAL_DMA_Init+0x29c>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	2b52      	cmp	r3, #82	@ 0x52
 800446a:	d907      	bls.n	800447c <HAL_DMA_Init+0x2ac>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	2b73      	cmp	r3, #115	@ 0x73
 8004472:	d905      	bls.n	8004480 <HAL_DMA_Init+0x2b0>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	2b77      	cmp	r3, #119	@ 0x77
 800447a:	d801      	bhi.n	8004480 <HAL_DMA_Init+0x2b0>
 800447c:	2301      	movs	r3, #1
 800447e:	e000      	b.n	8004482 <HAL_DMA_Init+0x2b2>
 8004480:	2300      	movs	r3, #0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d003      	beq.n	800448e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800448c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	697a      	ldr	r2, [r7, #20]
 8004494:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	f023 0307 	bic.w	r3, r3, #7
 80044a4:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044b4:	2b04      	cmp	r3, #4
 80044b6:	d117      	bne.n	80044e8 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044bc:	697a      	ldr	r2, [r7, #20]
 80044be:	4313      	orrs	r3, r2
 80044c0:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d00e      	beq.n	80044e8 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	f002 f8e8 	bl	80066a0 <DMA_CheckFifoParam>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d008      	beq.n	80044e8 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2240      	movs	r2, #64	@ 0x40
 80044da:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e192      	b.n	800480e <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	697a      	ldr	r2, [r7, #20]
 80044ee:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	f002 f823 	bl	800653c <DMA_CalcBaseAndBitshift>
 80044f6:	4603      	mov	r3, r0
 80044f8:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fe:	f003 031f 	and.w	r3, r3, #31
 8004502:	223f      	movs	r2, #63	@ 0x3f
 8004504:	409a      	lsls	r2, r3
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	609a      	str	r2, [r3, #8]
 800450a:	e0c8      	b.n	800469e <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a38      	ldr	r2, [pc, #224]	@ (80045f4 <HAL_DMA_Init+0x424>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d022      	beq.n	800455c <HAL_DMA_Init+0x38c>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a37      	ldr	r2, [pc, #220]	@ (80045f8 <HAL_DMA_Init+0x428>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d01d      	beq.n	800455c <HAL_DMA_Init+0x38c>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a35      	ldr	r2, [pc, #212]	@ (80045fc <HAL_DMA_Init+0x42c>)
 8004526:	4293      	cmp	r3, r2
 8004528:	d018      	beq.n	800455c <HAL_DMA_Init+0x38c>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4a34      	ldr	r2, [pc, #208]	@ (8004600 <HAL_DMA_Init+0x430>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d013      	beq.n	800455c <HAL_DMA_Init+0x38c>
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a32      	ldr	r2, [pc, #200]	@ (8004604 <HAL_DMA_Init+0x434>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d00e      	beq.n	800455c <HAL_DMA_Init+0x38c>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a31      	ldr	r2, [pc, #196]	@ (8004608 <HAL_DMA_Init+0x438>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d009      	beq.n	800455c <HAL_DMA_Init+0x38c>
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4a2f      	ldr	r2, [pc, #188]	@ (800460c <HAL_DMA_Init+0x43c>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d004      	beq.n	800455c <HAL_DMA_Init+0x38c>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a2e      	ldr	r2, [pc, #184]	@ (8004610 <HAL_DMA_Init+0x440>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d101      	bne.n	8004560 <HAL_DMA_Init+0x390>
 800455c:	2301      	movs	r3, #1
 800455e:	e000      	b.n	8004562 <HAL_DMA_Init+0x392>
 8004560:	2300      	movs	r3, #0
 8004562:	2b00      	cmp	r3, #0
 8004564:	f000 8092 	beq.w	800468c <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a21      	ldr	r2, [pc, #132]	@ (80045f4 <HAL_DMA_Init+0x424>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d021      	beq.n	80045b6 <HAL_DMA_Init+0x3e6>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a20      	ldr	r2, [pc, #128]	@ (80045f8 <HAL_DMA_Init+0x428>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d01c      	beq.n	80045b6 <HAL_DMA_Init+0x3e6>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a1e      	ldr	r2, [pc, #120]	@ (80045fc <HAL_DMA_Init+0x42c>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d017      	beq.n	80045b6 <HAL_DMA_Init+0x3e6>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a1d      	ldr	r2, [pc, #116]	@ (8004600 <HAL_DMA_Init+0x430>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d012      	beq.n	80045b6 <HAL_DMA_Init+0x3e6>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a1b      	ldr	r2, [pc, #108]	@ (8004604 <HAL_DMA_Init+0x434>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d00d      	beq.n	80045b6 <HAL_DMA_Init+0x3e6>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a1a      	ldr	r2, [pc, #104]	@ (8004608 <HAL_DMA_Init+0x438>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d008      	beq.n	80045b6 <HAL_DMA_Init+0x3e6>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a18      	ldr	r2, [pc, #96]	@ (800460c <HAL_DMA_Init+0x43c>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d003      	beq.n	80045b6 <HAL_DMA_Init+0x3e6>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a17      	ldr	r2, [pc, #92]	@ (8004610 <HAL_DMA_Init+0x440>)
 80045b4:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2202      	movs	r2, #2
 80045ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	4b10      	ldr	r3, [pc, #64]	@ (8004614 <HAL_DMA_Init+0x444>)
 80045d2:	4013      	ands	r3, r2
 80045d4:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	2b40      	cmp	r3, #64	@ 0x40
 80045dc:	d01c      	beq.n	8004618 <HAL_DMA_Init+0x448>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	2b80      	cmp	r3, #128	@ 0x80
 80045e4:	d102      	bne.n	80045ec <HAL_DMA_Init+0x41c>
 80045e6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80045ea:	e016      	b.n	800461a <HAL_DMA_Init+0x44a>
 80045ec:	2300      	movs	r3, #0
 80045ee:	e014      	b.n	800461a <HAL_DMA_Init+0x44a>
 80045f0:	fe10803f 	.word	0xfe10803f
 80045f4:	58025408 	.word	0x58025408
 80045f8:	5802541c 	.word	0x5802541c
 80045fc:	58025430 	.word	0x58025430
 8004600:	58025444 	.word	0x58025444
 8004604:	58025458 	.word	0x58025458
 8004608:	5802546c 	.word	0x5802546c
 800460c:	58025480 	.word	0x58025480
 8004610:	58025494 	.word	0x58025494
 8004614:	fffe000f 	.word	0xfffe000f
 8004618:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800461a:	687a      	ldr	r2, [r7, #4]
 800461c:	68d2      	ldr	r2, [r2, #12]
 800461e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8004620:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	691b      	ldr	r3, [r3, #16]
 8004626:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8004628:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	695b      	ldr	r3, [r3, #20]
 800462e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8004630:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	699b      	ldr	r3, [r3, #24]
 8004636:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8004638:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	69db      	ldr	r3, [r3, #28]
 800463e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8004640:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8004648:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800464a:	697a      	ldr	r2, [r7, #20]
 800464c:	4313      	orrs	r3, r2
 800464e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	461a      	mov	r2, r3
 800465e:	4b6e      	ldr	r3, [pc, #440]	@ (8004818 <HAL_DMA_Init+0x648>)
 8004660:	4413      	add	r3, r2
 8004662:	4a6e      	ldr	r2, [pc, #440]	@ (800481c <HAL_DMA_Init+0x64c>)
 8004664:	fba2 2303 	umull	r2, r3, r2, r3
 8004668:	091b      	lsrs	r3, r3, #4
 800466a:	009a      	lsls	r2, r3, #2
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f001 ff63 	bl	800653c <DMA_CalcBaseAndBitshift>
 8004676:	4603      	mov	r3, r0
 8004678:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800467e:	f003 031f 	and.w	r3, r3, #31
 8004682:	2201      	movs	r2, #1
 8004684:	409a      	lsls	r2, r3
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	605a      	str	r2, [r3, #4]
 800468a:	e008      	b.n	800469e <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2240      	movs	r2, #64	@ 0x40
 8004690:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2203      	movs	r2, #3
 8004696:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e0b7      	b.n	800480e <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4a5f      	ldr	r2, [pc, #380]	@ (8004820 <HAL_DMA_Init+0x650>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d072      	beq.n	800478e <HAL_DMA_Init+0x5be>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	4a5d      	ldr	r2, [pc, #372]	@ (8004824 <HAL_DMA_Init+0x654>)
 80046ae:	4293      	cmp	r3, r2
 80046b0:	d06d      	beq.n	800478e <HAL_DMA_Init+0x5be>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a5c      	ldr	r2, [pc, #368]	@ (8004828 <HAL_DMA_Init+0x658>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d068      	beq.n	800478e <HAL_DMA_Init+0x5be>
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a5a      	ldr	r2, [pc, #360]	@ (800482c <HAL_DMA_Init+0x65c>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d063      	beq.n	800478e <HAL_DMA_Init+0x5be>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a59      	ldr	r2, [pc, #356]	@ (8004830 <HAL_DMA_Init+0x660>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d05e      	beq.n	800478e <HAL_DMA_Init+0x5be>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a57      	ldr	r2, [pc, #348]	@ (8004834 <HAL_DMA_Init+0x664>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d059      	beq.n	800478e <HAL_DMA_Init+0x5be>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a56      	ldr	r2, [pc, #344]	@ (8004838 <HAL_DMA_Init+0x668>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d054      	beq.n	800478e <HAL_DMA_Init+0x5be>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a54      	ldr	r2, [pc, #336]	@ (800483c <HAL_DMA_Init+0x66c>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d04f      	beq.n	800478e <HAL_DMA_Init+0x5be>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a53      	ldr	r2, [pc, #332]	@ (8004840 <HAL_DMA_Init+0x670>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d04a      	beq.n	800478e <HAL_DMA_Init+0x5be>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a51      	ldr	r2, [pc, #324]	@ (8004844 <HAL_DMA_Init+0x674>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d045      	beq.n	800478e <HAL_DMA_Init+0x5be>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a50      	ldr	r2, [pc, #320]	@ (8004848 <HAL_DMA_Init+0x678>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d040      	beq.n	800478e <HAL_DMA_Init+0x5be>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a4e      	ldr	r2, [pc, #312]	@ (800484c <HAL_DMA_Init+0x67c>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d03b      	beq.n	800478e <HAL_DMA_Init+0x5be>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4a4d      	ldr	r2, [pc, #308]	@ (8004850 <HAL_DMA_Init+0x680>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d036      	beq.n	800478e <HAL_DMA_Init+0x5be>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a4b      	ldr	r2, [pc, #300]	@ (8004854 <HAL_DMA_Init+0x684>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d031      	beq.n	800478e <HAL_DMA_Init+0x5be>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a4a      	ldr	r2, [pc, #296]	@ (8004858 <HAL_DMA_Init+0x688>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d02c      	beq.n	800478e <HAL_DMA_Init+0x5be>
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a48      	ldr	r2, [pc, #288]	@ (800485c <HAL_DMA_Init+0x68c>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d027      	beq.n	800478e <HAL_DMA_Init+0x5be>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a47      	ldr	r2, [pc, #284]	@ (8004860 <HAL_DMA_Init+0x690>)
 8004744:	4293      	cmp	r3, r2
 8004746:	d022      	beq.n	800478e <HAL_DMA_Init+0x5be>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	4a45      	ldr	r2, [pc, #276]	@ (8004864 <HAL_DMA_Init+0x694>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d01d      	beq.n	800478e <HAL_DMA_Init+0x5be>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a44      	ldr	r2, [pc, #272]	@ (8004868 <HAL_DMA_Init+0x698>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d018      	beq.n	800478e <HAL_DMA_Init+0x5be>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a42      	ldr	r2, [pc, #264]	@ (800486c <HAL_DMA_Init+0x69c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d013      	beq.n	800478e <HAL_DMA_Init+0x5be>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a41      	ldr	r2, [pc, #260]	@ (8004870 <HAL_DMA_Init+0x6a0>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d00e      	beq.n	800478e <HAL_DMA_Init+0x5be>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a3f      	ldr	r2, [pc, #252]	@ (8004874 <HAL_DMA_Init+0x6a4>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d009      	beq.n	800478e <HAL_DMA_Init+0x5be>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a3e      	ldr	r2, [pc, #248]	@ (8004878 <HAL_DMA_Init+0x6a8>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d004      	beq.n	800478e <HAL_DMA_Init+0x5be>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a3c      	ldr	r2, [pc, #240]	@ (800487c <HAL_DMA_Init+0x6ac>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d101      	bne.n	8004792 <HAL_DMA_Init+0x5c2>
 800478e:	2301      	movs	r3, #1
 8004790:	e000      	b.n	8004794 <HAL_DMA_Init+0x5c4>
 8004792:	2300      	movs	r3, #0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d032      	beq.n	80047fe <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f001 fffd 	bl	8006798 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	2b80      	cmp	r3, #128	@ 0x80
 80047a4:	d102      	bne.n	80047ac <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685a      	ldr	r2, [r3, #4]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047b4:	b2d2      	uxtb	r2, r2
 80047b6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80047c0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d010      	beq.n	80047ec <HAL_DMA_Init+0x61c>
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	2b08      	cmp	r3, #8
 80047d0:	d80c      	bhi.n	80047ec <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80047d2:	6878      	ldr	r0, [r7, #4]
 80047d4:	f002 f87a 	bl	80068cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047dc:	2200      	movs	r2, #0
 80047de:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80047e8:	605a      	str	r2, [r3, #4]
 80047ea:	e008      	b.n	80047fe <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2200      	movs	r2, #0
 80047f0:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2200      	movs	r2, #0
 80047f6:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	a7fdabf8 	.word	0xa7fdabf8
 800481c:	cccccccd 	.word	0xcccccccd
 8004820:	40020010 	.word	0x40020010
 8004824:	40020028 	.word	0x40020028
 8004828:	40020040 	.word	0x40020040
 800482c:	40020058 	.word	0x40020058
 8004830:	40020070 	.word	0x40020070
 8004834:	40020088 	.word	0x40020088
 8004838:	400200a0 	.word	0x400200a0
 800483c:	400200b8 	.word	0x400200b8
 8004840:	40020410 	.word	0x40020410
 8004844:	40020428 	.word	0x40020428
 8004848:	40020440 	.word	0x40020440
 800484c:	40020458 	.word	0x40020458
 8004850:	40020470 	.word	0x40020470
 8004854:	40020488 	.word	0x40020488
 8004858:	400204a0 	.word	0x400204a0
 800485c:	400204b8 	.word	0x400204b8
 8004860:	58025408 	.word	0x58025408
 8004864:	5802541c 	.word	0x5802541c
 8004868:	58025430 	.word	0x58025430
 800486c:	58025444 	.word	0x58025444
 8004870:	58025458 	.word	0x58025458
 8004874:	5802546c 	.word	0x5802546c
 8004878:	58025480 	.word	0x58025480
 800487c:	58025494 	.word	0x58025494

08004880 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b086      	sub	sp, #24
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	607a      	str	r2, [r7, #4]
 800488c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800488e:	2300      	movs	r3, #0
 8004890:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d101      	bne.n	800489c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e226      	b.n	8004cea <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d101      	bne.n	80048aa <HAL_DMA_Start_IT+0x2a>
 80048a6:	2302      	movs	r3, #2
 80048a8:	e21f      	b.n	8004cea <HAL_DMA_Start_IT+0x46a>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	f040 820a 	bne.w	8004cd4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2202      	movs	r2, #2
 80048c4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	2200      	movs	r2, #0
 80048cc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4a68      	ldr	r2, [pc, #416]	@ (8004a74 <HAL_DMA_Start_IT+0x1f4>)
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d04a      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	4a66      	ldr	r2, [pc, #408]	@ (8004a78 <HAL_DMA_Start_IT+0x1f8>)
 80048de:	4293      	cmp	r3, r2
 80048e0:	d045      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a65      	ldr	r2, [pc, #404]	@ (8004a7c <HAL_DMA_Start_IT+0x1fc>)
 80048e8:	4293      	cmp	r3, r2
 80048ea:	d040      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a63      	ldr	r2, [pc, #396]	@ (8004a80 <HAL_DMA_Start_IT+0x200>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d03b      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a62      	ldr	r2, [pc, #392]	@ (8004a84 <HAL_DMA_Start_IT+0x204>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d036      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a60      	ldr	r2, [pc, #384]	@ (8004a88 <HAL_DMA_Start_IT+0x208>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d031      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a5f      	ldr	r2, [pc, #380]	@ (8004a8c <HAL_DMA_Start_IT+0x20c>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d02c      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a5d      	ldr	r2, [pc, #372]	@ (8004a90 <HAL_DMA_Start_IT+0x210>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d027      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a5c      	ldr	r2, [pc, #368]	@ (8004a94 <HAL_DMA_Start_IT+0x214>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d022      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4a5a      	ldr	r2, [pc, #360]	@ (8004a98 <HAL_DMA_Start_IT+0x218>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d01d      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a59      	ldr	r2, [pc, #356]	@ (8004a9c <HAL_DMA_Start_IT+0x21c>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d018      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a57      	ldr	r2, [pc, #348]	@ (8004aa0 <HAL_DMA_Start_IT+0x220>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d013      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a56      	ldr	r2, [pc, #344]	@ (8004aa4 <HAL_DMA_Start_IT+0x224>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d00e      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a54      	ldr	r2, [pc, #336]	@ (8004aa8 <HAL_DMA_Start_IT+0x228>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d009      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a53      	ldr	r2, [pc, #332]	@ (8004aac <HAL_DMA_Start_IT+0x22c>)
 8004960:	4293      	cmp	r3, r2
 8004962:	d004      	beq.n	800496e <HAL_DMA_Start_IT+0xee>
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a51      	ldr	r2, [pc, #324]	@ (8004ab0 <HAL_DMA_Start_IT+0x230>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d108      	bne.n	8004980 <HAL_DMA_Start_IT+0x100>
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f022 0201 	bic.w	r2, r2, #1
 800497c:	601a      	str	r2, [r3, #0]
 800497e:	e007      	b.n	8004990 <HAL_DMA_Start_IT+0x110>
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f022 0201 	bic.w	r2, r2, #1
 800498e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	68b9      	ldr	r1, [r7, #8]
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f001 fc24 	bl	80061e4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a34      	ldr	r2, [pc, #208]	@ (8004a74 <HAL_DMA_Start_IT+0x1f4>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d04a      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a33      	ldr	r2, [pc, #204]	@ (8004a78 <HAL_DMA_Start_IT+0x1f8>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d045      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	4a31      	ldr	r2, [pc, #196]	@ (8004a7c <HAL_DMA_Start_IT+0x1fc>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d040      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	4a30      	ldr	r2, [pc, #192]	@ (8004a80 <HAL_DMA_Start_IT+0x200>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	d03b      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4a2e      	ldr	r2, [pc, #184]	@ (8004a84 <HAL_DMA_Start_IT+0x204>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d036      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a2d      	ldr	r2, [pc, #180]	@ (8004a88 <HAL_DMA_Start_IT+0x208>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d031      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a2b      	ldr	r2, [pc, #172]	@ (8004a8c <HAL_DMA_Start_IT+0x20c>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d02c      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	4a2a      	ldr	r2, [pc, #168]	@ (8004a90 <HAL_DMA_Start_IT+0x210>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d027      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a28      	ldr	r2, [pc, #160]	@ (8004a94 <HAL_DMA_Start_IT+0x214>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d022      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a27      	ldr	r2, [pc, #156]	@ (8004a98 <HAL_DMA_Start_IT+0x218>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d01d      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a25      	ldr	r2, [pc, #148]	@ (8004a9c <HAL_DMA_Start_IT+0x21c>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d018      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a24      	ldr	r2, [pc, #144]	@ (8004aa0 <HAL_DMA_Start_IT+0x220>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d013      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	4a22      	ldr	r2, [pc, #136]	@ (8004aa4 <HAL_DMA_Start_IT+0x224>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d00e      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4a21      	ldr	r2, [pc, #132]	@ (8004aa8 <HAL_DMA_Start_IT+0x228>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d009      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a1f      	ldr	r2, [pc, #124]	@ (8004aac <HAL_DMA_Start_IT+0x22c>)
 8004a2e:	4293      	cmp	r3, r2
 8004a30:	d004      	beq.n	8004a3c <HAL_DMA_Start_IT+0x1bc>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	4a1e      	ldr	r2, [pc, #120]	@ (8004ab0 <HAL_DMA_Start_IT+0x230>)
 8004a38:	4293      	cmp	r3, r2
 8004a3a:	d101      	bne.n	8004a40 <HAL_DMA_Start_IT+0x1c0>
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e000      	b.n	8004a42 <HAL_DMA_Start_IT+0x1c2>
 8004a40:	2300      	movs	r3, #0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d036      	beq.n	8004ab4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f023 021e 	bic.w	r2, r3, #30
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f042 0216 	orr.w	r2, r2, #22
 8004a58:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d03e      	beq.n	8004ae0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f042 0208 	orr.w	r2, r2, #8
 8004a70:	601a      	str	r2, [r3, #0]
 8004a72:	e035      	b.n	8004ae0 <HAL_DMA_Start_IT+0x260>
 8004a74:	40020010 	.word	0x40020010
 8004a78:	40020028 	.word	0x40020028
 8004a7c:	40020040 	.word	0x40020040
 8004a80:	40020058 	.word	0x40020058
 8004a84:	40020070 	.word	0x40020070
 8004a88:	40020088 	.word	0x40020088
 8004a8c:	400200a0 	.word	0x400200a0
 8004a90:	400200b8 	.word	0x400200b8
 8004a94:	40020410 	.word	0x40020410
 8004a98:	40020428 	.word	0x40020428
 8004a9c:	40020440 	.word	0x40020440
 8004aa0:	40020458 	.word	0x40020458
 8004aa4:	40020470 	.word	0x40020470
 8004aa8:	40020488 	.word	0x40020488
 8004aac:	400204a0 	.word	0x400204a0
 8004ab0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f023 020e 	bic.w	r2, r3, #14
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f042 020a 	orr.w	r2, r2, #10
 8004ac6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d007      	beq.n	8004ae0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f042 0204 	orr.w	r2, r2, #4
 8004ade:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a83      	ldr	r2, [pc, #524]	@ (8004cf4 <HAL_DMA_Start_IT+0x474>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d072      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a82      	ldr	r2, [pc, #520]	@ (8004cf8 <HAL_DMA_Start_IT+0x478>)
 8004af0:	4293      	cmp	r3, r2
 8004af2:	d06d      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a80      	ldr	r2, [pc, #512]	@ (8004cfc <HAL_DMA_Start_IT+0x47c>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d068      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4a7f      	ldr	r2, [pc, #508]	@ (8004d00 <HAL_DMA_Start_IT+0x480>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d063      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a7d      	ldr	r2, [pc, #500]	@ (8004d04 <HAL_DMA_Start_IT+0x484>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d05e      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a7c      	ldr	r2, [pc, #496]	@ (8004d08 <HAL_DMA_Start_IT+0x488>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d059      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a7a      	ldr	r2, [pc, #488]	@ (8004d0c <HAL_DMA_Start_IT+0x48c>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d054      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4a79      	ldr	r2, [pc, #484]	@ (8004d10 <HAL_DMA_Start_IT+0x490>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d04f      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a77      	ldr	r2, [pc, #476]	@ (8004d14 <HAL_DMA_Start_IT+0x494>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d04a      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a76      	ldr	r2, [pc, #472]	@ (8004d18 <HAL_DMA_Start_IT+0x498>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d045      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a74      	ldr	r2, [pc, #464]	@ (8004d1c <HAL_DMA_Start_IT+0x49c>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d040      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a73      	ldr	r2, [pc, #460]	@ (8004d20 <HAL_DMA_Start_IT+0x4a0>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d03b      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a71      	ldr	r2, [pc, #452]	@ (8004d24 <HAL_DMA_Start_IT+0x4a4>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d036      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a70      	ldr	r2, [pc, #448]	@ (8004d28 <HAL_DMA_Start_IT+0x4a8>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d031      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a6e      	ldr	r2, [pc, #440]	@ (8004d2c <HAL_DMA_Start_IT+0x4ac>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d02c      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a6d      	ldr	r2, [pc, #436]	@ (8004d30 <HAL_DMA_Start_IT+0x4b0>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d027      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a6b      	ldr	r2, [pc, #428]	@ (8004d34 <HAL_DMA_Start_IT+0x4b4>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d022      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a6a      	ldr	r2, [pc, #424]	@ (8004d38 <HAL_DMA_Start_IT+0x4b8>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d01d      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a68      	ldr	r2, [pc, #416]	@ (8004d3c <HAL_DMA_Start_IT+0x4bc>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d018      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a67      	ldr	r2, [pc, #412]	@ (8004d40 <HAL_DMA_Start_IT+0x4c0>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d013      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a65      	ldr	r2, [pc, #404]	@ (8004d44 <HAL_DMA_Start_IT+0x4c4>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d00e      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	4a64      	ldr	r2, [pc, #400]	@ (8004d48 <HAL_DMA_Start_IT+0x4c8>)
 8004bb8:	4293      	cmp	r3, r2
 8004bba:	d009      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	4a62      	ldr	r2, [pc, #392]	@ (8004d4c <HAL_DMA_Start_IT+0x4cc>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d004      	beq.n	8004bd0 <HAL_DMA_Start_IT+0x350>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a61      	ldr	r2, [pc, #388]	@ (8004d50 <HAL_DMA_Start_IT+0x4d0>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d101      	bne.n	8004bd4 <HAL_DMA_Start_IT+0x354>
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e000      	b.n	8004bd6 <HAL_DMA_Start_IT+0x356>
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d01a      	beq.n	8004c10 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d007      	beq.n	8004bf8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bec:	681a      	ldr	r2, [r3, #0]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bf2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004bf6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d007      	beq.n	8004c10 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c0a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c0e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a37      	ldr	r2, [pc, #220]	@ (8004cf4 <HAL_DMA_Start_IT+0x474>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d04a      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a36      	ldr	r2, [pc, #216]	@ (8004cf8 <HAL_DMA_Start_IT+0x478>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d045      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a34      	ldr	r2, [pc, #208]	@ (8004cfc <HAL_DMA_Start_IT+0x47c>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d040      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a33      	ldr	r2, [pc, #204]	@ (8004d00 <HAL_DMA_Start_IT+0x480>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d03b      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a31      	ldr	r2, [pc, #196]	@ (8004d04 <HAL_DMA_Start_IT+0x484>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d036      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a30      	ldr	r2, [pc, #192]	@ (8004d08 <HAL_DMA_Start_IT+0x488>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d031      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a2e      	ldr	r2, [pc, #184]	@ (8004d0c <HAL_DMA_Start_IT+0x48c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d02c      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a2d      	ldr	r2, [pc, #180]	@ (8004d10 <HAL_DMA_Start_IT+0x490>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d027      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a2b      	ldr	r2, [pc, #172]	@ (8004d14 <HAL_DMA_Start_IT+0x494>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d022      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a2a      	ldr	r2, [pc, #168]	@ (8004d18 <HAL_DMA_Start_IT+0x498>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d01d      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a28      	ldr	r2, [pc, #160]	@ (8004d1c <HAL_DMA_Start_IT+0x49c>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d018      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a27      	ldr	r2, [pc, #156]	@ (8004d20 <HAL_DMA_Start_IT+0x4a0>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d013      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a25      	ldr	r2, [pc, #148]	@ (8004d24 <HAL_DMA_Start_IT+0x4a4>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d00e      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a24      	ldr	r2, [pc, #144]	@ (8004d28 <HAL_DMA_Start_IT+0x4a8>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d009      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a22      	ldr	r2, [pc, #136]	@ (8004d2c <HAL_DMA_Start_IT+0x4ac>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d004      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x430>
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a21      	ldr	r2, [pc, #132]	@ (8004d30 <HAL_DMA_Start_IT+0x4b0>)
 8004cac:	4293      	cmp	r3, r2
 8004cae:	d108      	bne.n	8004cc2 <HAL_DMA_Start_IT+0x442>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f042 0201 	orr.w	r2, r2, #1
 8004cbe:	601a      	str	r2, [r3, #0]
 8004cc0:	e012      	b.n	8004ce8 <HAL_DMA_Start_IT+0x468>
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f042 0201 	orr.w	r2, r2, #1
 8004cd0:	601a      	str	r2, [r3, #0]
 8004cd2:	e009      	b.n	8004ce8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004cda:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3718      	adds	r7, #24
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	40020010 	.word	0x40020010
 8004cf8:	40020028 	.word	0x40020028
 8004cfc:	40020040 	.word	0x40020040
 8004d00:	40020058 	.word	0x40020058
 8004d04:	40020070 	.word	0x40020070
 8004d08:	40020088 	.word	0x40020088
 8004d0c:	400200a0 	.word	0x400200a0
 8004d10:	400200b8 	.word	0x400200b8
 8004d14:	40020410 	.word	0x40020410
 8004d18:	40020428 	.word	0x40020428
 8004d1c:	40020440 	.word	0x40020440
 8004d20:	40020458 	.word	0x40020458
 8004d24:	40020470 	.word	0x40020470
 8004d28:	40020488 	.word	0x40020488
 8004d2c:	400204a0 	.word	0x400204a0
 8004d30:	400204b8 	.word	0x400204b8
 8004d34:	58025408 	.word	0x58025408
 8004d38:	5802541c 	.word	0x5802541c
 8004d3c:	58025430 	.word	0x58025430
 8004d40:	58025444 	.word	0x58025444
 8004d44:	58025458 	.word	0x58025458
 8004d48:	5802546c 	.word	0x5802546c
 8004d4c:	58025480 	.word	0x58025480
 8004d50:	58025494 	.word	0x58025494

08004d54 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8004d5c:	f7fc fffe 	bl	8001d5c <HAL_GetTick>
 8004d60:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d101      	bne.n	8004d6c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e2dc      	b.n	8005326 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	d008      	beq.n	8004d8a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2280      	movs	r2, #128	@ 0x80
 8004d7c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e2cd      	b.n	8005326 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a76      	ldr	r2, [pc, #472]	@ (8004f68 <HAL_DMA_Abort+0x214>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d04a      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a74      	ldr	r2, [pc, #464]	@ (8004f6c <HAL_DMA_Abort+0x218>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d045      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a73      	ldr	r2, [pc, #460]	@ (8004f70 <HAL_DMA_Abort+0x21c>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d040      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a71      	ldr	r2, [pc, #452]	@ (8004f74 <HAL_DMA_Abort+0x220>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d03b      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a70      	ldr	r2, [pc, #448]	@ (8004f78 <HAL_DMA_Abort+0x224>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d036      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a6e      	ldr	r2, [pc, #440]	@ (8004f7c <HAL_DMA_Abort+0x228>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d031      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a6d      	ldr	r2, [pc, #436]	@ (8004f80 <HAL_DMA_Abort+0x22c>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d02c      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a6b      	ldr	r2, [pc, #428]	@ (8004f84 <HAL_DMA_Abort+0x230>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d027      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a6a      	ldr	r2, [pc, #424]	@ (8004f88 <HAL_DMA_Abort+0x234>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d022      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a68      	ldr	r2, [pc, #416]	@ (8004f8c <HAL_DMA_Abort+0x238>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d01d      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a67      	ldr	r2, [pc, #412]	@ (8004f90 <HAL_DMA_Abort+0x23c>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d018      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a65      	ldr	r2, [pc, #404]	@ (8004f94 <HAL_DMA_Abort+0x240>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d013      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a64      	ldr	r2, [pc, #400]	@ (8004f98 <HAL_DMA_Abort+0x244>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d00e      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a62      	ldr	r2, [pc, #392]	@ (8004f9c <HAL_DMA_Abort+0x248>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d009      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a61      	ldr	r2, [pc, #388]	@ (8004fa0 <HAL_DMA_Abort+0x24c>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d004      	beq.n	8004e2a <HAL_DMA_Abort+0xd6>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a5f      	ldr	r2, [pc, #380]	@ (8004fa4 <HAL_DMA_Abort+0x250>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d101      	bne.n	8004e2e <HAL_DMA_Abort+0xda>
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	e000      	b.n	8004e30 <HAL_DMA_Abort+0xdc>
 8004e2e:	2300      	movs	r3, #0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d013      	beq.n	8004e5c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f022 021e 	bic.w	r2, r2, #30
 8004e42:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	695a      	ldr	r2, [r3, #20]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e52:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	617b      	str	r3, [r7, #20]
 8004e5a:	e00a      	b.n	8004e72 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	681a      	ldr	r2, [r3, #0]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f022 020e 	bic.w	r2, r2, #14
 8004e6a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4a3c      	ldr	r2, [pc, #240]	@ (8004f68 <HAL_DMA_Abort+0x214>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d072      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a3a      	ldr	r2, [pc, #232]	@ (8004f6c <HAL_DMA_Abort+0x218>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d06d      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a39      	ldr	r2, [pc, #228]	@ (8004f70 <HAL_DMA_Abort+0x21c>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d068      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4a37      	ldr	r2, [pc, #220]	@ (8004f74 <HAL_DMA_Abort+0x220>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d063      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a36      	ldr	r2, [pc, #216]	@ (8004f78 <HAL_DMA_Abort+0x224>)
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d05e      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a34      	ldr	r2, [pc, #208]	@ (8004f7c <HAL_DMA_Abort+0x228>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d059      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a33      	ldr	r2, [pc, #204]	@ (8004f80 <HAL_DMA_Abort+0x22c>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d054      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	4a31      	ldr	r2, [pc, #196]	@ (8004f84 <HAL_DMA_Abort+0x230>)
 8004ebe:	4293      	cmp	r3, r2
 8004ec0:	d04f      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	4a30      	ldr	r2, [pc, #192]	@ (8004f88 <HAL_DMA_Abort+0x234>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d04a      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	4a2e      	ldr	r2, [pc, #184]	@ (8004f8c <HAL_DMA_Abort+0x238>)
 8004ed2:	4293      	cmp	r3, r2
 8004ed4:	d045      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a2d      	ldr	r2, [pc, #180]	@ (8004f90 <HAL_DMA_Abort+0x23c>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d040      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4a2b      	ldr	r2, [pc, #172]	@ (8004f94 <HAL_DMA_Abort+0x240>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d03b      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a2a      	ldr	r2, [pc, #168]	@ (8004f98 <HAL_DMA_Abort+0x244>)
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d036      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4a28      	ldr	r2, [pc, #160]	@ (8004f9c <HAL_DMA_Abort+0x248>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d031      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a27      	ldr	r2, [pc, #156]	@ (8004fa0 <HAL_DMA_Abort+0x24c>)
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d02c      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a25      	ldr	r2, [pc, #148]	@ (8004fa4 <HAL_DMA_Abort+0x250>)
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d027      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a24      	ldr	r2, [pc, #144]	@ (8004fa8 <HAL_DMA_Abort+0x254>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d022      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a22      	ldr	r2, [pc, #136]	@ (8004fac <HAL_DMA_Abort+0x258>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d01d      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a21      	ldr	r2, [pc, #132]	@ (8004fb0 <HAL_DMA_Abort+0x25c>)
 8004f2c:	4293      	cmp	r3, r2
 8004f2e:	d018      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a1f      	ldr	r2, [pc, #124]	@ (8004fb4 <HAL_DMA_Abort+0x260>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d013      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a1e      	ldr	r2, [pc, #120]	@ (8004fb8 <HAL_DMA_Abort+0x264>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d00e      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a1c      	ldr	r2, [pc, #112]	@ (8004fbc <HAL_DMA_Abort+0x268>)
 8004f4a:	4293      	cmp	r3, r2
 8004f4c:	d009      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	4a1b      	ldr	r2, [pc, #108]	@ (8004fc0 <HAL_DMA_Abort+0x26c>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d004      	beq.n	8004f62 <HAL_DMA_Abort+0x20e>
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a19      	ldr	r2, [pc, #100]	@ (8004fc4 <HAL_DMA_Abort+0x270>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d132      	bne.n	8004fc8 <HAL_DMA_Abort+0x274>
 8004f62:	2301      	movs	r3, #1
 8004f64:	e031      	b.n	8004fca <HAL_DMA_Abort+0x276>
 8004f66:	bf00      	nop
 8004f68:	40020010 	.word	0x40020010
 8004f6c:	40020028 	.word	0x40020028
 8004f70:	40020040 	.word	0x40020040
 8004f74:	40020058 	.word	0x40020058
 8004f78:	40020070 	.word	0x40020070
 8004f7c:	40020088 	.word	0x40020088
 8004f80:	400200a0 	.word	0x400200a0
 8004f84:	400200b8 	.word	0x400200b8
 8004f88:	40020410 	.word	0x40020410
 8004f8c:	40020428 	.word	0x40020428
 8004f90:	40020440 	.word	0x40020440
 8004f94:	40020458 	.word	0x40020458
 8004f98:	40020470 	.word	0x40020470
 8004f9c:	40020488 	.word	0x40020488
 8004fa0:	400204a0 	.word	0x400204a0
 8004fa4:	400204b8 	.word	0x400204b8
 8004fa8:	58025408 	.word	0x58025408
 8004fac:	5802541c 	.word	0x5802541c
 8004fb0:	58025430 	.word	0x58025430
 8004fb4:	58025444 	.word	0x58025444
 8004fb8:	58025458 	.word	0x58025458
 8004fbc:	5802546c 	.word	0x5802546c
 8004fc0:	58025480 	.word	0x58025480
 8004fc4:	58025494 	.word	0x58025494
 8004fc8:	2300      	movs	r3, #0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d007      	beq.n	8004fde <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fd8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004fdc:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4a6d      	ldr	r2, [pc, #436]	@ (8005198 <HAL_DMA_Abort+0x444>)
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	d04a      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	4a6b      	ldr	r2, [pc, #428]	@ (800519c <HAL_DMA_Abort+0x448>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d045      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a6a      	ldr	r2, [pc, #424]	@ (80051a0 <HAL_DMA_Abort+0x44c>)
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d040      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a68      	ldr	r2, [pc, #416]	@ (80051a4 <HAL_DMA_Abort+0x450>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d03b      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	4a67      	ldr	r2, [pc, #412]	@ (80051a8 <HAL_DMA_Abort+0x454>)
 800500c:	4293      	cmp	r3, r2
 800500e:	d036      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a65      	ldr	r2, [pc, #404]	@ (80051ac <HAL_DMA_Abort+0x458>)
 8005016:	4293      	cmp	r3, r2
 8005018:	d031      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a64      	ldr	r2, [pc, #400]	@ (80051b0 <HAL_DMA_Abort+0x45c>)
 8005020:	4293      	cmp	r3, r2
 8005022:	d02c      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a62      	ldr	r2, [pc, #392]	@ (80051b4 <HAL_DMA_Abort+0x460>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d027      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a61      	ldr	r2, [pc, #388]	@ (80051b8 <HAL_DMA_Abort+0x464>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d022      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a5f      	ldr	r2, [pc, #380]	@ (80051bc <HAL_DMA_Abort+0x468>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d01d      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a5e      	ldr	r2, [pc, #376]	@ (80051c0 <HAL_DMA_Abort+0x46c>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d018      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a5c      	ldr	r2, [pc, #368]	@ (80051c4 <HAL_DMA_Abort+0x470>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d013      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a5b      	ldr	r2, [pc, #364]	@ (80051c8 <HAL_DMA_Abort+0x474>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d00e      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a59      	ldr	r2, [pc, #356]	@ (80051cc <HAL_DMA_Abort+0x478>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d009      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a58      	ldr	r2, [pc, #352]	@ (80051d0 <HAL_DMA_Abort+0x47c>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d004      	beq.n	800507e <HAL_DMA_Abort+0x32a>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a56      	ldr	r2, [pc, #344]	@ (80051d4 <HAL_DMA_Abort+0x480>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d108      	bne.n	8005090 <HAL_DMA_Abort+0x33c>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f022 0201 	bic.w	r2, r2, #1
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	e007      	b.n	80050a0 <HAL_DMA_Abort+0x34c>
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f022 0201 	bic.w	r2, r2, #1
 800509e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80050a0:	e013      	b.n	80050ca <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80050a2:	f7fc fe5b 	bl	8001d5c <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b05      	cmp	r3, #5
 80050ae:	d90c      	bls.n	80050ca <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2220      	movs	r2, #32
 80050b4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2203      	movs	r2, #3
 80050ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e12d      	b.n	8005326 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f003 0301 	and.w	r3, r3, #1
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d1e5      	bne.n	80050a2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a2f      	ldr	r2, [pc, #188]	@ (8005198 <HAL_DMA_Abort+0x444>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d04a      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a2d      	ldr	r2, [pc, #180]	@ (800519c <HAL_DMA_Abort+0x448>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d045      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a2c      	ldr	r2, [pc, #176]	@ (80051a0 <HAL_DMA_Abort+0x44c>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d040      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a2a      	ldr	r2, [pc, #168]	@ (80051a4 <HAL_DMA_Abort+0x450>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d03b      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a29      	ldr	r2, [pc, #164]	@ (80051a8 <HAL_DMA_Abort+0x454>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d036      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a27      	ldr	r2, [pc, #156]	@ (80051ac <HAL_DMA_Abort+0x458>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d031      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a26      	ldr	r2, [pc, #152]	@ (80051b0 <HAL_DMA_Abort+0x45c>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d02c      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a24      	ldr	r2, [pc, #144]	@ (80051b4 <HAL_DMA_Abort+0x460>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d027      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a23      	ldr	r2, [pc, #140]	@ (80051b8 <HAL_DMA_Abort+0x464>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d022      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4a21      	ldr	r2, [pc, #132]	@ (80051bc <HAL_DMA_Abort+0x468>)
 8005136:	4293      	cmp	r3, r2
 8005138:	d01d      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a20      	ldr	r2, [pc, #128]	@ (80051c0 <HAL_DMA_Abort+0x46c>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d018      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a1e      	ldr	r2, [pc, #120]	@ (80051c4 <HAL_DMA_Abort+0x470>)
 800514a:	4293      	cmp	r3, r2
 800514c:	d013      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a1d      	ldr	r2, [pc, #116]	@ (80051c8 <HAL_DMA_Abort+0x474>)
 8005154:	4293      	cmp	r3, r2
 8005156:	d00e      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4a1b      	ldr	r2, [pc, #108]	@ (80051cc <HAL_DMA_Abort+0x478>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d009      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a1a      	ldr	r2, [pc, #104]	@ (80051d0 <HAL_DMA_Abort+0x47c>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d004      	beq.n	8005176 <HAL_DMA_Abort+0x422>
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	4a18      	ldr	r2, [pc, #96]	@ (80051d4 <HAL_DMA_Abort+0x480>)
 8005172:	4293      	cmp	r3, r2
 8005174:	d101      	bne.n	800517a <HAL_DMA_Abort+0x426>
 8005176:	2301      	movs	r3, #1
 8005178:	e000      	b.n	800517c <HAL_DMA_Abort+0x428>
 800517a:	2300      	movs	r3, #0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d02b      	beq.n	80051d8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005184:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800518a:	f003 031f 	and.w	r3, r3, #31
 800518e:	223f      	movs	r2, #63	@ 0x3f
 8005190:	409a      	lsls	r2, r3
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	609a      	str	r2, [r3, #8]
 8005196:	e02a      	b.n	80051ee <HAL_DMA_Abort+0x49a>
 8005198:	40020010 	.word	0x40020010
 800519c:	40020028 	.word	0x40020028
 80051a0:	40020040 	.word	0x40020040
 80051a4:	40020058 	.word	0x40020058
 80051a8:	40020070 	.word	0x40020070
 80051ac:	40020088 	.word	0x40020088
 80051b0:	400200a0 	.word	0x400200a0
 80051b4:	400200b8 	.word	0x400200b8
 80051b8:	40020410 	.word	0x40020410
 80051bc:	40020428 	.word	0x40020428
 80051c0:	40020440 	.word	0x40020440
 80051c4:	40020458 	.word	0x40020458
 80051c8:	40020470 	.word	0x40020470
 80051cc:	40020488 	.word	0x40020488
 80051d0:	400204a0 	.word	0x400204a0
 80051d4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051dc:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051e2:	f003 031f 	and.w	r3, r3, #31
 80051e6:	2201      	movs	r2, #1
 80051e8:	409a      	lsls	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4a4f      	ldr	r2, [pc, #316]	@ (8005330 <HAL_DMA_Abort+0x5dc>)
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d072      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a4d      	ldr	r2, [pc, #308]	@ (8005334 <HAL_DMA_Abort+0x5e0>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d06d      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a4c      	ldr	r2, [pc, #304]	@ (8005338 <HAL_DMA_Abort+0x5e4>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d068      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a4a      	ldr	r2, [pc, #296]	@ (800533c <HAL_DMA_Abort+0x5e8>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d063      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a49      	ldr	r2, [pc, #292]	@ (8005340 <HAL_DMA_Abort+0x5ec>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d05e      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a47      	ldr	r2, [pc, #284]	@ (8005344 <HAL_DMA_Abort+0x5f0>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d059      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a46      	ldr	r2, [pc, #280]	@ (8005348 <HAL_DMA_Abort+0x5f4>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d054      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a44      	ldr	r2, [pc, #272]	@ (800534c <HAL_DMA_Abort+0x5f8>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d04f      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a43      	ldr	r2, [pc, #268]	@ (8005350 <HAL_DMA_Abort+0x5fc>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d04a      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a41      	ldr	r2, [pc, #260]	@ (8005354 <HAL_DMA_Abort+0x600>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d045      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a40      	ldr	r2, [pc, #256]	@ (8005358 <HAL_DMA_Abort+0x604>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d040      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a3e      	ldr	r2, [pc, #248]	@ (800535c <HAL_DMA_Abort+0x608>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d03b      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a3d      	ldr	r2, [pc, #244]	@ (8005360 <HAL_DMA_Abort+0x60c>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d036      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a3b      	ldr	r2, [pc, #236]	@ (8005364 <HAL_DMA_Abort+0x610>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d031      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a3a      	ldr	r2, [pc, #232]	@ (8005368 <HAL_DMA_Abort+0x614>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d02c      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a38      	ldr	r2, [pc, #224]	@ (800536c <HAL_DMA_Abort+0x618>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d027      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4a37      	ldr	r2, [pc, #220]	@ (8005370 <HAL_DMA_Abort+0x61c>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d022      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a35      	ldr	r2, [pc, #212]	@ (8005374 <HAL_DMA_Abort+0x620>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d01d      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a34      	ldr	r2, [pc, #208]	@ (8005378 <HAL_DMA_Abort+0x624>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d018      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a32      	ldr	r2, [pc, #200]	@ (800537c <HAL_DMA_Abort+0x628>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d013      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a31      	ldr	r2, [pc, #196]	@ (8005380 <HAL_DMA_Abort+0x62c>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d00e      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a2f      	ldr	r2, [pc, #188]	@ (8005384 <HAL_DMA_Abort+0x630>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d009      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a2e      	ldr	r2, [pc, #184]	@ (8005388 <HAL_DMA_Abort+0x634>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d004      	beq.n	80052de <HAL_DMA_Abort+0x58a>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a2c      	ldr	r2, [pc, #176]	@ (800538c <HAL_DMA_Abort+0x638>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d101      	bne.n	80052e2 <HAL_DMA_Abort+0x58e>
 80052de:	2301      	movs	r3, #1
 80052e0:	e000      	b.n	80052e4 <HAL_DMA_Abort+0x590>
 80052e2:	2300      	movs	r3, #0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d015      	beq.n	8005314 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80052f0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00c      	beq.n	8005314 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005304:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005308:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005312:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3718      	adds	r7, #24
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}
 800532e:	bf00      	nop
 8005330:	40020010 	.word	0x40020010
 8005334:	40020028 	.word	0x40020028
 8005338:	40020040 	.word	0x40020040
 800533c:	40020058 	.word	0x40020058
 8005340:	40020070 	.word	0x40020070
 8005344:	40020088 	.word	0x40020088
 8005348:	400200a0 	.word	0x400200a0
 800534c:	400200b8 	.word	0x400200b8
 8005350:	40020410 	.word	0x40020410
 8005354:	40020428 	.word	0x40020428
 8005358:	40020440 	.word	0x40020440
 800535c:	40020458 	.word	0x40020458
 8005360:	40020470 	.word	0x40020470
 8005364:	40020488 	.word	0x40020488
 8005368:	400204a0 	.word	0x400204a0
 800536c:	400204b8 	.word	0x400204b8
 8005370:	58025408 	.word	0x58025408
 8005374:	5802541c 	.word	0x5802541c
 8005378:	58025430 	.word	0x58025430
 800537c:	58025444 	.word	0x58025444
 8005380:	58025458 	.word	0x58025458
 8005384:	5802546c 	.word	0x5802546c
 8005388:	58025480 	.word	0x58025480
 800538c:	58025494 	.word	0x58025494

08005390 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005390:	b580      	push	{r7, lr}
 8005392:	b08a      	sub	sp, #40	@ 0x28
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005398:	2300      	movs	r3, #0
 800539a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 800539c:	4b67      	ldr	r3, [pc, #412]	@ (800553c <HAL_DMA_IRQHandler+0x1ac>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a67      	ldr	r2, [pc, #412]	@ (8005540 <HAL_DMA_IRQHandler+0x1b0>)
 80053a2:	fba2 2303 	umull	r2, r3, r2, r3
 80053a6:	0a9b      	lsrs	r3, r3, #10
 80053a8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ae:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053b4:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80053b6:	6a3b      	ldr	r3, [r7, #32]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a5f      	ldr	r2, [pc, #380]	@ (8005544 <HAL_DMA_IRQHandler+0x1b4>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d04a      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a5d      	ldr	r2, [pc, #372]	@ (8005548 <HAL_DMA_IRQHandler+0x1b8>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d045      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a5c      	ldr	r2, [pc, #368]	@ (800554c <HAL_DMA_IRQHandler+0x1bc>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d040      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a5a      	ldr	r2, [pc, #360]	@ (8005550 <HAL_DMA_IRQHandler+0x1c0>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d03b      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a59      	ldr	r2, [pc, #356]	@ (8005554 <HAL_DMA_IRQHandler+0x1c4>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d036      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a57      	ldr	r2, [pc, #348]	@ (8005558 <HAL_DMA_IRQHandler+0x1c8>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d031      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a56      	ldr	r2, [pc, #344]	@ (800555c <HAL_DMA_IRQHandler+0x1cc>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d02c      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	4a54      	ldr	r2, [pc, #336]	@ (8005560 <HAL_DMA_IRQHandler+0x1d0>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d027      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a53      	ldr	r2, [pc, #332]	@ (8005564 <HAL_DMA_IRQHandler+0x1d4>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d022      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a51      	ldr	r2, [pc, #324]	@ (8005568 <HAL_DMA_IRQHandler+0x1d8>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d01d      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a50      	ldr	r2, [pc, #320]	@ (800556c <HAL_DMA_IRQHandler+0x1dc>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d018      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a4e      	ldr	r2, [pc, #312]	@ (8005570 <HAL_DMA_IRQHandler+0x1e0>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d013      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a4d      	ldr	r2, [pc, #308]	@ (8005574 <HAL_DMA_IRQHandler+0x1e4>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d00e      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a4b      	ldr	r2, [pc, #300]	@ (8005578 <HAL_DMA_IRQHandler+0x1e8>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d009      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	4a4a      	ldr	r2, [pc, #296]	@ (800557c <HAL_DMA_IRQHandler+0x1ec>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d004      	beq.n	8005462 <HAL_DMA_IRQHandler+0xd2>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	4a48      	ldr	r2, [pc, #288]	@ (8005580 <HAL_DMA_IRQHandler+0x1f0>)
 800545e:	4293      	cmp	r3, r2
 8005460:	d101      	bne.n	8005466 <HAL_DMA_IRQHandler+0xd6>
 8005462:	2301      	movs	r3, #1
 8005464:	e000      	b.n	8005468 <HAL_DMA_IRQHandler+0xd8>
 8005466:	2300      	movs	r3, #0
 8005468:	2b00      	cmp	r3, #0
 800546a:	f000 842b 	beq.w	8005cc4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005472:	f003 031f 	and.w	r3, r3, #31
 8005476:	2208      	movs	r2, #8
 8005478:	409a      	lsls	r2, r3
 800547a:	69bb      	ldr	r3, [r7, #24]
 800547c:	4013      	ands	r3, r2
 800547e:	2b00      	cmp	r3, #0
 8005480:	f000 80a2 	beq.w	80055c8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a2e      	ldr	r2, [pc, #184]	@ (8005544 <HAL_DMA_IRQHandler+0x1b4>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d04a      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	4a2d      	ldr	r2, [pc, #180]	@ (8005548 <HAL_DMA_IRQHandler+0x1b8>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d045      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a2b      	ldr	r2, [pc, #172]	@ (800554c <HAL_DMA_IRQHandler+0x1bc>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d040      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a2a      	ldr	r2, [pc, #168]	@ (8005550 <HAL_DMA_IRQHandler+0x1c0>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d03b      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4a28      	ldr	r2, [pc, #160]	@ (8005554 <HAL_DMA_IRQHandler+0x1c4>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d036      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a27      	ldr	r2, [pc, #156]	@ (8005558 <HAL_DMA_IRQHandler+0x1c8>)
 80054bc:	4293      	cmp	r3, r2
 80054be:	d031      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a25      	ldr	r2, [pc, #148]	@ (800555c <HAL_DMA_IRQHandler+0x1cc>)
 80054c6:	4293      	cmp	r3, r2
 80054c8:	d02c      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	4a24      	ldr	r2, [pc, #144]	@ (8005560 <HAL_DMA_IRQHandler+0x1d0>)
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d027      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a22      	ldr	r2, [pc, #136]	@ (8005564 <HAL_DMA_IRQHandler+0x1d4>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d022      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a21      	ldr	r2, [pc, #132]	@ (8005568 <HAL_DMA_IRQHandler+0x1d8>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d01d      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4a1f      	ldr	r2, [pc, #124]	@ (800556c <HAL_DMA_IRQHandler+0x1dc>)
 80054ee:	4293      	cmp	r3, r2
 80054f0:	d018      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a1e      	ldr	r2, [pc, #120]	@ (8005570 <HAL_DMA_IRQHandler+0x1e0>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d013      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a1c      	ldr	r2, [pc, #112]	@ (8005574 <HAL_DMA_IRQHandler+0x1e4>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d00e      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a1b      	ldr	r2, [pc, #108]	@ (8005578 <HAL_DMA_IRQHandler+0x1e8>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d009      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a19      	ldr	r2, [pc, #100]	@ (800557c <HAL_DMA_IRQHandler+0x1ec>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d004      	beq.n	8005524 <HAL_DMA_IRQHandler+0x194>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a18      	ldr	r2, [pc, #96]	@ (8005580 <HAL_DMA_IRQHandler+0x1f0>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d12f      	bne.n	8005584 <HAL_DMA_IRQHandler+0x1f4>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0304 	and.w	r3, r3, #4
 800552e:	2b00      	cmp	r3, #0
 8005530:	bf14      	ite	ne
 8005532:	2301      	movne	r3, #1
 8005534:	2300      	moveq	r3, #0
 8005536:	b2db      	uxtb	r3, r3
 8005538:	e02e      	b.n	8005598 <HAL_DMA_IRQHandler+0x208>
 800553a:	bf00      	nop
 800553c:	24000004 	.word	0x24000004
 8005540:	1b4e81b5 	.word	0x1b4e81b5
 8005544:	40020010 	.word	0x40020010
 8005548:	40020028 	.word	0x40020028
 800554c:	40020040 	.word	0x40020040
 8005550:	40020058 	.word	0x40020058
 8005554:	40020070 	.word	0x40020070
 8005558:	40020088 	.word	0x40020088
 800555c:	400200a0 	.word	0x400200a0
 8005560:	400200b8 	.word	0x400200b8
 8005564:	40020410 	.word	0x40020410
 8005568:	40020428 	.word	0x40020428
 800556c:	40020440 	.word	0x40020440
 8005570:	40020458 	.word	0x40020458
 8005574:	40020470 	.word	0x40020470
 8005578:	40020488 	.word	0x40020488
 800557c:	400204a0 	.word	0x400204a0
 8005580:	400204b8 	.word	0x400204b8
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 0308 	and.w	r3, r3, #8
 800558e:	2b00      	cmp	r3, #0
 8005590:	bf14      	ite	ne
 8005592:	2301      	movne	r3, #1
 8005594:	2300      	moveq	r3, #0
 8005596:	b2db      	uxtb	r3, r3
 8005598:	2b00      	cmp	r3, #0
 800559a:	d015      	beq.n	80055c8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f022 0204 	bic.w	r2, r2, #4
 80055aa:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055b0:	f003 031f 	and.w	r3, r3, #31
 80055b4:	2208      	movs	r2, #8
 80055b6:	409a      	lsls	r2, r3
 80055b8:	6a3b      	ldr	r3, [r7, #32]
 80055ba:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055c0:	f043 0201 	orr.w	r2, r3, #1
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055cc:	f003 031f 	and.w	r3, r3, #31
 80055d0:	69ba      	ldr	r2, [r7, #24]
 80055d2:	fa22 f303 	lsr.w	r3, r2, r3
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d06e      	beq.n	80056bc <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	4a69      	ldr	r2, [pc, #420]	@ (8005788 <HAL_DMA_IRQHandler+0x3f8>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d04a      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a67      	ldr	r2, [pc, #412]	@ (800578c <HAL_DMA_IRQHandler+0x3fc>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d045      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	4a66      	ldr	r2, [pc, #408]	@ (8005790 <HAL_DMA_IRQHandler+0x400>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d040      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a64      	ldr	r2, [pc, #400]	@ (8005794 <HAL_DMA_IRQHandler+0x404>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d03b      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a63      	ldr	r2, [pc, #396]	@ (8005798 <HAL_DMA_IRQHandler+0x408>)
 800560c:	4293      	cmp	r3, r2
 800560e:	d036      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4a61      	ldr	r2, [pc, #388]	@ (800579c <HAL_DMA_IRQHandler+0x40c>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d031      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	4a60      	ldr	r2, [pc, #384]	@ (80057a0 <HAL_DMA_IRQHandler+0x410>)
 8005620:	4293      	cmp	r3, r2
 8005622:	d02c      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a5e      	ldr	r2, [pc, #376]	@ (80057a4 <HAL_DMA_IRQHandler+0x414>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d027      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	4a5d      	ldr	r2, [pc, #372]	@ (80057a8 <HAL_DMA_IRQHandler+0x418>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d022      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4a5b      	ldr	r2, [pc, #364]	@ (80057ac <HAL_DMA_IRQHandler+0x41c>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d01d      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4a5a      	ldr	r2, [pc, #360]	@ (80057b0 <HAL_DMA_IRQHandler+0x420>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d018      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a58      	ldr	r2, [pc, #352]	@ (80057b4 <HAL_DMA_IRQHandler+0x424>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d013      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4a57      	ldr	r2, [pc, #348]	@ (80057b8 <HAL_DMA_IRQHandler+0x428>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d00e      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a55      	ldr	r2, [pc, #340]	@ (80057bc <HAL_DMA_IRQHandler+0x42c>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d009      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a54      	ldr	r2, [pc, #336]	@ (80057c0 <HAL_DMA_IRQHandler+0x430>)
 8005670:	4293      	cmp	r3, r2
 8005672:	d004      	beq.n	800567e <HAL_DMA_IRQHandler+0x2ee>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a52      	ldr	r2, [pc, #328]	@ (80057c4 <HAL_DMA_IRQHandler+0x434>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d10a      	bne.n	8005694 <HAL_DMA_IRQHandler+0x304>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	695b      	ldr	r3, [r3, #20]
 8005684:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005688:	2b00      	cmp	r3, #0
 800568a:	bf14      	ite	ne
 800568c:	2301      	movne	r3, #1
 800568e:	2300      	moveq	r3, #0
 8005690:	b2db      	uxtb	r3, r3
 8005692:	e003      	b.n	800569c <HAL_DMA_IRQHandler+0x30c>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2300      	movs	r3, #0
 800569c:	2b00      	cmp	r3, #0
 800569e:	d00d      	beq.n	80056bc <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056a4:	f003 031f 	and.w	r3, r3, #31
 80056a8:	2201      	movs	r2, #1
 80056aa:	409a      	lsls	r2, r3
 80056ac:	6a3b      	ldr	r3, [r7, #32]
 80056ae:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b4:	f043 0202 	orr.w	r2, r3, #2
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056c0:	f003 031f 	and.w	r3, r3, #31
 80056c4:	2204      	movs	r2, #4
 80056c6:	409a      	lsls	r2, r3
 80056c8:	69bb      	ldr	r3, [r7, #24]
 80056ca:	4013      	ands	r3, r2
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	f000 808f 	beq.w	80057f0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a2c      	ldr	r2, [pc, #176]	@ (8005788 <HAL_DMA_IRQHandler+0x3f8>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d04a      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a2a      	ldr	r2, [pc, #168]	@ (800578c <HAL_DMA_IRQHandler+0x3fc>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d045      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a29      	ldr	r2, [pc, #164]	@ (8005790 <HAL_DMA_IRQHandler+0x400>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d040      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a27      	ldr	r2, [pc, #156]	@ (8005794 <HAL_DMA_IRQHandler+0x404>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d03b      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a26      	ldr	r2, [pc, #152]	@ (8005798 <HAL_DMA_IRQHandler+0x408>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d036      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a24      	ldr	r2, [pc, #144]	@ (800579c <HAL_DMA_IRQHandler+0x40c>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d031      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a23      	ldr	r2, [pc, #140]	@ (80057a0 <HAL_DMA_IRQHandler+0x410>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d02c      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	4a21      	ldr	r2, [pc, #132]	@ (80057a4 <HAL_DMA_IRQHandler+0x414>)
 800571e:	4293      	cmp	r3, r2
 8005720:	d027      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4a20      	ldr	r2, [pc, #128]	@ (80057a8 <HAL_DMA_IRQHandler+0x418>)
 8005728:	4293      	cmp	r3, r2
 800572a:	d022      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a1e      	ldr	r2, [pc, #120]	@ (80057ac <HAL_DMA_IRQHandler+0x41c>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d01d      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4a1d      	ldr	r2, [pc, #116]	@ (80057b0 <HAL_DMA_IRQHandler+0x420>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d018      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a1b      	ldr	r2, [pc, #108]	@ (80057b4 <HAL_DMA_IRQHandler+0x424>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d013      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a1a      	ldr	r2, [pc, #104]	@ (80057b8 <HAL_DMA_IRQHandler+0x428>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d00e      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a18      	ldr	r2, [pc, #96]	@ (80057bc <HAL_DMA_IRQHandler+0x42c>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d009      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a17      	ldr	r2, [pc, #92]	@ (80057c0 <HAL_DMA_IRQHandler+0x430>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d004      	beq.n	8005772 <HAL_DMA_IRQHandler+0x3e2>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a15      	ldr	r2, [pc, #84]	@ (80057c4 <HAL_DMA_IRQHandler+0x434>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d12a      	bne.n	80057c8 <HAL_DMA_IRQHandler+0x438>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0302 	and.w	r3, r3, #2
 800577c:	2b00      	cmp	r3, #0
 800577e:	bf14      	ite	ne
 8005780:	2301      	movne	r3, #1
 8005782:	2300      	moveq	r3, #0
 8005784:	b2db      	uxtb	r3, r3
 8005786:	e023      	b.n	80057d0 <HAL_DMA_IRQHandler+0x440>
 8005788:	40020010 	.word	0x40020010
 800578c:	40020028 	.word	0x40020028
 8005790:	40020040 	.word	0x40020040
 8005794:	40020058 	.word	0x40020058
 8005798:	40020070 	.word	0x40020070
 800579c:	40020088 	.word	0x40020088
 80057a0:	400200a0 	.word	0x400200a0
 80057a4:	400200b8 	.word	0x400200b8
 80057a8:	40020410 	.word	0x40020410
 80057ac:	40020428 	.word	0x40020428
 80057b0:	40020440 	.word	0x40020440
 80057b4:	40020458 	.word	0x40020458
 80057b8:	40020470 	.word	0x40020470
 80057bc:	40020488 	.word	0x40020488
 80057c0:	400204a0 	.word	0x400204a0
 80057c4:	400204b8 	.word	0x400204b8
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	2300      	movs	r3, #0
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00d      	beq.n	80057f0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057d8:	f003 031f 	and.w	r3, r3, #31
 80057dc:	2204      	movs	r2, #4
 80057de:	409a      	lsls	r2, r3
 80057e0:	6a3b      	ldr	r3, [r7, #32]
 80057e2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057e8:	f043 0204 	orr.w	r2, r3, #4
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057f4:	f003 031f 	and.w	r3, r3, #31
 80057f8:	2210      	movs	r2, #16
 80057fa:	409a      	lsls	r2, r3
 80057fc:	69bb      	ldr	r3, [r7, #24]
 80057fe:	4013      	ands	r3, r2
 8005800:	2b00      	cmp	r3, #0
 8005802:	f000 80a6 	beq.w	8005952 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a85      	ldr	r2, [pc, #532]	@ (8005a20 <HAL_DMA_IRQHandler+0x690>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d04a      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a83      	ldr	r2, [pc, #524]	@ (8005a24 <HAL_DMA_IRQHandler+0x694>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d045      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a82      	ldr	r2, [pc, #520]	@ (8005a28 <HAL_DMA_IRQHandler+0x698>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d040      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a80      	ldr	r2, [pc, #512]	@ (8005a2c <HAL_DMA_IRQHandler+0x69c>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d03b      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a7f      	ldr	r2, [pc, #508]	@ (8005a30 <HAL_DMA_IRQHandler+0x6a0>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d036      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a7d      	ldr	r2, [pc, #500]	@ (8005a34 <HAL_DMA_IRQHandler+0x6a4>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d031      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a7c      	ldr	r2, [pc, #496]	@ (8005a38 <HAL_DMA_IRQHandler+0x6a8>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d02c      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a7a      	ldr	r2, [pc, #488]	@ (8005a3c <HAL_DMA_IRQHandler+0x6ac>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d027      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a79      	ldr	r2, [pc, #484]	@ (8005a40 <HAL_DMA_IRQHandler+0x6b0>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d022      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a77      	ldr	r2, [pc, #476]	@ (8005a44 <HAL_DMA_IRQHandler+0x6b4>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d01d      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a76      	ldr	r2, [pc, #472]	@ (8005a48 <HAL_DMA_IRQHandler+0x6b8>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d018      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a74      	ldr	r2, [pc, #464]	@ (8005a4c <HAL_DMA_IRQHandler+0x6bc>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d013      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a73      	ldr	r2, [pc, #460]	@ (8005a50 <HAL_DMA_IRQHandler+0x6c0>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d00e      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a71      	ldr	r2, [pc, #452]	@ (8005a54 <HAL_DMA_IRQHandler+0x6c4>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d009      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a70      	ldr	r2, [pc, #448]	@ (8005a58 <HAL_DMA_IRQHandler+0x6c8>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d004      	beq.n	80058a6 <HAL_DMA_IRQHandler+0x516>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a6e      	ldr	r2, [pc, #440]	@ (8005a5c <HAL_DMA_IRQHandler+0x6cc>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d10a      	bne.n	80058bc <HAL_DMA_IRQHandler+0x52c>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 0308 	and.w	r3, r3, #8
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	bf14      	ite	ne
 80058b4:	2301      	movne	r3, #1
 80058b6:	2300      	moveq	r3, #0
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	e009      	b.n	80058d0 <HAL_DMA_IRQHandler+0x540>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f003 0304 	and.w	r3, r3, #4
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	bf14      	ite	ne
 80058ca:	2301      	movne	r3, #1
 80058cc:	2300      	moveq	r3, #0
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d03e      	beq.n	8005952 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058d8:	f003 031f 	and.w	r3, r3, #31
 80058dc:	2210      	movs	r2, #16
 80058de:	409a      	lsls	r2, r3
 80058e0:	6a3b      	ldr	r3, [r7, #32]
 80058e2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d018      	beq.n	8005924 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d108      	bne.n	8005912 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005904:	2b00      	cmp	r3, #0
 8005906:	d024      	beq.n	8005952 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	4798      	blx	r3
 8005910:	e01f      	b.n	8005952 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005916:	2b00      	cmp	r3, #0
 8005918:	d01b      	beq.n	8005952 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	4798      	blx	r3
 8005922:	e016      	b.n	8005952 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800592e:	2b00      	cmp	r3, #0
 8005930:	d107      	bne.n	8005942 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f022 0208 	bic.w	r2, r2, #8
 8005940:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005946:	2b00      	cmp	r3, #0
 8005948:	d003      	beq.n	8005952 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005956:	f003 031f 	and.w	r3, r3, #31
 800595a:	2220      	movs	r2, #32
 800595c:	409a      	lsls	r2, r3
 800595e:	69bb      	ldr	r3, [r7, #24]
 8005960:	4013      	ands	r3, r2
 8005962:	2b00      	cmp	r3, #0
 8005964:	f000 8110 	beq.w	8005b88 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a2c      	ldr	r2, [pc, #176]	@ (8005a20 <HAL_DMA_IRQHandler+0x690>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d04a      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a2b      	ldr	r2, [pc, #172]	@ (8005a24 <HAL_DMA_IRQHandler+0x694>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d045      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a29      	ldr	r2, [pc, #164]	@ (8005a28 <HAL_DMA_IRQHandler+0x698>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d040      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a28      	ldr	r2, [pc, #160]	@ (8005a2c <HAL_DMA_IRQHandler+0x69c>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d03b      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a26      	ldr	r2, [pc, #152]	@ (8005a30 <HAL_DMA_IRQHandler+0x6a0>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d036      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a25      	ldr	r2, [pc, #148]	@ (8005a34 <HAL_DMA_IRQHandler+0x6a4>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d031      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a23      	ldr	r2, [pc, #140]	@ (8005a38 <HAL_DMA_IRQHandler+0x6a8>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d02c      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a22      	ldr	r2, [pc, #136]	@ (8005a3c <HAL_DMA_IRQHandler+0x6ac>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d027      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a20      	ldr	r2, [pc, #128]	@ (8005a40 <HAL_DMA_IRQHandler+0x6b0>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d022      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a1f      	ldr	r2, [pc, #124]	@ (8005a44 <HAL_DMA_IRQHandler+0x6b4>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d01d      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a1d      	ldr	r2, [pc, #116]	@ (8005a48 <HAL_DMA_IRQHandler+0x6b8>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d018      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a1c      	ldr	r2, [pc, #112]	@ (8005a4c <HAL_DMA_IRQHandler+0x6bc>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d013      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a1a      	ldr	r2, [pc, #104]	@ (8005a50 <HAL_DMA_IRQHandler+0x6c0>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d00e      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a19      	ldr	r2, [pc, #100]	@ (8005a54 <HAL_DMA_IRQHandler+0x6c4>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d009      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a17      	ldr	r2, [pc, #92]	@ (8005a58 <HAL_DMA_IRQHandler+0x6c8>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d004      	beq.n	8005a08 <HAL_DMA_IRQHandler+0x678>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a16      	ldr	r2, [pc, #88]	@ (8005a5c <HAL_DMA_IRQHandler+0x6cc>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d12b      	bne.n	8005a60 <HAL_DMA_IRQHandler+0x6d0>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0310 	and.w	r3, r3, #16
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	bf14      	ite	ne
 8005a16:	2301      	movne	r3, #1
 8005a18:	2300      	moveq	r3, #0
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	e02a      	b.n	8005a74 <HAL_DMA_IRQHandler+0x6e4>
 8005a1e:	bf00      	nop
 8005a20:	40020010 	.word	0x40020010
 8005a24:	40020028 	.word	0x40020028
 8005a28:	40020040 	.word	0x40020040
 8005a2c:	40020058 	.word	0x40020058
 8005a30:	40020070 	.word	0x40020070
 8005a34:	40020088 	.word	0x40020088
 8005a38:	400200a0 	.word	0x400200a0
 8005a3c:	400200b8 	.word	0x400200b8
 8005a40:	40020410 	.word	0x40020410
 8005a44:	40020428 	.word	0x40020428
 8005a48:	40020440 	.word	0x40020440
 8005a4c:	40020458 	.word	0x40020458
 8005a50:	40020470 	.word	0x40020470
 8005a54:	40020488 	.word	0x40020488
 8005a58:	400204a0 	.word	0x400204a0
 8005a5c:	400204b8 	.word	0x400204b8
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 0302 	and.w	r3, r3, #2
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	bf14      	ite	ne
 8005a6e:	2301      	movne	r3, #1
 8005a70:	2300      	moveq	r3, #0
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	f000 8087 	beq.w	8005b88 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a7e:	f003 031f 	and.w	r3, r3, #31
 8005a82:	2220      	movs	r2, #32
 8005a84:	409a      	lsls	r2, r3
 8005a86:	6a3b      	ldr	r3, [r7, #32]
 8005a88:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005a90:	b2db      	uxtb	r3, r3
 8005a92:	2b04      	cmp	r3, #4
 8005a94:	d139      	bne.n	8005b0a <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f022 0216 	bic.w	r2, r2, #22
 8005aa4:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	695a      	ldr	r2, [r3, #20]
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ab4:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d103      	bne.n	8005ac6 <HAL_DMA_IRQHandler+0x736>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d007      	beq.n	8005ad6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	681a      	ldr	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f022 0208 	bic.w	r2, r2, #8
 8005ad4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ada:	f003 031f 	and.w	r3, r3, #31
 8005ade:	223f      	movs	r2, #63	@ 0x3f
 8005ae0:	409a      	lsls	r2, r3
 8005ae2:	6a3b      	ldr	r3, [r7, #32]
 8005ae4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2201      	movs	r2, #1
 8005aea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	f000 834a 	beq.w	8006194 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b04:	6878      	ldr	r0, [r7, #4]
 8005b06:	4798      	blx	r3
          }
          return;
 8005b08:	e344      	b.n	8006194 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d018      	beq.n	8005b4a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d108      	bne.n	8005b38 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d02c      	beq.n	8005b88 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	4798      	blx	r3
 8005b36:	e027      	b.n	8005b88 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d023      	beq.n	8005b88 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	4798      	blx	r3
 8005b48:	e01e      	b.n	8005b88 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10f      	bne.n	8005b78 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	681a      	ldr	r2, [r3, #0]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f022 0210 	bic.w	r2, r2, #16
 8005b66:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2200      	movs	r2, #0
 8005b74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d003      	beq.n	8005b88 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f000 8306 	beq.w	800619e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b96:	f003 0301 	and.w	r3, r3, #1
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	f000 8088 	beq.w	8005cb0 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2204      	movs	r2, #4
 8005ba4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a7a      	ldr	r2, [pc, #488]	@ (8005d98 <HAL_DMA_IRQHandler+0xa08>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d04a      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a79      	ldr	r2, [pc, #484]	@ (8005d9c <HAL_DMA_IRQHandler+0xa0c>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d045      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a77      	ldr	r2, [pc, #476]	@ (8005da0 <HAL_DMA_IRQHandler+0xa10>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d040      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a76      	ldr	r2, [pc, #472]	@ (8005da4 <HAL_DMA_IRQHandler+0xa14>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d03b      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4a74      	ldr	r2, [pc, #464]	@ (8005da8 <HAL_DMA_IRQHandler+0xa18>)
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d036      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4a73      	ldr	r2, [pc, #460]	@ (8005dac <HAL_DMA_IRQHandler+0xa1c>)
 8005be0:	4293      	cmp	r3, r2
 8005be2:	d031      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a71      	ldr	r2, [pc, #452]	@ (8005db0 <HAL_DMA_IRQHandler+0xa20>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d02c      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a70      	ldr	r2, [pc, #448]	@ (8005db4 <HAL_DMA_IRQHandler+0xa24>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d027      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a6e      	ldr	r2, [pc, #440]	@ (8005db8 <HAL_DMA_IRQHandler+0xa28>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d022      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a6d      	ldr	r2, [pc, #436]	@ (8005dbc <HAL_DMA_IRQHandler+0xa2c>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d01d      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a6b      	ldr	r2, [pc, #428]	@ (8005dc0 <HAL_DMA_IRQHandler+0xa30>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d018      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a6a      	ldr	r2, [pc, #424]	@ (8005dc4 <HAL_DMA_IRQHandler+0xa34>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d013      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a68      	ldr	r2, [pc, #416]	@ (8005dc8 <HAL_DMA_IRQHandler+0xa38>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d00e      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a67      	ldr	r2, [pc, #412]	@ (8005dcc <HAL_DMA_IRQHandler+0xa3c>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d009      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a65      	ldr	r2, [pc, #404]	@ (8005dd0 <HAL_DMA_IRQHandler+0xa40>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d004      	beq.n	8005c48 <HAL_DMA_IRQHandler+0x8b8>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	4a64      	ldr	r2, [pc, #400]	@ (8005dd4 <HAL_DMA_IRQHandler+0xa44>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d108      	bne.n	8005c5a <HAL_DMA_IRQHandler+0x8ca>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f022 0201 	bic.w	r2, r2, #1
 8005c56:	601a      	str	r2, [r3, #0]
 8005c58:	e007      	b.n	8005c6a <HAL_DMA_IRQHandler+0x8da>
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	681a      	ldr	r2, [r3, #0]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f022 0201 	bic.w	r2, r2, #1
 8005c68:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	3301      	adds	r3, #1
 8005c6e:	60fb      	str	r3, [r7, #12]
 8005c70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c72:	429a      	cmp	r2, r3
 8005c74:	d307      	bcc.n	8005c86 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0301 	and.w	r3, r3, #1
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d1f2      	bne.n	8005c6a <HAL_DMA_IRQHandler+0x8da>
 8005c84:	e000      	b.n	8005c88 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005c86:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 0301 	and.w	r3, r3, #1
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d004      	beq.n	8005ca0 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2203      	movs	r2, #3
 8005c9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8005c9e:	e003      	b.n	8005ca8 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	f000 8272 	beq.w	800619e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	4798      	blx	r3
 8005cc2:	e26c      	b.n	800619e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a43      	ldr	r2, [pc, #268]	@ (8005dd8 <HAL_DMA_IRQHandler+0xa48>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d022      	beq.n	8005d14 <HAL_DMA_IRQHandler+0x984>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	4a42      	ldr	r2, [pc, #264]	@ (8005ddc <HAL_DMA_IRQHandler+0xa4c>)
 8005cd4:	4293      	cmp	r3, r2
 8005cd6:	d01d      	beq.n	8005d14 <HAL_DMA_IRQHandler+0x984>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a40      	ldr	r2, [pc, #256]	@ (8005de0 <HAL_DMA_IRQHandler+0xa50>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d018      	beq.n	8005d14 <HAL_DMA_IRQHandler+0x984>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4a3f      	ldr	r2, [pc, #252]	@ (8005de4 <HAL_DMA_IRQHandler+0xa54>)
 8005ce8:	4293      	cmp	r3, r2
 8005cea:	d013      	beq.n	8005d14 <HAL_DMA_IRQHandler+0x984>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4a3d      	ldr	r2, [pc, #244]	@ (8005de8 <HAL_DMA_IRQHandler+0xa58>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d00e      	beq.n	8005d14 <HAL_DMA_IRQHandler+0x984>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a3c      	ldr	r2, [pc, #240]	@ (8005dec <HAL_DMA_IRQHandler+0xa5c>)
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	d009      	beq.n	8005d14 <HAL_DMA_IRQHandler+0x984>
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a3a      	ldr	r2, [pc, #232]	@ (8005df0 <HAL_DMA_IRQHandler+0xa60>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d004      	beq.n	8005d14 <HAL_DMA_IRQHandler+0x984>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a39      	ldr	r2, [pc, #228]	@ (8005df4 <HAL_DMA_IRQHandler+0xa64>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d101      	bne.n	8005d18 <HAL_DMA_IRQHandler+0x988>
 8005d14:	2301      	movs	r3, #1
 8005d16:	e000      	b.n	8005d1a <HAL_DMA_IRQHandler+0x98a>
 8005d18:	2300      	movs	r3, #0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	f000 823f 	beq.w	800619e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d2c:	f003 031f 	and.w	r3, r3, #31
 8005d30:	2204      	movs	r2, #4
 8005d32:	409a      	lsls	r2, r3
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	4013      	ands	r3, r2
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	f000 80cd 	beq.w	8005ed8 <HAL_DMA_IRQHandler+0xb48>
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	f003 0304 	and.w	r3, r3, #4
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	f000 80c7 	beq.w	8005ed8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d4e:	f003 031f 	and.w	r3, r3, #31
 8005d52:	2204      	movs	r2, #4
 8005d54:	409a      	lsls	r2, r3
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d049      	beq.n	8005df8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d109      	bne.n	8005d82 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	f000 8210 	beq.w	8006198 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005d80:	e20a      	b.n	8006198 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	f000 8206 	beq.w	8006198 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005d94:	e200      	b.n	8006198 <HAL_DMA_IRQHandler+0xe08>
 8005d96:	bf00      	nop
 8005d98:	40020010 	.word	0x40020010
 8005d9c:	40020028 	.word	0x40020028
 8005da0:	40020040 	.word	0x40020040
 8005da4:	40020058 	.word	0x40020058
 8005da8:	40020070 	.word	0x40020070
 8005dac:	40020088 	.word	0x40020088
 8005db0:	400200a0 	.word	0x400200a0
 8005db4:	400200b8 	.word	0x400200b8
 8005db8:	40020410 	.word	0x40020410
 8005dbc:	40020428 	.word	0x40020428
 8005dc0:	40020440 	.word	0x40020440
 8005dc4:	40020458 	.word	0x40020458
 8005dc8:	40020470 	.word	0x40020470
 8005dcc:	40020488 	.word	0x40020488
 8005dd0:	400204a0 	.word	0x400204a0
 8005dd4:	400204b8 	.word	0x400204b8
 8005dd8:	58025408 	.word	0x58025408
 8005ddc:	5802541c 	.word	0x5802541c
 8005de0:	58025430 	.word	0x58025430
 8005de4:	58025444 	.word	0x58025444
 8005de8:	58025458 	.word	0x58025458
 8005dec:	5802546c 	.word	0x5802546c
 8005df0:	58025480 	.word	0x58025480
 8005df4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	f003 0320 	and.w	r3, r3, #32
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d160      	bne.n	8005ec4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a7f      	ldr	r2, [pc, #508]	@ (8006004 <HAL_DMA_IRQHandler+0xc74>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d04a      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a7d      	ldr	r2, [pc, #500]	@ (8006008 <HAL_DMA_IRQHandler+0xc78>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d045      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a7c      	ldr	r2, [pc, #496]	@ (800600c <HAL_DMA_IRQHandler+0xc7c>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d040      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a7a      	ldr	r2, [pc, #488]	@ (8006010 <HAL_DMA_IRQHandler+0xc80>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d03b      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a79      	ldr	r2, [pc, #484]	@ (8006014 <HAL_DMA_IRQHandler+0xc84>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d036      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a77      	ldr	r2, [pc, #476]	@ (8006018 <HAL_DMA_IRQHandler+0xc88>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d031      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a76      	ldr	r2, [pc, #472]	@ (800601c <HAL_DMA_IRQHandler+0xc8c>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d02c      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a74      	ldr	r2, [pc, #464]	@ (8006020 <HAL_DMA_IRQHandler+0xc90>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d027      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a73      	ldr	r2, [pc, #460]	@ (8006024 <HAL_DMA_IRQHandler+0xc94>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d022      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a71      	ldr	r2, [pc, #452]	@ (8006028 <HAL_DMA_IRQHandler+0xc98>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d01d      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a70      	ldr	r2, [pc, #448]	@ (800602c <HAL_DMA_IRQHandler+0xc9c>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d018      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a6e      	ldr	r2, [pc, #440]	@ (8006030 <HAL_DMA_IRQHandler+0xca0>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d013      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a6d      	ldr	r2, [pc, #436]	@ (8006034 <HAL_DMA_IRQHandler+0xca4>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d00e      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a6b      	ldr	r2, [pc, #428]	@ (8006038 <HAL_DMA_IRQHandler+0xca8>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d009      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a6a      	ldr	r2, [pc, #424]	@ (800603c <HAL_DMA_IRQHandler+0xcac>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d004      	beq.n	8005ea2 <HAL_DMA_IRQHandler+0xb12>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a68      	ldr	r2, [pc, #416]	@ (8006040 <HAL_DMA_IRQHandler+0xcb0>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d108      	bne.n	8005eb4 <HAL_DMA_IRQHandler+0xb24>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f022 0208 	bic.w	r2, r2, #8
 8005eb0:	601a      	str	r2, [r3, #0]
 8005eb2:	e007      	b.n	8005ec4 <HAL_DMA_IRQHandler+0xb34>
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f022 0204 	bic.w	r2, r2, #4
 8005ec2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f000 8165 	beq.w	8006198 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005ed6:	e15f      	b.n	8006198 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005edc:	f003 031f 	and.w	r3, r3, #31
 8005ee0:	2202      	movs	r2, #2
 8005ee2:	409a      	lsls	r2, r3
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	f000 80c5 	beq.w	8006078 <HAL_DMA_IRQHandler+0xce8>
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	f003 0302 	and.w	r3, r3, #2
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	f000 80bf 	beq.w	8006078 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005efe:	f003 031f 	and.w	r3, r3, #31
 8005f02:	2202      	movs	r2, #2
 8005f04:	409a      	lsls	r2, r3
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d018      	beq.n	8005f46 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005f14:	693b      	ldr	r3, [r7, #16]
 8005f16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d109      	bne.n	8005f32 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	f000 813a 	beq.w	800619c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f30:	e134      	b.n	800619c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	f000 8130 	beq.w	800619c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005f44:	e12a      	b.n	800619c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	f003 0320 	and.w	r3, r3, #32
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	f040 8089 	bne.w	8006064 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a2b      	ldr	r2, [pc, #172]	@ (8006004 <HAL_DMA_IRQHandler+0xc74>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d04a      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a29      	ldr	r2, [pc, #164]	@ (8006008 <HAL_DMA_IRQHandler+0xc78>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d045      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a28      	ldr	r2, [pc, #160]	@ (800600c <HAL_DMA_IRQHandler+0xc7c>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d040      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a26      	ldr	r2, [pc, #152]	@ (8006010 <HAL_DMA_IRQHandler+0xc80>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d03b      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a25      	ldr	r2, [pc, #148]	@ (8006014 <HAL_DMA_IRQHandler+0xc84>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d036      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a23      	ldr	r2, [pc, #140]	@ (8006018 <HAL_DMA_IRQHandler+0xc88>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d031      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a22      	ldr	r2, [pc, #136]	@ (800601c <HAL_DMA_IRQHandler+0xc8c>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d02c      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a20      	ldr	r2, [pc, #128]	@ (8006020 <HAL_DMA_IRQHandler+0xc90>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d027      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a1f      	ldr	r2, [pc, #124]	@ (8006024 <HAL_DMA_IRQHandler+0xc94>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d022      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a1d      	ldr	r2, [pc, #116]	@ (8006028 <HAL_DMA_IRQHandler+0xc98>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d01d      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a1c      	ldr	r2, [pc, #112]	@ (800602c <HAL_DMA_IRQHandler+0xc9c>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d018      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a1a      	ldr	r2, [pc, #104]	@ (8006030 <HAL_DMA_IRQHandler+0xca0>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d013      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a19      	ldr	r2, [pc, #100]	@ (8006034 <HAL_DMA_IRQHandler+0xca4>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d00e      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a17      	ldr	r2, [pc, #92]	@ (8006038 <HAL_DMA_IRQHandler+0xca8>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d009      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a16      	ldr	r2, [pc, #88]	@ (800603c <HAL_DMA_IRQHandler+0xcac>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d004      	beq.n	8005ff2 <HAL_DMA_IRQHandler+0xc62>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a14      	ldr	r2, [pc, #80]	@ (8006040 <HAL_DMA_IRQHandler+0xcb0>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d128      	bne.n	8006044 <HAL_DMA_IRQHandler+0xcb4>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f022 0214 	bic.w	r2, r2, #20
 8006000:	601a      	str	r2, [r3, #0]
 8006002:	e027      	b.n	8006054 <HAL_DMA_IRQHandler+0xcc4>
 8006004:	40020010 	.word	0x40020010
 8006008:	40020028 	.word	0x40020028
 800600c:	40020040 	.word	0x40020040
 8006010:	40020058 	.word	0x40020058
 8006014:	40020070 	.word	0x40020070
 8006018:	40020088 	.word	0x40020088
 800601c:	400200a0 	.word	0x400200a0
 8006020:	400200b8 	.word	0x400200b8
 8006024:	40020410 	.word	0x40020410
 8006028:	40020428 	.word	0x40020428
 800602c:	40020440 	.word	0x40020440
 8006030:	40020458 	.word	0x40020458
 8006034:	40020470 	.word	0x40020470
 8006038:	40020488 	.word	0x40020488
 800603c:	400204a0 	.word	0x400204a0
 8006040:	400204b8 	.word	0x400204b8
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f022 020a 	bic.w	r2, r2, #10
 8006052:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2200      	movs	r2, #0
 8006060:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006068:	2b00      	cmp	r3, #0
 800606a:	f000 8097 	beq.w	800619c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006076:	e091      	b.n	800619c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800607c:	f003 031f 	and.w	r3, r3, #31
 8006080:	2208      	movs	r2, #8
 8006082:	409a      	lsls	r2, r3
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	4013      	ands	r3, r2
 8006088:	2b00      	cmp	r3, #0
 800608a:	f000 8088 	beq.w	800619e <HAL_DMA_IRQHandler+0xe0e>
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	f003 0308 	and.w	r3, r3, #8
 8006094:	2b00      	cmp	r3, #0
 8006096:	f000 8082 	beq.w	800619e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a41      	ldr	r2, [pc, #260]	@ (80061a4 <HAL_DMA_IRQHandler+0xe14>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d04a      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	4a3f      	ldr	r2, [pc, #252]	@ (80061a8 <HAL_DMA_IRQHandler+0xe18>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d045      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a3e      	ldr	r2, [pc, #248]	@ (80061ac <HAL_DMA_IRQHandler+0xe1c>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d040      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a3c      	ldr	r2, [pc, #240]	@ (80061b0 <HAL_DMA_IRQHandler+0xe20>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d03b      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a3b      	ldr	r2, [pc, #236]	@ (80061b4 <HAL_DMA_IRQHandler+0xe24>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d036      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a39      	ldr	r2, [pc, #228]	@ (80061b8 <HAL_DMA_IRQHandler+0xe28>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d031      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a38      	ldr	r2, [pc, #224]	@ (80061bc <HAL_DMA_IRQHandler+0xe2c>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d02c      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a36      	ldr	r2, [pc, #216]	@ (80061c0 <HAL_DMA_IRQHandler+0xe30>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d027      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a35      	ldr	r2, [pc, #212]	@ (80061c4 <HAL_DMA_IRQHandler+0xe34>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d022      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a33      	ldr	r2, [pc, #204]	@ (80061c8 <HAL_DMA_IRQHandler+0xe38>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d01d      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a32      	ldr	r2, [pc, #200]	@ (80061cc <HAL_DMA_IRQHandler+0xe3c>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d018      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4a30      	ldr	r2, [pc, #192]	@ (80061d0 <HAL_DMA_IRQHandler+0xe40>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d013      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a2f      	ldr	r2, [pc, #188]	@ (80061d4 <HAL_DMA_IRQHandler+0xe44>)
 8006118:	4293      	cmp	r3, r2
 800611a:	d00e      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	4a2d      	ldr	r2, [pc, #180]	@ (80061d8 <HAL_DMA_IRQHandler+0xe48>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d009      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	4a2c      	ldr	r2, [pc, #176]	@ (80061dc <HAL_DMA_IRQHandler+0xe4c>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d004      	beq.n	800613a <HAL_DMA_IRQHandler+0xdaa>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4a2a      	ldr	r2, [pc, #168]	@ (80061e0 <HAL_DMA_IRQHandler+0xe50>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d108      	bne.n	800614c <HAL_DMA_IRQHandler+0xdbc>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f022 021c 	bic.w	r2, r2, #28
 8006148:	601a      	str	r2, [r3, #0]
 800614a:	e007      	b.n	800615c <HAL_DMA_IRQHandler+0xdcc>
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f022 020e 	bic.w	r2, r2, #14
 800615a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006160:	f003 031f 	and.w	r3, r3, #31
 8006164:	2201      	movs	r2, #1
 8006166:	409a      	lsls	r2, r3
 8006168:	69fb      	ldr	r3, [r7, #28]
 800616a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2201      	movs	r2, #1
 8006170:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2201      	movs	r2, #1
 8006176:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006186:	2b00      	cmp	r3, #0
 8006188:	d009      	beq.n	800619e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	4798      	blx	r3
 8006192:	e004      	b.n	800619e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006194:	bf00      	nop
 8006196:	e002      	b.n	800619e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006198:	bf00      	nop
 800619a:	e000      	b.n	800619e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800619c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800619e:	3728      	adds	r7, #40	@ 0x28
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	40020010 	.word	0x40020010
 80061a8:	40020028 	.word	0x40020028
 80061ac:	40020040 	.word	0x40020040
 80061b0:	40020058 	.word	0x40020058
 80061b4:	40020070 	.word	0x40020070
 80061b8:	40020088 	.word	0x40020088
 80061bc:	400200a0 	.word	0x400200a0
 80061c0:	400200b8 	.word	0x400200b8
 80061c4:	40020410 	.word	0x40020410
 80061c8:	40020428 	.word	0x40020428
 80061cc:	40020440 	.word	0x40020440
 80061d0:	40020458 	.word	0x40020458
 80061d4:	40020470 	.word	0x40020470
 80061d8:	40020488 	.word	0x40020488
 80061dc:	400204a0 	.word	0x400204a0
 80061e0:	400204b8 	.word	0x400204b8

080061e4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b087      	sub	sp, #28
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	60f8      	str	r0, [r7, #12]
 80061ec:	60b9      	str	r1, [r7, #8]
 80061ee:	607a      	str	r2, [r7, #4]
 80061f0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061f6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061fc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a7f      	ldr	r2, [pc, #508]	@ (8006400 <DMA_SetConfig+0x21c>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d072      	beq.n	80062ee <DMA_SetConfig+0x10a>
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a7d      	ldr	r2, [pc, #500]	@ (8006404 <DMA_SetConfig+0x220>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d06d      	beq.n	80062ee <DMA_SetConfig+0x10a>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a7c      	ldr	r2, [pc, #496]	@ (8006408 <DMA_SetConfig+0x224>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d068      	beq.n	80062ee <DMA_SetConfig+0x10a>
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	4a7a      	ldr	r2, [pc, #488]	@ (800640c <DMA_SetConfig+0x228>)
 8006222:	4293      	cmp	r3, r2
 8006224:	d063      	beq.n	80062ee <DMA_SetConfig+0x10a>
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a79      	ldr	r2, [pc, #484]	@ (8006410 <DMA_SetConfig+0x22c>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d05e      	beq.n	80062ee <DMA_SetConfig+0x10a>
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a77      	ldr	r2, [pc, #476]	@ (8006414 <DMA_SetConfig+0x230>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d059      	beq.n	80062ee <DMA_SetConfig+0x10a>
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a76      	ldr	r2, [pc, #472]	@ (8006418 <DMA_SetConfig+0x234>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d054      	beq.n	80062ee <DMA_SetConfig+0x10a>
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	4a74      	ldr	r2, [pc, #464]	@ (800641c <DMA_SetConfig+0x238>)
 800624a:	4293      	cmp	r3, r2
 800624c:	d04f      	beq.n	80062ee <DMA_SetConfig+0x10a>
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a73      	ldr	r2, [pc, #460]	@ (8006420 <DMA_SetConfig+0x23c>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d04a      	beq.n	80062ee <DMA_SetConfig+0x10a>
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	4a71      	ldr	r2, [pc, #452]	@ (8006424 <DMA_SetConfig+0x240>)
 800625e:	4293      	cmp	r3, r2
 8006260:	d045      	beq.n	80062ee <DMA_SetConfig+0x10a>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a70      	ldr	r2, [pc, #448]	@ (8006428 <DMA_SetConfig+0x244>)
 8006268:	4293      	cmp	r3, r2
 800626a:	d040      	beq.n	80062ee <DMA_SetConfig+0x10a>
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a6e      	ldr	r2, [pc, #440]	@ (800642c <DMA_SetConfig+0x248>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d03b      	beq.n	80062ee <DMA_SetConfig+0x10a>
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a6d      	ldr	r2, [pc, #436]	@ (8006430 <DMA_SetConfig+0x24c>)
 800627c:	4293      	cmp	r3, r2
 800627e:	d036      	beq.n	80062ee <DMA_SetConfig+0x10a>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	4a6b      	ldr	r2, [pc, #428]	@ (8006434 <DMA_SetConfig+0x250>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d031      	beq.n	80062ee <DMA_SetConfig+0x10a>
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	4a6a      	ldr	r2, [pc, #424]	@ (8006438 <DMA_SetConfig+0x254>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d02c      	beq.n	80062ee <DMA_SetConfig+0x10a>
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a68      	ldr	r2, [pc, #416]	@ (800643c <DMA_SetConfig+0x258>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d027      	beq.n	80062ee <DMA_SetConfig+0x10a>
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a67      	ldr	r2, [pc, #412]	@ (8006440 <DMA_SetConfig+0x25c>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d022      	beq.n	80062ee <DMA_SetConfig+0x10a>
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a65      	ldr	r2, [pc, #404]	@ (8006444 <DMA_SetConfig+0x260>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d01d      	beq.n	80062ee <DMA_SetConfig+0x10a>
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	4a64      	ldr	r2, [pc, #400]	@ (8006448 <DMA_SetConfig+0x264>)
 80062b8:	4293      	cmp	r3, r2
 80062ba:	d018      	beq.n	80062ee <DMA_SetConfig+0x10a>
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a62      	ldr	r2, [pc, #392]	@ (800644c <DMA_SetConfig+0x268>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d013      	beq.n	80062ee <DMA_SetConfig+0x10a>
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a61      	ldr	r2, [pc, #388]	@ (8006450 <DMA_SetConfig+0x26c>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d00e      	beq.n	80062ee <DMA_SetConfig+0x10a>
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a5f      	ldr	r2, [pc, #380]	@ (8006454 <DMA_SetConfig+0x270>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d009      	beq.n	80062ee <DMA_SetConfig+0x10a>
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	4a5e      	ldr	r2, [pc, #376]	@ (8006458 <DMA_SetConfig+0x274>)
 80062e0:	4293      	cmp	r3, r2
 80062e2:	d004      	beq.n	80062ee <DMA_SetConfig+0x10a>
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	4a5c      	ldr	r2, [pc, #368]	@ (800645c <DMA_SetConfig+0x278>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d101      	bne.n	80062f2 <DMA_SetConfig+0x10e>
 80062ee:	2301      	movs	r3, #1
 80062f0:	e000      	b.n	80062f4 <DMA_SetConfig+0x110>
 80062f2:	2300      	movs	r3, #0
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00d      	beq.n	8006314 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006300:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006306:	2b00      	cmp	r3, #0
 8006308:	d004      	beq.n	8006314 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800630e:	68fa      	ldr	r2, [r7, #12]
 8006310:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8006312:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a39      	ldr	r2, [pc, #228]	@ (8006400 <DMA_SetConfig+0x21c>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d04a      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a38      	ldr	r2, [pc, #224]	@ (8006404 <DMA_SetConfig+0x220>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d045      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a36      	ldr	r2, [pc, #216]	@ (8006408 <DMA_SetConfig+0x224>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d040      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a35      	ldr	r2, [pc, #212]	@ (800640c <DMA_SetConfig+0x228>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d03b      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a33      	ldr	r2, [pc, #204]	@ (8006410 <DMA_SetConfig+0x22c>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d036      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a32      	ldr	r2, [pc, #200]	@ (8006414 <DMA_SetConfig+0x230>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d031      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a30      	ldr	r2, [pc, #192]	@ (8006418 <DMA_SetConfig+0x234>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d02c      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a2f      	ldr	r2, [pc, #188]	@ (800641c <DMA_SetConfig+0x238>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d027      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a2d      	ldr	r2, [pc, #180]	@ (8006420 <DMA_SetConfig+0x23c>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d022      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a2c      	ldr	r2, [pc, #176]	@ (8006424 <DMA_SetConfig+0x240>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d01d      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a2a      	ldr	r2, [pc, #168]	@ (8006428 <DMA_SetConfig+0x244>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d018      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a29      	ldr	r2, [pc, #164]	@ (800642c <DMA_SetConfig+0x248>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d013      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a27      	ldr	r2, [pc, #156]	@ (8006430 <DMA_SetConfig+0x24c>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d00e      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a26      	ldr	r2, [pc, #152]	@ (8006434 <DMA_SetConfig+0x250>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d009      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a24      	ldr	r2, [pc, #144]	@ (8006438 <DMA_SetConfig+0x254>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d004      	beq.n	80063b4 <DMA_SetConfig+0x1d0>
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a23      	ldr	r2, [pc, #140]	@ (800643c <DMA_SetConfig+0x258>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d101      	bne.n	80063b8 <DMA_SetConfig+0x1d4>
 80063b4:	2301      	movs	r3, #1
 80063b6:	e000      	b.n	80063ba <DMA_SetConfig+0x1d6>
 80063b8:	2300      	movs	r3, #0
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d059      	beq.n	8006472 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063c2:	f003 031f 	and.w	r3, r3, #31
 80063c6:	223f      	movs	r2, #63	@ 0x3f
 80063c8:	409a      	lsls	r2, r3
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80063dc:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	683a      	ldr	r2, [r7, #0]
 80063e4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	2b40      	cmp	r3, #64	@ 0x40
 80063ec:	d138      	bne.n	8006460 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68ba      	ldr	r2, [r7, #8]
 80063fc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80063fe:	e086      	b.n	800650e <DMA_SetConfig+0x32a>
 8006400:	40020010 	.word	0x40020010
 8006404:	40020028 	.word	0x40020028
 8006408:	40020040 	.word	0x40020040
 800640c:	40020058 	.word	0x40020058
 8006410:	40020070 	.word	0x40020070
 8006414:	40020088 	.word	0x40020088
 8006418:	400200a0 	.word	0x400200a0
 800641c:	400200b8 	.word	0x400200b8
 8006420:	40020410 	.word	0x40020410
 8006424:	40020428 	.word	0x40020428
 8006428:	40020440 	.word	0x40020440
 800642c:	40020458 	.word	0x40020458
 8006430:	40020470 	.word	0x40020470
 8006434:	40020488 	.word	0x40020488
 8006438:	400204a0 	.word	0x400204a0
 800643c:	400204b8 	.word	0x400204b8
 8006440:	58025408 	.word	0x58025408
 8006444:	5802541c 	.word	0x5802541c
 8006448:	58025430 	.word	0x58025430
 800644c:	58025444 	.word	0x58025444
 8006450:	58025458 	.word	0x58025458
 8006454:	5802546c 	.word	0x5802546c
 8006458:	58025480 	.word	0x58025480
 800645c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	68ba      	ldr	r2, [r7, #8]
 8006466:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	60da      	str	r2, [r3, #12]
}
 8006470:	e04d      	b.n	800650e <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a29      	ldr	r2, [pc, #164]	@ (800651c <DMA_SetConfig+0x338>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d022      	beq.n	80064c2 <DMA_SetConfig+0x2de>
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a27      	ldr	r2, [pc, #156]	@ (8006520 <DMA_SetConfig+0x33c>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d01d      	beq.n	80064c2 <DMA_SetConfig+0x2de>
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a26      	ldr	r2, [pc, #152]	@ (8006524 <DMA_SetConfig+0x340>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d018      	beq.n	80064c2 <DMA_SetConfig+0x2de>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a24      	ldr	r2, [pc, #144]	@ (8006528 <DMA_SetConfig+0x344>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d013      	beq.n	80064c2 <DMA_SetConfig+0x2de>
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a23      	ldr	r2, [pc, #140]	@ (800652c <DMA_SetConfig+0x348>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d00e      	beq.n	80064c2 <DMA_SetConfig+0x2de>
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a21      	ldr	r2, [pc, #132]	@ (8006530 <DMA_SetConfig+0x34c>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d009      	beq.n	80064c2 <DMA_SetConfig+0x2de>
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a20      	ldr	r2, [pc, #128]	@ (8006534 <DMA_SetConfig+0x350>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d004      	beq.n	80064c2 <DMA_SetConfig+0x2de>
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a1e      	ldr	r2, [pc, #120]	@ (8006538 <DMA_SetConfig+0x354>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d101      	bne.n	80064c6 <DMA_SetConfig+0x2e2>
 80064c2:	2301      	movs	r3, #1
 80064c4:	e000      	b.n	80064c8 <DMA_SetConfig+0x2e4>
 80064c6:	2300      	movs	r3, #0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d020      	beq.n	800650e <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064d0:	f003 031f 	and.w	r3, r3, #31
 80064d4:	2201      	movs	r2, #1
 80064d6:	409a      	lsls	r2, r3
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	683a      	ldr	r2, [r7, #0]
 80064e2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	2b40      	cmp	r3, #64	@ 0x40
 80064ea:	d108      	bne.n	80064fe <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68ba      	ldr	r2, [r7, #8]
 80064fa:	60da      	str	r2, [r3, #12]
}
 80064fc:	e007      	b.n	800650e <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68ba      	ldr	r2, [r7, #8]
 8006504:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	60da      	str	r2, [r3, #12]
}
 800650e:	bf00      	nop
 8006510:	371c      	adds	r7, #28
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	58025408 	.word	0x58025408
 8006520:	5802541c 	.word	0x5802541c
 8006524:	58025430 	.word	0x58025430
 8006528:	58025444 	.word	0x58025444
 800652c:	58025458 	.word	0x58025458
 8006530:	5802546c 	.word	0x5802546c
 8006534:	58025480 	.word	0x58025480
 8006538:	58025494 	.word	0x58025494

0800653c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a42      	ldr	r2, [pc, #264]	@ (8006654 <DMA_CalcBaseAndBitshift+0x118>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d04a      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a41      	ldr	r2, [pc, #260]	@ (8006658 <DMA_CalcBaseAndBitshift+0x11c>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d045      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a3f      	ldr	r2, [pc, #252]	@ (800665c <DMA_CalcBaseAndBitshift+0x120>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d040      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a3e      	ldr	r2, [pc, #248]	@ (8006660 <DMA_CalcBaseAndBitshift+0x124>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d03b      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a3c      	ldr	r2, [pc, #240]	@ (8006664 <DMA_CalcBaseAndBitshift+0x128>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d036      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a3b      	ldr	r2, [pc, #236]	@ (8006668 <DMA_CalcBaseAndBitshift+0x12c>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d031      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	4a39      	ldr	r2, [pc, #228]	@ (800666c <DMA_CalcBaseAndBitshift+0x130>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d02c      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	4a38      	ldr	r2, [pc, #224]	@ (8006670 <DMA_CalcBaseAndBitshift+0x134>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d027      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a36      	ldr	r2, [pc, #216]	@ (8006674 <DMA_CalcBaseAndBitshift+0x138>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d022      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a35      	ldr	r2, [pc, #212]	@ (8006678 <DMA_CalcBaseAndBitshift+0x13c>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d01d      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a33      	ldr	r2, [pc, #204]	@ (800667c <DMA_CalcBaseAndBitshift+0x140>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d018      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	4a32      	ldr	r2, [pc, #200]	@ (8006680 <DMA_CalcBaseAndBitshift+0x144>)
 80065b8:	4293      	cmp	r3, r2
 80065ba:	d013      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4a30      	ldr	r2, [pc, #192]	@ (8006684 <DMA_CalcBaseAndBitshift+0x148>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d00e      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	4a2f      	ldr	r2, [pc, #188]	@ (8006688 <DMA_CalcBaseAndBitshift+0x14c>)
 80065cc:	4293      	cmp	r3, r2
 80065ce:	d009      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a2d      	ldr	r2, [pc, #180]	@ (800668c <DMA_CalcBaseAndBitshift+0x150>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d004      	beq.n	80065e4 <DMA_CalcBaseAndBitshift+0xa8>
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a2c      	ldr	r2, [pc, #176]	@ (8006690 <DMA_CalcBaseAndBitshift+0x154>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d101      	bne.n	80065e8 <DMA_CalcBaseAndBitshift+0xac>
 80065e4:	2301      	movs	r3, #1
 80065e6:	e000      	b.n	80065ea <DMA_CalcBaseAndBitshift+0xae>
 80065e8:	2300      	movs	r3, #0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d024      	beq.n	8006638 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	3b10      	subs	r3, #16
 80065f6:	4a27      	ldr	r2, [pc, #156]	@ (8006694 <DMA_CalcBaseAndBitshift+0x158>)
 80065f8:	fba2 2303 	umull	r2, r3, r2, r3
 80065fc:	091b      	lsrs	r3, r3, #4
 80065fe:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f003 0307 	and.w	r3, r3, #7
 8006606:	4a24      	ldr	r2, [pc, #144]	@ (8006698 <DMA_CalcBaseAndBitshift+0x15c>)
 8006608:	5cd3      	ldrb	r3, [r2, r3]
 800660a:	461a      	mov	r2, r3
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	2b03      	cmp	r3, #3
 8006614:	d908      	bls.n	8006628 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	461a      	mov	r2, r3
 800661c:	4b1f      	ldr	r3, [pc, #124]	@ (800669c <DMA_CalcBaseAndBitshift+0x160>)
 800661e:	4013      	ands	r3, r2
 8006620:	1d1a      	adds	r2, r3, #4
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	659a      	str	r2, [r3, #88]	@ 0x58
 8006626:	e00d      	b.n	8006644 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	461a      	mov	r2, r3
 800662e:	4b1b      	ldr	r3, [pc, #108]	@ (800669c <DMA_CalcBaseAndBitshift+0x160>)
 8006630:	4013      	ands	r3, r2
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	6593      	str	r3, [r2, #88]	@ 0x58
 8006636:	e005      	b.n	8006644 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006648:	4618      	mov	r0, r3
 800664a:	3714      	adds	r7, #20
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr
 8006654:	40020010 	.word	0x40020010
 8006658:	40020028 	.word	0x40020028
 800665c:	40020040 	.word	0x40020040
 8006660:	40020058 	.word	0x40020058
 8006664:	40020070 	.word	0x40020070
 8006668:	40020088 	.word	0x40020088
 800666c:	400200a0 	.word	0x400200a0
 8006670:	400200b8 	.word	0x400200b8
 8006674:	40020410 	.word	0x40020410
 8006678:	40020428 	.word	0x40020428
 800667c:	40020440 	.word	0x40020440
 8006680:	40020458 	.word	0x40020458
 8006684:	40020470 	.word	0x40020470
 8006688:	40020488 	.word	0x40020488
 800668c:	400204a0 	.word	0x400204a0
 8006690:	400204b8 	.word	0x400204b8
 8006694:	aaaaaaab 	.word	0xaaaaaaab
 8006698:	0807b95c 	.word	0x0807b95c
 800669c:	fffffc00 	.word	0xfffffc00

080066a0 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b085      	sub	sp, #20
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066a8:	2300      	movs	r3, #0
 80066aa:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	699b      	ldr	r3, [r3, #24]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d120      	bne.n	80066f6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b8:	2b03      	cmp	r3, #3
 80066ba:	d858      	bhi.n	800676e <DMA_CheckFifoParam+0xce>
 80066bc:	a201      	add	r2, pc, #4	@ (adr r2, 80066c4 <DMA_CheckFifoParam+0x24>)
 80066be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066c2:	bf00      	nop
 80066c4:	080066d5 	.word	0x080066d5
 80066c8:	080066e7 	.word	0x080066e7
 80066cc:	080066d5 	.word	0x080066d5
 80066d0:	0800676f 	.word	0x0800676f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d048      	beq.n	8006772 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80066e4:	e045      	b.n	8006772 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ea:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80066ee:	d142      	bne.n	8006776 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80066f0:	2301      	movs	r3, #1
 80066f2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80066f4:	e03f      	b.n	8006776 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066fe:	d123      	bne.n	8006748 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006704:	2b03      	cmp	r3, #3
 8006706:	d838      	bhi.n	800677a <DMA_CheckFifoParam+0xda>
 8006708:	a201      	add	r2, pc, #4	@ (adr r2, 8006710 <DMA_CheckFifoParam+0x70>)
 800670a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800670e:	bf00      	nop
 8006710:	08006721 	.word	0x08006721
 8006714:	08006727 	.word	0x08006727
 8006718:	08006721 	.word	0x08006721
 800671c:	08006739 	.word	0x08006739
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	73fb      	strb	r3, [r7, #15]
        break;
 8006724:	e030      	b.n	8006788 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800672a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800672e:	2b00      	cmp	r3, #0
 8006730:	d025      	beq.n	800677e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006736:	e022      	b.n	800677e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800673c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006740:	d11f      	bne.n	8006782 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8006742:	2301      	movs	r3, #1
 8006744:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8006746:	e01c      	b.n	8006782 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800674c:	2b02      	cmp	r3, #2
 800674e:	d902      	bls.n	8006756 <DMA_CheckFifoParam+0xb6>
 8006750:	2b03      	cmp	r3, #3
 8006752:	d003      	beq.n	800675c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8006754:	e018      	b.n	8006788 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8006756:	2301      	movs	r3, #1
 8006758:	73fb      	strb	r3, [r7, #15]
        break;
 800675a:	e015      	b.n	8006788 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006760:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00e      	beq.n	8006786 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	73fb      	strb	r3, [r7, #15]
    break;
 800676c:	e00b      	b.n	8006786 <DMA_CheckFifoParam+0xe6>
        break;
 800676e:	bf00      	nop
 8006770:	e00a      	b.n	8006788 <DMA_CheckFifoParam+0xe8>
        break;
 8006772:	bf00      	nop
 8006774:	e008      	b.n	8006788 <DMA_CheckFifoParam+0xe8>
        break;
 8006776:	bf00      	nop
 8006778:	e006      	b.n	8006788 <DMA_CheckFifoParam+0xe8>
        break;
 800677a:	bf00      	nop
 800677c:	e004      	b.n	8006788 <DMA_CheckFifoParam+0xe8>
        break;
 800677e:	bf00      	nop
 8006780:	e002      	b.n	8006788 <DMA_CheckFifoParam+0xe8>
        break;
 8006782:	bf00      	nop
 8006784:	e000      	b.n	8006788 <DMA_CheckFifoParam+0xe8>
    break;
 8006786:	bf00      	nop
    }
  }

  return status;
 8006788:	7bfb      	ldrb	r3, [r7, #15]
}
 800678a:	4618      	mov	r0, r3
 800678c:	3714      	adds	r7, #20
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
 8006796:	bf00      	nop

08006798 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006798:	b480      	push	{r7}
 800679a:	b085      	sub	sp, #20
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a38      	ldr	r2, [pc, #224]	@ (800688c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d022      	beq.n	80067f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4a36      	ldr	r2, [pc, #216]	@ (8006890 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d01d      	beq.n	80067f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	4a35      	ldr	r2, [pc, #212]	@ (8006894 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d018      	beq.n	80067f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a33      	ldr	r2, [pc, #204]	@ (8006898 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d013      	beq.n	80067f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a32      	ldr	r2, [pc, #200]	@ (800689c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d00e      	beq.n	80067f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a30      	ldr	r2, [pc, #192]	@ (80068a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d009      	beq.n	80067f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a2f      	ldr	r2, [pc, #188]	@ (80068a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d004      	beq.n	80067f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a2d      	ldr	r2, [pc, #180]	@ (80068a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d101      	bne.n	80067fa <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80067f6:	2301      	movs	r3, #1
 80067f8:	e000      	b.n	80067fc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80067fa:	2300      	movs	r3, #0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d01a      	beq.n	8006836 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	b2db      	uxtb	r3, r3
 8006806:	3b08      	subs	r3, #8
 8006808:	4a28      	ldr	r2, [pc, #160]	@ (80068ac <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800680a:	fba2 2303 	umull	r2, r3, r2, r3
 800680e:	091b      	lsrs	r3, r3, #4
 8006810:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8006812:	68fa      	ldr	r2, [r7, #12]
 8006814:	4b26      	ldr	r3, [pc, #152]	@ (80068b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8006816:	4413      	add	r3, r2
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	461a      	mov	r2, r3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4a24      	ldr	r2, [pc, #144]	@ (80068b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8006824:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f003 031f 	and.w	r3, r3, #31
 800682c:	2201      	movs	r2, #1
 800682e:	409a      	lsls	r2, r3
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8006834:	e024      	b.n	8006880 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	b2db      	uxtb	r3, r3
 800683c:	3b10      	subs	r3, #16
 800683e:	4a1e      	ldr	r2, [pc, #120]	@ (80068b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8006840:	fba2 2303 	umull	r2, r3, r2, r3
 8006844:	091b      	lsrs	r3, r3, #4
 8006846:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8006848:	68bb      	ldr	r3, [r7, #8]
 800684a:	4a1c      	ldr	r2, [pc, #112]	@ (80068bc <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d806      	bhi.n	800685e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	4a1b      	ldr	r2, [pc, #108]	@ (80068c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8006854:	4293      	cmp	r3, r2
 8006856:	d902      	bls.n	800685e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	3308      	adds	r3, #8
 800685c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800685e:	68fa      	ldr	r2, [r7, #12]
 8006860:	4b18      	ldr	r3, [pc, #96]	@ (80068c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8006862:	4413      	add	r3, r2
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	461a      	mov	r2, r3
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	4a16      	ldr	r2, [pc, #88]	@ (80068c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8006870:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f003 031f 	and.w	r3, r3, #31
 8006878:	2201      	movs	r2, #1
 800687a:	409a      	lsls	r2, r3
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006880:	bf00      	nop
 8006882:	3714      	adds	r7, #20
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr
 800688c:	58025408 	.word	0x58025408
 8006890:	5802541c 	.word	0x5802541c
 8006894:	58025430 	.word	0x58025430
 8006898:	58025444 	.word	0x58025444
 800689c:	58025458 	.word	0x58025458
 80068a0:	5802546c 	.word	0x5802546c
 80068a4:	58025480 	.word	0x58025480
 80068a8:	58025494 	.word	0x58025494
 80068ac:	cccccccd 	.word	0xcccccccd
 80068b0:	16009600 	.word	0x16009600
 80068b4:	58025880 	.word	0x58025880
 80068b8:	aaaaaaab 	.word	0xaaaaaaab
 80068bc:	400204b8 	.word	0x400204b8
 80068c0:	4002040f 	.word	0x4002040f
 80068c4:	10008200 	.word	0x10008200
 80068c8:	40020880 	.word	0x40020880

080068cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b085      	sub	sp, #20
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	685b      	ldr	r3, [r3, #4]
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d04a      	beq.n	8006978 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2b08      	cmp	r3, #8
 80068e6:	d847      	bhi.n	8006978 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a25      	ldr	r2, [pc, #148]	@ (8006984 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d022      	beq.n	8006938 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a24      	ldr	r2, [pc, #144]	@ (8006988 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d01d      	beq.n	8006938 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a22      	ldr	r2, [pc, #136]	@ (800698c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d018      	beq.n	8006938 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a21      	ldr	r2, [pc, #132]	@ (8006990 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d013      	beq.n	8006938 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a1f      	ldr	r2, [pc, #124]	@ (8006994 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d00e      	beq.n	8006938 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a1e      	ldr	r2, [pc, #120]	@ (8006998 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d009      	beq.n	8006938 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a1c      	ldr	r2, [pc, #112]	@ (800699c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d004      	beq.n	8006938 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	4a1b      	ldr	r2, [pc, #108]	@ (80069a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d101      	bne.n	800693c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8006938:	2301      	movs	r3, #1
 800693a:	e000      	b.n	800693e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800693c:	2300      	movs	r3, #0
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00a      	beq.n	8006958 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	4b17      	ldr	r3, [pc, #92]	@ (80069a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8006946:	4413      	add	r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	461a      	mov	r2, r3
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	4a15      	ldr	r2, [pc, #84]	@ (80069a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8006954:	671a      	str	r2, [r3, #112]	@ 0x70
 8006956:	e009      	b.n	800696c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006958:	68fa      	ldr	r2, [r7, #12]
 800695a:	4b14      	ldr	r3, [pc, #80]	@ (80069ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800695c:	4413      	add	r3, r2
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	461a      	mov	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	4a11      	ldr	r2, [pc, #68]	@ (80069b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800696a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	3b01      	subs	r3, #1
 8006970:	2201      	movs	r2, #1
 8006972:	409a      	lsls	r2, r3
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8006978:	bf00      	nop
 800697a:	3714      	adds	r7, #20
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr
 8006984:	58025408 	.word	0x58025408
 8006988:	5802541c 	.word	0x5802541c
 800698c:	58025430 	.word	0x58025430
 8006990:	58025444 	.word	0x58025444
 8006994:	58025458 	.word	0x58025458
 8006998:	5802546c 	.word	0x5802546c
 800699c:	58025480 	.word	0x58025480
 80069a0:	58025494 	.word	0x58025494
 80069a4:	1600963f 	.word	0x1600963f
 80069a8:	58025940 	.word	0x58025940
 80069ac:	1000823f 	.word	0x1000823f
 80069b0:	40020940 	.word	0x40020940

080069b4 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b098      	sub	sp, #96	@ 0x60
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80069bc:	4a84      	ldr	r2, [pc, #528]	@ (8006bd0 <HAL_FDCAN_Init+0x21c>)
 80069be:	f107 030c 	add.w	r3, r7, #12
 80069c2:	4611      	mov	r1, r2
 80069c4:	224c      	movs	r2, #76	@ 0x4c
 80069c6:	4618      	mov	r0, r3
 80069c8:	f005 ff1c 	bl	800c804 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d101      	bne.n	80069d6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80069d2:	2301      	movs	r3, #1
 80069d4:	e1c6      	b.n	8006d64 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a7e      	ldr	r2, [pc, #504]	@ (8006bd4 <HAL_FDCAN_Init+0x220>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d106      	bne.n	80069ee <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80069e8:	461a      	mov	r2, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80069f4:	b2db      	uxtb	r3, r3
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d106      	bne.n	8006a08 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f7f9 fecc 	bl	80007a0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	699a      	ldr	r2, [r3, #24]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f022 0210 	bic.w	r2, r2, #16
 8006a16:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006a18:	f7fb f9a0 	bl	8001d5c <HAL_GetTick>
 8006a1c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006a1e:	e014      	b.n	8006a4a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006a20:	f7fb f99c 	bl	8001d5c <HAL_GetTick>
 8006a24:	4602      	mov	r2, r0
 8006a26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a28:	1ad3      	subs	r3, r2, r3
 8006a2a:	2b0a      	cmp	r3, #10
 8006a2c:	d90d      	bls.n	8006a4a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a34:	f043 0201 	orr.w	r2, r3, #1
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2203      	movs	r2, #3
 8006a42:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e18c      	b.n	8006d64 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	f003 0308 	and.w	r3, r3, #8
 8006a54:	2b08      	cmp	r3, #8
 8006a56:	d0e3      	beq.n	8006a20 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	699a      	ldr	r2, [r3, #24]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f042 0201 	orr.w	r2, r2, #1
 8006a66:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006a68:	f7fb f978 	bl	8001d5c <HAL_GetTick>
 8006a6c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006a6e:	e014      	b.n	8006a9a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8006a70:	f7fb f974 	bl	8001d5c <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	2b0a      	cmp	r3, #10
 8006a7c:	d90d      	bls.n	8006a9a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a84:	f043 0201 	orr.w	r2, r3, #1
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2203      	movs	r2, #3
 8006a92:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	e164      	b.n	8006d64 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	699b      	ldr	r3, [r3, #24]
 8006aa0:	f003 0301 	and.w	r3, r3, #1
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d0e3      	beq.n	8006a70 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	699a      	ldr	r2, [r3, #24]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f042 0202 	orr.w	r2, r2, #2
 8006ab6:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	7c1b      	ldrb	r3, [r3, #16]
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d108      	bne.n	8006ad2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	699a      	ldr	r2, [r3, #24]
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ace:	619a      	str	r2, [r3, #24]
 8006ad0:	e007      	b.n	8006ae2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	699a      	ldr	r2, [r3, #24]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ae0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	7c5b      	ldrb	r3, [r3, #17]
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d108      	bne.n	8006afc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	699a      	ldr	r2, [r3, #24]
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006af8:	619a      	str	r2, [r3, #24]
 8006afa:	e007      	b.n	8006b0c <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	699a      	ldr	r2, [r3, #24]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006b0a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	7c9b      	ldrb	r3, [r3, #18]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d108      	bne.n	8006b26 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	699a      	ldr	r2, [r3, #24]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006b22:	619a      	str	r2, [r3, #24]
 8006b24:	e007      	b.n	8006b36 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	699a      	ldr	r2, [r3, #24]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b34:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	699b      	ldr	r3, [r3, #24]
 8006b3c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	689a      	ldr	r2, [r3, #8]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	430a      	orrs	r2, r1
 8006b4a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	699a      	ldr	r2, [r3, #24]
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8006b5a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	691a      	ldr	r2, [r3, #16]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f022 0210 	bic.w	r2, r2, #16
 8006b6a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d108      	bne.n	8006b86 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	699a      	ldr	r2, [r3, #24]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f042 0204 	orr.w	r2, r2, #4
 8006b82:	619a      	str	r2, [r3, #24]
 8006b84:	e030      	b.n	8006be8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d02c      	beq.n	8006be8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	68db      	ldr	r3, [r3, #12]
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	d020      	beq.n	8006bd8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	699a      	ldr	r2, [r3, #24]
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006ba4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	691a      	ldr	r2, [r3, #16]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f042 0210 	orr.w	r2, r2, #16
 8006bb4:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	2b03      	cmp	r3, #3
 8006bbc:	d114      	bne.n	8006be8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	699a      	ldr	r2, [r3, #24]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f042 0220 	orr.w	r2, r2, #32
 8006bcc:	619a      	str	r2, [r3, #24]
 8006bce:	e00b      	b.n	8006be8 <HAL_FDCAN_Init+0x234>
 8006bd0:	0800c838 	.word	0x0800c838
 8006bd4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	699a      	ldr	r2, [r3, #24]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f042 0220 	orr.w	r2, r2, #32
 8006be6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	699b      	ldr	r3, [r3, #24]
 8006bec:	3b01      	subs	r3, #1
 8006bee:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	69db      	ldr	r3, [r3, #28]
 8006bf4:	3b01      	subs	r3, #1
 8006bf6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006bf8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6a1b      	ldr	r3, [r3, #32]
 8006bfe:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8006c00:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	695b      	ldr	r3, [r3, #20]
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8006c10:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8006c12:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006c1c:	d115      	bne.n	8006c4a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c22:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006c2c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c32:	3b01      	subs	r3, #1
 8006c34:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8006c36:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3e:	3b01      	subs	r3, #1
 8006c40:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8006c46:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8006c48:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00a      	beq.n	8006c68 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	430a      	orrs	r2, r1
 8006c64:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c70:	4413      	add	r3, r2
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d011      	beq.n	8006c9a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006c7e:	f023 0107 	bic.w	r1, r3, #7
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c86:	009b      	lsls	r3, r3, #2
 8006c88:	3360      	adds	r3, #96	@ 0x60
 8006c8a:	443b      	add	r3, r7
 8006c8c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	430a      	orrs	r2, r1
 8006c96:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d011      	beq.n	8006cc6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006caa:	f023 0107 	bic.w	r1, r3, #7
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	3360      	adds	r3, #96	@ 0x60
 8006cb6:	443b      	add	r3, r7
 8006cb8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d012      	beq.n	8006cf4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006cd6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006cde:	009b      	lsls	r3, r3, #2
 8006ce0:	3360      	adds	r3, #96	@ 0x60
 8006ce2:	443b      	add	r3, r7
 8006ce4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006ce8:	011a      	lsls	r2, r3, #4
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d012      	beq.n	8006d22 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006d04:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	3360      	adds	r3, #96	@ 0x60
 8006d10:	443b      	add	r3, r7
 8006d12:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8006d16:	021a      	lsls	r2, r3, #8
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	430a      	orrs	r2, r1
 8006d1e:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a11      	ldr	r2, [pc, #68]	@ (8006d6c <HAL_FDCAN_Init+0x3b8>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d107      	bne.n	8006d3c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	689a      	ldr	r2, [r3, #8]
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	f022 0203 	bic.w	r2, r2, #3
 8006d3a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 fe19 	bl	800798c <FDCAN_CalcultateRamBlockAddresses>
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8006d60:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3760      	adds	r7, #96	@ 0x60
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	4000a000 	.word	0x4000a000

08006d70 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b087      	sub	sp, #28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006d80:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8006d82:	7bfb      	ldrb	r3, [r7, #15]
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d002      	beq.n	8006d8e <HAL_FDCAN_ConfigFilter+0x1e>
 8006d88:	7bfb      	ldrb	r3, [r7, #15]
 8006d8a:	2b02      	cmp	r3, #2
 8006d8c:	d157      	bne.n	8006e3e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d12b      	bne.n	8006dee <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	68db      	ldr	r3, [r3, #12]
 8006d9a:	2b07      	cmp	r3, #7
 8006d9c:	d10d      	bne.n	8006dba <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	691b      	ldr	r3, [r3, #16]
 8006da2:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	69db      	ldr	r3, [r3, #28]
 8006da8:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 8006daa:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8006db0:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8006db2:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8006db6:	617b      	str	r3, [r7, #20]
 8006db8:	e00e      	b.n	8006dd8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006dc6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	691b      	ldr	r3, [r3, #16]
 8006dcc:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8006dce:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8006dd4:	4313      	orrs	r3, r2
 8006dd6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	4413      	add	r3, r2
 8006de4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	697a      	ldr	r2, [r7, #20]
 8006dea:	601a      	str	r2, [r3, #0]
 8006dec:	e025      	b.n	8006e3a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	075a      	lsls	r2, r3, #29
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	691b      	ldr	r3, [r3, #16]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	2b07      	cmp	r3, #7
 8006e02:	d103      	bne.n	8006e0c <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	699b      	ldr	r3, [r3, #24]
 8006e08:	613b      	str	r3, [r7, #16]
 8006e0a:	e006      	b.n	8006e1a <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	689b      	ldr	r3, [r3, #8]
 8006e10:	079a      	lsls	r2, r3, #30
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	695b      	ldr	r3, [r3, #20]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	00db      	lsls	r3, r3, #3
 8006e24:	4413      	add	r3, r2
 8006e26:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	697a      	ldr	r2, [r7, #20]
 8006e2c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	3304      	adds	r3, #4
 8006e32:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	693a      	ldr	r2, [r7, #16]
 8006e38:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	e008      	b.n	8006e50 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e44:	f043 0202 	orr.w	r2, r3, #2
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006e4e:	2301      	movs	r3, #1
  }
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	371c      	adds	r7, #28
 8006e54:	46bd      	mov	sp, r7
 8006e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5a:	4770      	bx	lr

08006e5c <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8006e5c:	b480      	push	{r7}
 8006e5e:	b085      	sub	sp, #20
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	607a      	str	r2, [r7, #4]
 8006e68:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d110      	bne.n	8006e98 <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8006e7e:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 8006e84:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8006e8c:	69ba      	ldr	r2, [r7, #24]
 8006e8e:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8006e90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8006e94:	2300      	movs	r3, #0
 8006e96:	e008      	b.n	8006eaa <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006e9e:	f043 0204 	orr.w	r2, r3, #4
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
  }
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3714      	adds	r7, #20
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr

08006eb6 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8006eb6:	b480      	push	{r7}
 8006eb8:	b083      	sub	sp, #12
 8006eba:	af00      	add	r7, sp, #0
 8006ebc:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d111      	bne.n	8006eee <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2202      	movs	r2, #2
 8006ece:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	699a      	ldr	r2, [r3, #24]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f022 0201 	bic.w	r2, r2, #1
 8006ee0:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8006eea:	2300      	movs	r3, #0
 8006eec:	e008      	b.n	8006f00 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ef4:	f043 0204 	orr.w	r2, r3, #4
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006efe:	2301      	movs	r3, #1
  }
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	370c      	adds	r7, #12
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr

08006f0c <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8006f0c:	b580      	push	{r7, lr}
 8006f0e:	b086      	sub	sp, #24
 8006f10:	af00      	add	r7, sp, #0
 8006f12:	60f8      	str	r0, [r7, #12]
 8006f14:	60b9      	str	r1, [r7, #8]
 8006f16:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	2b02      	cmp	r3, #2
 8006f22:	d141      	bne.n	8006fa8 <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006f2c:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d109      	bne.n	8006f48 <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f3a:	f043 0220 	orr.w	r2, r3, #32
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e038      	b.n	8006fba <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006f50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d009      	beq.n	8006f6c <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f5e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 8006f68:	2301      	movs	r3, #1
 8006f6a:	e026      	b.n	8006fba <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006f74:	0c1b      	lsrs	r3, r3, #16
 8006f76:	f003 031f 	and.w	r3, r3, #31
 8006f7a:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	687a      	ldr	r2, [r7, #4]
 8006f80:	68b9      	ldr	r1, [r7, #8]
 8006f82:	68f8      	ldr	r0, [r7, #12]
 8006f84:	f000 fe88 	bl	8007c98 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	2101      	movs	r1, #1
 8006f8e:	697a      	ldr	r2, [r7, #20]
 8006f90:	fa01 f202 	lsl.w	r2, r1, r2
 8006f94:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8006f98:	2201      	movs	r2, #1
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	409a      	lsls	r2, r3
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	e008      	b.n	8006fba <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006fae:	f043 0208 	orr.w	r2, r3, #8
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
  }
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3718      	adds	r7, #24
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
	...

08006fc4 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b08b      	sub	sp, #44	@ 0x2c
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	607a      	str	r2, [r7, #4]
 8006fd0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8006fdc:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8006fde:	7efb      	ldrb	r3, [r7, #27]
 8006fe0:	2b02      	cmp	r3, #2
 8006fe2:	f040 8149 	bne.w	8007278 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	2b40      	cmp	r3, #64	@ 0x40
 8006fea:	d14c      	bne.n	8007086 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006ff4:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d109      	bne.n	8007010 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007002:	f043 0220 	orr.w	r2, r3, #32
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 800700c:	2301      	movs	r3, #1
 800700e:	e13c      	b.n	800728a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007018:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800701c:	2b00      	cmp	r3, #0
 800701e:	d109      	bne.n	8007034 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007026:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	e12a      	b.n	800728a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800703c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007040:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007044:	d10a      	bne.n	800705c <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800704e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007052:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007056:	d101      	bne.n	800705c <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8007058:	2301      	movs	r3, #1
 800705a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007064:	0a1b      	lsrs	r3, r3, #8
 8007066:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800706a:	69fa      	ldr	r2, [r7, #28]
 800706c:	4413      	add	r3, r2
 800706e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007078:	69f9      	ldr	r1, [r7, #28]
 800707a:	fb01 f303 	mul.w	r3, r1, r3
 800707e:	009b      	lsls	r3, r3, #2
 8007080:	4413      	add	r3, r2
 8007082:	627b      	str	r3, [r7, #36]	@ 0x24
 8007084:	e068      	b.n	8007158 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	2b41      	cmp	r3, #65	@ 0x41
 800708a:	d14c      	bne.n	8007126 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007094:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007098:	2b00      	cmp	r3, #0
 800709a:	d109      	bne.n	80070b0 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070a2:	f043 0220 	orr.w	r2, r3, #32
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80070ac:	2301      	movs	r3, #1
 80070ae:	e0ec      	b.n	800728a <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80070b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d109      	bne.n	80070d4 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80070c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	e0da      	b.n	800728a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80070dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80070e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070e4:	d10a      	bne.n	80070fc <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80070ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80070f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80070f6:	d101      	bne.n	80070fc <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80070f8:	2301      	movs	r3, #1
 80070fa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007104:	0a1b      	lsrs	r3, r3, #8
 8007106:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800710a:	69fa      	ldr	r2, [r7, #28]
 800710c:	4413      	add	r3, r2
 800710e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007118:	69f9      	ldr	r1, [r7, #28]
 800711a:	fb01 f303 	mul.w	r3, r1, r3
 800711e:	009b      	lsls	r3, r3, #2
 8007120:	4413      	add	r3, r2
 8007122:	627b      	str	r3, [r7, #36]	@ 0x24
 8007124:	e018      	b.n	8007158 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800712a:	68ba      	ldr	r2, [r7, #8]
 800712c:	429a      	cmp	r2, r3
 800712e:	d309      	bcc.n	8007144 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007136:	f043 0220 	orr.w	r2, r3, #32
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
 8007142:	e0a2      	b.n	800728a <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800714c:	68b9      	ldr	r1, [r7, #8]
 800714e:	fb01 f303 	mul.w	r3, r1, r3
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	4413      	add	r3, r2
 8007156:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8007158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	685b      	ldr	r3, [r3, #4]
 8007168:	2b00      	cmp	r3, #0
 800716a:	d107      	bne.n	800717c <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800716c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	0c9b      	lsrs	r3, r3, #18
 8007172:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	601a      	str	r2, [r3, #0]
 800717a:	e005      	b.n	8007188 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800717c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8007188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8007194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 80071a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a2:	3304      	adds	r3, #4
 80071a4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 80071a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	b29a      	uxth	r2, r3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 80071b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	0c1b      	lsrs	r3, r3, #16
 80071b6:	f003 020f 	and.w	r2, r3, #15
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80071be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80071ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80071d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	0e1b      	lsrs	r3, r3, #24
 80071dc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80071e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	0fda      	lsrs	r2, r3, #31
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80071ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f0:	3304      	adds	r3, #4
 80071f2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80071f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071f6:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80071f8:	2300      	movs	r3, #0
 80071fa:	623b      	str	r3, [r7, #32]
 80071fc:	e00a      	b.n	8007214 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80071fe:	697a      	ldr	r2, [r7, #20]
 8007200:	6a3b      	ldr	r3, [r7, #32]
 8007202:	441a      	add	r2, r3
 8007204:	6839      	ldr	r1, [r7, #0]
 8007206:	6a3b      	ldr	r3, [r7, #32]
 8007208:	440b      	add	r3, r1
 800720a:	7812      	ldrb	r2, [r2, #0]
 800720c:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800720e:	6a3b      	ldr	r3, [r7, #32]
 8007210:	3301      	adds	r3, #1
 8007212:	623b      	str	r3, [r7, #32]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	68db      	ldr	r3, [r3, #12]
 8007218:	4a1f      	ldr	r2, [pc, #124]	@ (8007298 <HAL_FDCAN_GetRxMessage+0x2d4>)
 800721a:	5cd3      	ldrb	r3, [r2, r3]
 800721c:	461a      	mov	r2, r3
 800721e:	6a3b      	ldr	r3, [r7, #32]
 8007220:	4293      	cmp	r3, r2
 8007222:	d3ec      	bcc.n	80071fe <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	2b40      	cmp	r3, #64	@ 0x40
 8007228:	d105      	bne.n	8007236 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	69fa      	ldr	r2, [r7, #28]
 8007230:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8007234:	e01e      	b.n	8007274 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	2b41      	cmp	r3, #65	@ 0x41
 800723a:	d105      	bne.n	8007248 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	69fa      	ldr	r2, [r7, #28]
 8007242:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8007246:	e015      	b.n	8007274 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	2b1f      	cmp	r3, #31
 800724c:	d808      	bhi.n	8007260 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	2101      	movs	r1, #1
 8007254:	68ba      	ldr	r2, [r7, #8]
 8007256:	fa01 f202 	lsl.w	r2, r1, r2
 800725a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800725e:	e009      	b.n	8007274 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	f003 021f 	and.w	r2, r3, #31
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	2101      	movs	r1, #1
 800726c:	fa01 f202 	lsl.w	r2, r1, r2
 8007270:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8007274:	2300      	movs	r3, #0
 8007276:	e008      	b.n	800728a <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800727e:	f043 0208 	orr.w	r2, r3, #8
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007288:	2301      	movs	r3, #1
  }
}
 800728a:	4618      	mov	r0, r3
 800728c:	372c      	adds	r7, #44	@ 0x2c
 800728e:	46bd      	mov	sp, r7
 8007290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007294:	4770      	bx	lr
 8007296:	bf00      	nop
 8007298:	0807b964 	.word	0x0807b964

0800729c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800729c:	b480      	push	{r7}
 800729e:	b087      	sub	sp, #28
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80072ae:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80072b0:	7dfb      	ldrb	r3, [r7, #23]
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d002      	beq.n	80072bc <HAL_FDCAN_ActivateNotification+0x20>
 80072b6:	7dfb      	ldrb	r3, [r7, #23]
 80072b8:	2b02      	cmp	r3, #2
 80072ba:	d155      	bne.n	8007368 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80072c2:	68bb      	ldr	r3, [r7, #8]
 80072c4:	4013      	ands	r3, r2
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d108      	bne.n	80072dc <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	f042 0201 	orr.w	r2, r2, #1
 80072d8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80072da:	e014      	b.n	8007306 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80072e2:	68bb      	ldr	r3, [r7, #8]
 80072e4:	4013      	ands	r3, r2
 80072e6:	68ba      	ldr	r2, [r7, #8]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d108      	bne.n	80072fe <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f042 0202 	orr.w	r2, r2, #2
 80072fa:	65da      	str	r2, [r3, #92]	@ 0x5c
 80072fc:	e003      	b.n	8007306 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2203      	movs	r2, #3
 8007304:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8007306:	68bb      	ldr	r3, [r7, #8]
 8007308:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800730c:	2b00      	cmp	r3, #0
 800730e:	d009      	beq.n	8007324 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	430a      	orrs	r2, r1
 8007320:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800732a:	2b00      	cmp	r3, #0
 800732c:	d009      	beq.n	8007342 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	430a      	orrs	r2, r1
 800733e:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007348:	68ba      	ldr	r2, [r7, #8]
 800734a:	4b0f      	ldr	r3, [pc, #60]	@ (8007388 <HAL_FDCAN_ActivateNotification+0xec>)
 800734c:	4013      	ands	r3, r2
 800734e:	68fa      	ldr	r2, [r7, #12]
 8007350:	6812      	ldr	r2, [r2, #0]
 8007352:	430b      	orrs	r3, r1
 8007354:	6553      	str	r3, [r2, #84]	@ 0x54
 8007356:	4b0d      	ldr	r3, [pc, #52]	@ (800738c <HAL_FDCAN_ActivateNotification+0xf0>)
 8007358:	695a      	ldr	r2, [r3, #20]
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	0f9b      	lsrs	r3, r3, #30
 800735e:	490b      	ldr	r1, [pc, #44]	@ (800738c <HAL_FDCAN_ActivateNotification+0xf0>)
 8007360:	4313      	orrs	r3, r2
 8007362:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8007364:	2300      	movs	r3, #0
 8007366:	e008      	b.n	800737a <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800736e:	f043 0202 	orr.w	r2, r3, #2
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8007378:	2301      	movs	r3, #1
  }
}
 800737a:	4618      	mov	r0, r3
 800737c:	371c      	adds	r7, #28
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr
 8007386:	bf00      	nop
 8007388:	3fcfffff 	.word	0x3fcfffff
 800738c:	4000a800 	.word	0x4000a800

08007390 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b096      	sub	sp, #88	@ 0x58
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 8007398:	4b9a      	ldr	r3, [pc, #616]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 800739a:	691b      	ldr	r3, [r3, #16]
 800739c:	079b      	lsls	r3, r3, #30
 800739e:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 80073a0:	4b98      	ldr	r3, [pc, #608]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 80073a2:	695b      	ldr	r3, [r3, #20]
 80073a4:	079b      	lsls	r3, r3, #30
 80073a6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80073a8:	4013      	ands	r3, r2
 80073aa:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073b2:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 80073b6:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80073c0:	4013      	ands	r3, r2
 80073c2:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073ca:	f003 030f 	and.w	r3, r3, #15
 80073ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073d6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80073d8:	4013      	ands	r3, r2
 80073da:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80073e6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80073f0:	4013      	ands	r3, r2
 80073f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073fa:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 80073fe:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007406:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007408:	4013      	ands	r3, r2
 800740a:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007412:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 8007416:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800741e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007420:	4013      	ands	r3, r2
 8007422:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800742a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007432:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8007434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007436:	0a1b      	lsrs	r3, r3, #8
 8007438:	f003 0301 	and.w	r3, r3, #1
 800743c:	2b00      	cmp	r3, #0
 800743e:	d010      	beq.n	8007462 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8007440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007442:	0a1b      	lsrs	r3, r3, #8
 8007444:	f003 0301 	and.w	r3, r3, #1
 8007448:	2b00      	cmp	r3, #0
 800744a:	d00a      	beq.n	8007462 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007454:	651a      	str	r2, [r3, #80]	@ 0x50
 8007456:	4b6b      	ldr	r3, [pc, #428]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 8007458:	2200      	movs	r2, #0
 800745a:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 fa49 	bl	80078f4 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8007462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007464:	0a9b      	lsrs	r3, r3, #10
 8007466:	f003 0301 	and.w	r3, r3, #1
 800746a:	2b00      	cmp	r3, #0
 800746c:	d01d      	beq.n	80074aa <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800746e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007470:	0a9b      	lsrs	r3, r3, #10
 8007472:	f003 0301 	and.w	r3, r3, #1
 8007476:	2b00      	cmp	r3, #0
 8007478:	d017      	beq.n	80074aa <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007482:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800748c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800748e:	4013      	ands	r3, r2
 8007490:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800749a:	651a      	str	r2, [r3, #80]	@ 0x50
 800749c:	4b59      	ldr	r3, [pc, #356]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 800749e:	2200      	movs	r2, #0
 80074a0:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80074a2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f000 f9fc 	bl	80078a2 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 80074aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00d      	beq.n	80074cc <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80074b6:	4b54      	ldr	r3, [pc, #336]	@ (8007608 <HAL_FDCAN_IRQHandler+0x278>)
 80074b8:	400b      	ands	r3, r1
 80074ba:	6513      	str	r3, [r2, #80]	@ 0x50
 80074bc:	4a51      	ldr	r2, [pc, #324]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 80074be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074c0:	0f9b      	lsrs	r3, r3, #30
 80074c2:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 80074c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 f9c0 	bl	800784c <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80074cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d00d      	beq.n	80074ee <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80074d8:	4b4b      	ldr	r3, [pc, #300]	@ (8007608 <HAL_FDCAN_IRQHandler+0x278>)
 80074da:	400b      	ands	r3, r1
 80074dc:	6513      	str	r3, [r2, #80]	@ 0x50
 80074de:	4a49      	ldr	r2, [pc, #292]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 80074e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074e2:	0f9b      	lsrs	r3, r3, #30
 80074e4:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80074e6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80074e8:	6878      	ldr	r0, [r7, #4]
 80074ea:	f000 f9ba 	bl	8007862 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80074ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00d      	beq.n	8007510 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80074fa:	4b43      	ldr	r3, [pc, #268]	@ (8007608 <HAL_FDCAN_IRQHandler+0x278>)
 80074fc:	400b      	ands	r3, r1
 80074fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8007500:	4a40      	ldr	r2, [pc, #256]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 8007502:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007504:	0f9b      	lsrs	r3, r3, #30
 8007506:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8007508:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	f7f9 fe16 	bl	800113c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8007510:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007512:	2b00      	cmp	r3, #0
 8007514:	d00d      	beq.n	8007532 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800751c:	4b3a      	ldr	r3, [pc, #232]	@ (8007608 <HAL_FDCAN_IRQHandler+0x278>)
 800751e:	400b      	ands	r3, r1
 8007520:	6513      	str	r3, [r2, #80]	@ 0x50
 8007522:	4a38      	ldr	r2, [pc, #224]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 8007524:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007526:	0f9b      	lsrs	r3, r3, #30
 8007528:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800752a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800752c:	6878      	ldr	r0, [r7, #4]
 800752e:	f7f9 fe37 	bl	80011a0 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8007532:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007534:	0adb      	lsrs	r3, r3, #11
 8007536:	f003 0301 	and.w	r3, r3, #1
 800753a:	2b00      	cmp	r3, #0
 800753c:	d010      	beq.n	8007560 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800753e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007540:	0adb      	lsrs	r3, r3, #11
 8007542:	f003 0301 	and.w	r3, r3, #1
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00a      	beq.n	8007560 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007552:	651a      	str	r2, [r3, #80]	@ 0x50
 8007554:	4b2b      	ldr	r3, [pc, #172]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 8007556:	2200      	movs	r2, #0
 8007558:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f000 f98c 	bl	8007878 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 8007560:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007562:	0a5b      	lsrs	r3, r3, #9
 8007564:	f003 0301 	and.w	r3, r3, #1
 8007568:	2b00      	cmp	r3, #0
 800756a:	d01d      	beq.n	80075a8 <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800756c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800756e:	0a5b      	lsrs	r3, r3, #9
 8007570:	f003 0301 	and.w	r3, r3, #1
 8007574:	2b00      	cmp	r3, #0
 8007576:	d017      	beq.n	80075a8 <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007580:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800758a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800758c:	4013      	ands	r3, r2
 800758e:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007598:	651a      	str	r2, [r3, #80]	@ 0x50
 800759a:	4b1a      	ldr	r3, [pc, #104]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 800759c:	2200      	movs	r2, #0
 800759e:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80075a0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f972 	bl	800788c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 80075a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075aa:	0cdb      	lsrs	r3, r3, #19
 80075ac:	f003 0301 	and.w	r3, r3, #1
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d010      	beq.n	80075d6 <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 80075b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075b6:	0cdb      	lsrs	r3, r3, #19
 80075b8:	f003 0301 	and.w	r3, r3, #1
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d00a      	beq.n	80075d6 <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80075c8:	651a      	str	r2, [r3, #80]	@ 0x50
 80075ca:	4b0e      	ldr	r3, [pc, #56]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 80075cc:	2200      	movs	r2, #0
 80075ce:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 f971 	bl	80078b8 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80075d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80075d8:	0c1b      	lsrs	r3, r3, #16
 80075da:	f003 0301 	and.w	r3, r3, #1
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d016      	beq.n	8007610 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80075e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e4:	0c1b      	lsrs	r3, r3, #16
 80075e6:	f003 0301 	and.w	r3, r3, #1
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d010      	beq.n	8007610 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80075f6:	651a      	str	r2, [r3, #80]	@ 0x50
 80075f8:	4b02      	ldr	r3, [pc, #8]	@ (8007604 <HAL_FDCAN_IRQHandler+0x274>)
 80075fa:	2200      	movs	r2, #0
 80075fc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	e004      	b.n	800760c <HAL_FDCAN_IRQHandler+0x27c>
 8007602:	bf00      	nop
 8007604:	4000a800 	.word	0x4000a800
 8007608:	3fcfffff 	.word	0x3fcfffff
 800760c:	f000 f95e 	bl	80078cc <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8007610:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007612:	0c9b      	lsrs	r3, r3, #18
 8007614:	f003 0301 	and.w	r3, r3, #1
 8007618:	2b00      	cmp	r3, #0
 800761a:	d010      	beq.n	800763e <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800761c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800761e:	0c9b      	lsrs	r3, r3, #18
 8007620:	f003 0301 	and.w	r3, r3, #1
 8007624:	2b00      	cmp	r3, #0
 8007626:	d00a      	beq.n	800763e <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8007630:	651a      	str	r2, [r3, #80]	@ 0x50
 8007632:	4b83      	ldr	r3, [pc, #524]	@ (8007840 <HAL_FDCAN_IRQHandler+0x4b0>)
 8007634:	2200      	movs	r2, #0
 8007636:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8007638:	6878      	ldr	r0, [r7, #4]
 800763a:	f000 f951 	bl	80078e0 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800763e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007640:	0c5b      	lsrs	r3, r3, #17
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	d015      	beq.n	8007676 <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800764a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800764c:	0c5b      	lsrs	r3, r3, #17
 800764e:	f003 0301 	and.w	r3, r3, #1
 8007652:	2b00      	cmp	r3, #0
 8007654:	d00f      	beq.n	8007676 <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800765e:	651a      	str	r2, [r3, #80]	@ 0x50
 8007660:	4b77      	ldr	r3, [pc, #476]	@ (8007840 <HAL_FDCAN_IRQHandler+0x4b0>)
 8007662:	2200      	movs	r2, #0
 8007664:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800766c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8007676:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007678:	2b00      	cmp	r3, #0
 800767a:	d00d      	beq.n	8007698 <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681a      	ldr	r2, [r3, #0]
 8007680:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007682:	4b70      	ldr	r3, [pc, #448]	@ (8007844 <HAL_FDCAN_IRQHandler+0x4b4>)
 8007684:	400b      	ands	r3, r1
 8007686:	6513      	str	r3, [r2, #80]	@ 0x50
 8007688:	4a6d      	ldr	r2, [pc, #436]	@ (8007840 <HAL_FDCAN_IRQHandler+0x4b0>)
 800768a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800768c:	0f9b      	lsrs	r3, r3, #30
 800768e:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8007690:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f000 f942 	bl	800791c <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8007698:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800769a:	2b00      	cmp	r3, #0
 800769c:	d011      	beq.n	80076c2 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80076a4:	4b67      	ldr	r3, [pc, #412]	@ (8007844 <HAL_FDCAN_IRQHandler+0x4b4>)
 80076a6:	400b      	ands	r3, r1
 80076a8:	6513      	str	r3, [r2, #80]	@ 0x50
 80076aa:	4a65      	ldr	r2, [pc, #404]	@ (8007840 <HAL_FDCAN_IRQHandler+0x4b0>)
 80076ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076ae:	0f9b      	lsrs	r3, r3, #30
 80076b0:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80076b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80076ba:	431a      	orrs	r2, r3
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a60      	ldr	r2, [pc, #384]	@ (8007848 <HAL_FDCAN_IRQHandler+0x4b8>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	f040 80ac 	bne.w	8007826 <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	689b      	ldr	r3, [r3, #8]
 80076d4:	f003 0303 	and.w	r3, r3, #3
 80076d8:	2b00      	cmp	r3, #0
 80076da:	f000 80a4 	beq.w	8007826 <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	6a1b      	ldr	r3, [r3, #32]
 80076e4:	f003 030f 	and.w	r3, r3, #15
 80076e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80076f2:	4013      	ands	r3, r2
 80076f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	6a1b      	ldr	r3, [r3, #32]
 80076fc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007700:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007708:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800770a:	4013      	ands	r3, r2
 800770c:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	685b      	ldr	r3, [r3, #4]
 8007712:	6a1b      	ldr	r3, [r3, #32]
 8007714:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8007718:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	685b      	ldr	r3, [r3, #4]
 800771e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007722:	4013      	ands	r3, r2
 8007724:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	685b      	ldr	r3, [r3, #4]
 800772a:	6a1b      	ldr	r3, [r3, #32]
 800772c:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8007730:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	685b      	ldr	r3, [r3, #4]
 8007736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007738:	6a3a      	ldr	r2, [r7, #32]
 800773a:	4013      	ands	r3, r2
 800773c:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	6a1b      	ldr	r3, [r3, #32]
 8007744:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8007748:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007750:	69fa      	ldr	r2, [r7, #28]
 8007752:	4013      	ands	r3, r2
 8007754:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800775c:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	6a1b      	ldr	r3, [r3, #32]
 8007764:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8007766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007768:	2b00      	cmp	r3, #0
 800776a:	d007      	beq.n	800777c <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007772:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8007774:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 f8db 	bl	8007932 <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 800777c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800777e:	2b00      	cmp	r3, #0
 8007780:	d007      	beq.n	8007792 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007788:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 800778a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f000 f8db 	bl	8007948 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8007792:	69bb      	ldr	r3, [r7, #24]
 8007794:	099b      	lsrs	r3, r3, #6
 8007796:	f003 0301 	and.w	r3, r3, #1
 800779a:	2b00      	cmp	r3, #0
 800779c:	d01a      	beq.n	80077d4 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 800779e:	697b      	ldr	r3, [r7, #20]
 80077a0:	099b      	lsrs	r3, r3, #6
 80077a2:	f003 0301 	and.w	r3, r3, #1
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d014      	beq.n	80077d4 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	685b      	ldr	r3, [r3, #4]
 80077ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077b0:	0c1b      	lsrs	r3, r3, #16
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	685b      	ldr	r3, [r3, #4]
 80077ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80077c0:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	2240      	movs	r2, #64	@ 0x40
 80077c8:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 80077ca:	68fa      	ldr	r2, [r7, #12]
 80077cc:	6939      	ldr	r1, [r7, #16]
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 f8c5 	bl	800795e <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 80077d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d007      	beq.n	80077ea <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	685b      	ldr	r3, [r3, #4]
 80077de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077e0:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 80077e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f000 f8c6 	bl	8007976 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 80077ea:	6a3b      	ldr	r3, [r7, #32]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d00b      	beq.n	8007808 <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	6a3a      	ldr	r2, [r7, #32]
 80077f6:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80077fe:	6a3b      	ldr	r3, [r7, #32]
 8007800:	431a      	orrs	r2, r3
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d00b      	beq.n	8007826 <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	69fa      	ldr	r2, [r7, #28]
 8007814:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 800781c:	69fb      	ldr	r3, [r7, #28]
 800781e:	431a      	orrs	r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800782c:	2b00      	cmp	r3, #0
 800782e:	d002      	beq.n	8007836 <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 f869 	bl	8007908 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8007836:	bf00      	nop
 8007838:	3758      	adds	r7, #88	@ 0x58
 800783a:	46bd      	mov	sp, r7
 800783c:	bd80      	pop	{r7, pc}
 800783e:	bf00      	nop
 8007840:	4000a800 	.word	0x4000a800
 8007844:	3fcfffff 	.word	0x3fcfffff
 8007848:	4000a000 	.word	0x4000a000

0800784c <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 800784c:	b480      	push	{r7}
 800784e:	b083      	sub	sp, #12
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8007856:	bf00      	nop
 8007858:	370c      	adds	r7, #12
 800785a:	46bd      	mov	sp, r7
 800785c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007860:	4770      	bx	lr

08007862 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8007862:	b480      	push	{r7}
 8007864:	b083      	sub	sp, #12
 8007866:	af00      	add	r7, sp, #0
 8007868:	6078      	str	r0, [r7, #4]
 800786a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800786c:	bf00      	nop
 800786e:	370c      	adds	r7, #12
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007878:	b480      	push	{r7}
 800787a:	b083      	sub	sp, #12
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8007880:	bf00      	nop
 8007882:	370c      	adds	r7, #12
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8007896:	bf00      	nop
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b083      	sub	sp, #12
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
 80078aa:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80078d4:	bf00      	nop
 80078d6:	370c      	adds	r7, #12
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr

080078e0 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80078e8:	bf00      	nop
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b083      	sub	sp, #12
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80078fc:	bf00      	nop
 80078fe:	370c      	adds	r7, #12
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr

08007908 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8007910:	bf00      	nop
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800791c:	b480      	push	{r7}
 800791e:	b083      	sub	sp, #12
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8007926:	bf00      	nop
 8007928:	370c      	adds	r7, #12
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr

08007932 <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8007932:	b480      	push	{r7}
 8007934:	b083      	sub	sp, #12
 8007936:	af00      	add	r7, sp, #0
 8007938:	6078      	str	r0, [r7, #4]
 800793a:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 800793c:	bf00      	nop
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8007952:	bf00      	nop
 8007954:	370c      	adds	r7, #12
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr

0800795e <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 800795e:	b480      	push	{r7}
 8007960:	b085      	sub	sp, #20
 8007962:	af00      	add	r7, sp, #0
 8007964:	60f8      	str	r0, [r7, #12]
 8007966:	60b9      	str	r1, [r7, #8]
 8007968:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 800796a:	bf00      	nop
 800796c:	3714      	adds	r7, #20
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr

08007976 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8007976:	b480      	push	{r7}
 8007978:	b083      	sub	sp, #12
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
 800797e:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8007980:	bf00      	nop
 8007982:	370c      	adds	r7, #12
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr

0800798c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800798c:	b480      	push	{r7}
 800798e:	b085      	sub	sp, #20
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007998:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80079a2:	4ba7      	ldr	r3, [pc, #668]	@ (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80079a4:	4013      	ands	r3, r2
 80079a6:	68ba      	ldr	r2, [r7, #8]
 80079a8:	0091      	lsls	r1, r2, #2
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	6812      	ldr	r2, [r2, #0]
 80079ae:	430b      	orrs	r3, r1
 80079b0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079bc:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079c4:	041a      	lsls	r2, r3, #16
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	430a      	orrs	r2, r1
 80079cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079d4:	68ba      	ldr	r2, [r7, #8]
 80079d6:	4413      	add	r3, r2
 80079d8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80079e2:	4b97      	ldr	r3, [pc, #604]	@ (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80079e4:	4013      	ands	r3, r2
 80079e6:	68ba      	ldr	r2, [r7, #8]
 80079e8:	0091      	lsls	r1, r2, #2
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	6812      	ldr	r2, [r2, #0]
 80079ee:	430b      	orrs	r3, r1
 80079f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079fc:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a04:	041a      	lsls	r2, r3, #16
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	430a      	orrs	r2, r1
 8007a0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a14:	005b      	lsls	r3, r3, #1
 8007a16:	68ba      	ldr	r2, [r7, #8]
 8007a18:	4413      	add	r3, r2
 8007a1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007a24:	4b86      	ldr	r3, [pc, #536]	@ (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007a26:	4013      	ands	r3, r2
 8007a28:	68ba      	ldr	r2, [r7, #8]
 8007a2a:	0091      	lsls	r1, r2, #2
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	6812      	ldr	r2, [r2, #0]
 8007a30:	430b      	orrs	r3, r1
 8007a32:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007a3e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a46:	041a      	lsls	r2, r3, #16
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	430a      	orrs	r2, r1
 8007a4e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8007a5a:	fb02 f303 	mul.w	r3, r2, r3
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	4413      	add	r3, r2
 8007a62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8007a6c:	4b74      	ldr	r3, [pc, #464]	@ (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007a6e:	4013      	ands	r3, r2
 8007a70:	68ba      	ldr	r2, [r7, #8]
 8007a72:	0091      	lsls	r1, r2, #2
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	6812      	ldr	r2, [r2, #0]
 8007a78:	430b      	orrs	r3, r1
 8007a7a:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007a86:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a8e:	041a      	lsls	r2, r3, #16
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	430a      	orrs	r2, r1
 8007a96:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8007aa2:	fb02 f303 	mul.w	r3, r2, r3
 8007aa6:	68ba      	ldr	r2, [r7, #8]
 8007aa8:	4413      	add	r3, r2
 8007aaa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8007ab4:	4b62      	ldr	r3, [pc, #392]	@ (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007ab6:	4013      	ands	r3, r2
 8007ab8:	68ba      	ldr	r2, [r7, #8]
 8007aba:	0091      	lsls	r1, r2, #2
 8007abc:	687a      	ldr	r2, [r7, #4]
 8007abe:	6812      	ldr	r2, [r2, #0]
 8007ac0:	430b      	orrs	r3, r1
 8007ac2:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007ace:	fb02 f303 	mul.w	r3, r2, r3
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8007ae0:	4b57      	ldr	r3, [pc, #348]	@ (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007ae2:	4013      	ands	r3, r2
 8007ae4:	68ba      	ldr	r2, [r7, #8]
 8007ae6:	0091      	lsls	r1, r2, #2
 8007ae8:	687a      	ldr	r2, [r7, #4]
 8007aea:	6812      	ldr	r2, [r2, #0]
 8007aec:	430b      	orrs	r3, r1
 8007aee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007afa:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b02:	041a      	lsls	r2, r3, #16
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	430a      	orrs	r2, r1
 8007b0a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b12:	005b      	lsls	r3, r3, #1
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	4413      	add	r3, r2
 8007b18:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8007b22:	4b47      	ldr	r3, [pc, #284]	@ (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007b24:	4013      	ands	r3, r2
 8007b26:	68ba      	ldr	r2, [r7, #8]
 8007b28:	0091      	lsls	r1, r2, #2
 8007b2a:	687a      	ldr	r2, [r7, #4]
 8007b2c:	6812      	ldr	r2, [r2, #0]
 8007b2e:	430b      	orrs	r3, r1
 8007b30:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007b3c:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b44:	041a      	lsls	r2, r3, #16
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	430a      	orrs	r2, r1
 8007b4c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007b58:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007b60:	061a      	lsls	r2, r3, #24
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	430a      	orrs	r2, r1
 8007b68:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007b70:	4b34      	ldr	r3, [pc, #208]	@ (8007c44 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8007b72:	4413      	add	r3, r2
 8007b74:	009a      	lsls	r2, r3, #2
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b82:	009b      	lsls	r3, r3, #2
 8007b84:	441a      	add	r2, r3
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007b92:	00db      	lsls	r3, r3, #3
 8007b94:	441a      	add	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba2:	6879      	ldr	r1, [r7, #4]
 8007ba4:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8007ba6:	fb01 f303 	mul.w	r3, r1, r3
 8007baa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8007bac:	441a      	add	r2, r3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bba:	6879      	ldr	r1, [r7, #4]
 8007bbc:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8007bbe:	fb01 f303 	mul.w	r3, r1, r3
 8007bc2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8007bc4:	441a      	add	r2, r3
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bd2:	6879      	ldr	r1, [r7, #4]
 8007bd4:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8007bd6:	fb01 f303 	mul.w	r3, r1, r3
 8007bda:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8007bdc:	441a      	add	r2, r3
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007bee:	00db      	lsls	r3, r3, #3
 8007bf0:	441a      	add	r2, r3
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c02:	6879      	ldr	r1, [r7, #4]
 8007c04:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8007c06:	fb01 f303 	mul.w	r3, r1, r3
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	441a      	add	r2, r3
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007c1e:	6879      	ldr	r1, [r7, #4]
 8007c20:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8007c22:	fb01 f303 	mul.w	r3, r1, r3
 8007c26:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8007c28:	441a      	add	r2, r3
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c36:	4a04      	ldr	r2, [pc, #16]	@ (8007c48 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d915      	bls.n	8007c68 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8007c3c:	e006      	b.n	8007c4c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8007c3e:	bf00      	nop
 8007c40:	ffff0003 	.word	0xffff0003
 8007c44:	10002b00 	.word	0x10002b00
 8007c48:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007c52:	f043 0220 	orr.w	r2, r3, #32
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2203      	movs	r2, #3
 8007c60:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8007c64:	2301      	movs	r3, #1
 8007c66:	e010      	b.n	8007c8a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c6c:	60fb      	str	r3, [r7, #12]
 8007c6e:	e005      	b.n	8007c7c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2200      	movs	r2, #0
 8007c74:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	3304      	adds	r3, #4
 8007c7a:	60fb      	str	r3, [r7, #12]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c82:	68fa      	ldr	r2, [r7, #12]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d3f3      	bcc.n	8007c70 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3714      	adds	r7, #20
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr
 8007c96:	bf00      	nop

08007c98 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b089      	sub	sp, #36	@ 0x24
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	60f8      	str	r0, [r7, #12]
 8007ca0:	60b9      	str	r1, [r7, #8]
 8007ca2:	607a      	str	r2, [r7, #4]
 8007ca4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	685b      	ldr	r3, [r3, #4]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d10a      	bne.n	8007cc4 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8007cb6:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	61fb      	str	r3, [r7, #28]
 8007cc2:	e00a      	b.n	8007cda <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8007cc8:	68bb      	ldr	r3, [r7, #8]
 8007cca:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8007ccc:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8007cd2:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8007cd4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007cd8:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	6a1b      	ldr	r3, [r3, #32]
 8007cde:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8007ce0:	68bb      	ldr	r3, [r7, #8]
 8007ce2:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007ce4:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8007cea:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8007cf0:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	68db      	ldr	r3, [r3, #12]
 8007cf6:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8007cf8:	4313      	orrs	r3, r2
 8007cfa:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007d06:	6839      	ldr	r1, [r7, #0]
 8007d08:	fb01 f303 	mul.w	r3, r1, r3
 8007d0c:	009b      	lsls	r3, r3, #2
 8007d0e:	4413      	add	r3, r2
 8007d10:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8007d12:	69bb      	ldr	r3, [r7, #24]
 8007d14:	69fa      	ldr	r2, [r7, #28]
 8007d16:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007d18:	69bb      	ldr	r3, [r7, #24]
 8007d1a:	3304      	adds	r3, #4
 8007d1c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	693a      	ldr	r2, [r7, #16]
 8007d22:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	3304      	adds	r3, #4
 8007d28:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	617b      	str	r3, [r7, #20]
 8007d2e:	e020      	b.n	8007d72 <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	3303      	adds	r3, #3
 8007d34:	687a      	ldr	r2, [r7, #4]
 8007d36:	4413      	add	r3, r2
 8007d38:	781b      	ldrb	r3, [r3, #0]
 8007d3a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	3302      	adds	r3, #2
 8007d40:	6879      	ldr	r1, [r7, #4]
 8007d42:	440b      	add	r3, r1
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007d48:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	6879      	ldr	r1, [r7, #4]
 8007d50:	440b      	add	r3, r1
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8007d56:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8007d58:	6879      	ldr	r1, [r7, #4]
 8007d5a:	697a      	ldr	r2, [r7, #20]
 8007d5c:	440a      	add	r2, r1
 8007d5e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8007d60:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8007d62:	69bb      	ldr	r3, [r7, #24]
 8007d64:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8007d66:	69bb      	ldr	r3, [r7, #24]
 8007d68:	3304      	adds	r3, #4
 8007d6a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	3304      	adds	r3, #4
 8007d70:	617b      	str	r3, [r7, #20]
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	68db      	ldr	r3, [r3, #12]
 8007d76:	4a06      	ldr	r2, [pc, #24]	@ (8007d90 <FDCAN_CopyMessageToRAM+0xf8>)
 8007d78:	5cd3      	ldrb	r3, [r2, r3]
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d3d6      	bcc.n	8007d30 <FDCAN_CopyMessageToRAM+0x98>
  }
}
 8007d82:	bf00      	nop
 8007d84:	bf00      	nop
 8007d86:	3724      	adds	r7, #36	@ 0x24
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8e:	4770      	bx	lr
 8007d90:	0807b964 	.word	0x0807b964

08007d94 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007d94:	b480      	push	{r7}
 8007d96:	b089      	sub	sp, #36	@ 0x24
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
 8007d9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007da2:	4b86      	ldr	r3, [pc, #536]	@ (8007fbc <HAL_GPIO_Init+0x228>)
 8007da4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007da6:	e18c      	b.n	80080c2 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	681a      	ldr	r2, [r3, #0]
 8007dac:	2101      	movs	r1, #1
 8007dae:	69fb      	ldr	r3, [r7, #28]
 8007db0:	fa01 f303 	lsl.w	r3, r1, r3
 8007db4:	4013      	ands	r3, r2
 8007db6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	f000 817e 	beq.w	80080bc <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	f003 0303 	and.w	r3, r3, #3
 8007dc8:	2b01      	cmp	r3, #1
 8007dca:	d005      	beq.n	8007dd8 <HAL_GPIO_Init+0x44>
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	f003 0303 	and.w	r3, r3, #3
 8007dd4:	2b02      	cmp	r3, #2
 8007dd6:	d130      	bne.n	8007e3a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	689b      	ldr	r3, [r3, #8]
 8007ddc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007dde:	69fb      	ldr	r3, [r7, #28]
 8007de0:	005b      	lsls	r3, r3, #1
 8007de2:	2203      	movs	r2, #3
 8007de4:	fa02 f303 	lsl.w	r3, r2, r3
 8007de8:	43db      	mvns	r3, r3
 8007dea:	69ba      	ldr	r2, [r7, #24]
 8007dec:	4013      	ands	r3, r2
 8007dee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007df0:	683b      	ldr	r3, [r7, #0]
 8007df2:	68da      	ldr	r2, [r3, #12]
 8007df4:	69fb      	ldr	r3, [r7, #28]
 8007df6:	005b      	lsls	r3, r3, #1
 8007df8:	fa02 f303 	lsl.w	r3, r2, r3
 8007dfc:	69ba      	ldr	r2, [r7, #24]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	69ba      	ldr	r2, [r7, #24]
 8007e06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007e0e:	2201      	movs	r2, #1
 8007e10:	69fb      	ldr	r3, [r7, #28]
 8007e12:	fa02 f303 	lsl.w	r3, r2, r3
 8007e16:	43db      	mvns	r3, r3
 8007e18:	69ba      	ldr	r2, [r7, #24]
 8007e1a:	4013      	ands	r3, r2
 8007e1c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	685b      	ldr	r3, [r3, #4]
 8007e22:	091b      	lsrs	r3, r3, #4
 8007e24:	f003 0201 	and.w	r2, r3, #1
 8007e28:	69fb      	ldr	r3, [r7, #28]
 8007e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e2e:	69ba      	ldr	r2, [r7, #24]
 8007e30:	4313      	orrs	r3, r2
 8007e32:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	69ba      	ldr	r2, [r7, #24]
 8007e38:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	f003 0303 	and.w	r3, r3, #3
 8007e42:	2b03      	cmp	r3, #3
 8007e44:	d017      	beq.n	8007e76 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	68db      	ldr	r3, [r3, #12]
 8007e4a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007e4c:	69fb      	ldr	r3, [r7, #28]
 8007e4e:	005b      	lsls	r3, r3, #1
 8007e50:	2203      	movs	r2, #3
 8007e52:	fa02 f303 	lsl.w	r3, r2, r3
 8007e56:	43db      	mvns	r3, r3
 8007e58:	69ba      	ldr	r2, [r7, #24]
 8007e5a:	4013      	ands	r3, r2
 8007e5c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	689a      	ldr	r2, [r3, #8]
 8007e62:	69fb      	ldr	r3, [r7, #28]
 8007e64:	005b      	lsls	r3, r3, #1
 8007e66:	fa02 f303 	lsl.w	r3, r2, r3
 8007e6a:	69ba      	ldr	r2, [r7, #24]
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	69ba      	ldr	r2, [r7, #24]
 8007e74:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	f003 0303 	and.w	r3, r3, #3
 8007e7e:	2b02      	cmp	r3, #2
 8007e80:	d123      	bne.n	8007eca <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007e82:	69fb      	ldr	r3, [r7, #28]
 8007e84:	08da      	lsrs	r2, r3, #3
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	3208      	adds	r2, #8
 8007e8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007e90:	69fb      	ldr	r3, [r7, #28]
 8007e92:	f003 0307 	and.w	r3, r3, #7
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	220f      	movs	r2, #15
 8007e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e9e:	43db      	mvns	r3, r3
 8007ea0:	69ba      	ldr	r2, [r7, #24]
 8007ea2:	4013      	ands	r3, r2
 8007ea4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	691a      	ldr	r2, [r3, #16]
 8007eaa:	69fb      	ldr	r3, [r7, #28]
 8007eac:	f003 0307 	and.w	r3, r3, #7
 8007eb0:	009b      	lsls	r3, r3, #2
 8007eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8007eb6:	69ba      	ldr	r2, [r7, #24]
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007ebc:	69fb      	ldr	r3, [r7, #28]
 8007ebe:	08da      	lsrs	r2, r3, #3
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	3208      	adds	r2, #8
 8007ec4:	69b9      	ldr	r1, [r7, #24]
 8007ec6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007ed0:	69fb      	ldr	r3, [r7, #28]
 8007ed2:	005b      	lsls	r3, r3, #1
 8007ed4:	2203      	movs	r2, #3
 8007ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eda:	43db      	mvns	r3, r3
 8007edc:	69ba      	ldr	r2, [r7, #24]
 8007ede:	4013      	ands	r3, r2
 8007ee0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007ee2:	683b      	ldr	r3, [r7, #0]
 8007ee4:	685b      	ldr	r3, [r3, #4]
 8007ee6:	f003 0203 	and.w	r2, r3, #3
 8007eea:	69fb      	ldr	r3, [r7, #28]
 8007eec:	005b      	lsls	r3, r3, #1
 8007eee:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef2:	69ba      	ldr	r2, [r7, #24]
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	69ba      	ldr	r2, [r7, #24]
 8007efc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	685b      	ldr	r3, [r3, #4]
 8007f02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	f000 80d8 	beq.w	80080bc <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007f0c:	4b2c      	ldr	r3, [pc, #176]	@ (8007fc0 <HAL_GPIO_Init+0x22c>)
 8007f0e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007f12:	4a2b      	ldr	r2, [pc, #172]	@ (8007fc0 <HAL_GPIO_Init+0x22c>)
 8007f14:	f043 0302 	orr.w	r3, r3, #2
 8007f18:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007f1c:	4b28      	ldr	r3, [pc, #160]	@ (8007fc0 <HAL_GPIO_Init+0x22c>)
 8007f1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007f22:	f003 0302 	and.w	r3, r3, #2
 8007f26:	60fb      	str	r3, [r7, #12]
 8007f28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007f2a:	4a26      	ldr	r2, [pc, #152]	@ (8007fc4 <HAL_GPIO_Init+0x230>)
 8007f2c:	69fb      	ldr	r3, [r7, #28]
 8007f2e:	089b      	lsrs	r3, r3, #2
 8007f30:	3302      	adds	r3, #2
 8007f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007f36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007f38:	69fb      	ldr	r3, [r7, #28]
 8007f3a:	f003 0303 	and.w	r3, r3, #3
 8007f3e:	009b      	lsls	r3, r3, #2
 8007f40:	220f      	movs	r2, #15
 8007f42:	fa02 f303 	lsl.w	r3, r2, r3
 8007f46:	43db      	mvns	r3, r3
 8007f48:	69ba      	ldr	r2, [r7, #24]
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	4a1d      	ldr	r2, [pc, #116]	@ (8007fc8 <HAL_GPIO_Init+0x234>)
 8007f52:	4293      	cmp	r3, r2
 8007f54:	d04a      	beq.n	8007fec <HAL_GPIO_Init+0x258>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	4a1c      	ldr	r2, [pc, #112]	@ (8007fcc <HAL_GPIO_Init+0x238>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d02b      	beq.n	8007fb6 <HAL_GPIO_Init+0x222>
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	4a1b      	ldr	r2, [pc, #108]	@ (8007fd0 <HAL_GPIO_Init+0x23c>)
 8007f62:	4293      	cmp	r3, r2
 8007f64:	d025      	beq.n	8007fb2 <HAL_GPIO_Init+0x21e>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	4a1a      	ldr	r2, [pc, #104]	@ (8007fd4 <HAL_GPIO_Init+0x240>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d01f      	beq.n	8007fae <HAL_GPIO_Init+0x21a>
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	4a19      	ldr	r2, [pc, #100]	@ (8007fd8 <HAL_GPIO_Init+0x244>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d019      	beq.n	8007faa <HAL_GPIO_Init+0x216>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	4a18      	ldr	r2, [pc, #96]	@ (8007fdc <HAL_GPIO_Init+0x248>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d013      	beq.n	8007fa6 <HAL_GPIO_Init+0x212>
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	4a17      	ldr	r2, [pc, #92]	@ (8007fe0 <HAL_GPIO_Init+0x24c>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d00d      	beq.n	8007fa2 <HAL_GPIO_Init+0x20e>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	4a16      	ldr	r2, [pc, #88]	@ (8007fe4 <HAL_GPIO_Init+0x250>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d007      	beq.n	8007f9e <HAL_GPIO_Init+0x20a>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	4a15      	ldr	r2, [pc, #84]	@ (8007fe8 <HAL_GPIO_Init+0x254>)
 8007f92:	4293      	cmp	r3, r2
 8007f94:	d101      	bne.n	8007f9a <HAL_GPIO_Init+0x206>
 8007f96:	2309      	movs	r3, #9
 8007f98:	e029      	b.n	8007fee <HAL_GPIO_Init+0x25a>
 8007f9a:	230a      	movs	r3, #10
 8007f9c:	e027      	b.n	8007fee <HAL_GPIO_Init+0x25a>
 8007f9e:	2307      	movs	r3, #7
 8007fa0:	e025      	b.n	8007fee <HAL_GPIO_Init+0x25a>
 8007fa2:	2306      	movs	r3, #6
 8007fa4:	e023      	b.n	8007fee <HAL_GPIO_Init+0x25a>
 8007fa6:	2305      	movs	r3, #5
 8007fa8:	e021      	b.n	8007fee <HAL_GPIO_Init+0x25a>
 8007faa:	2304      	movs	r3, #4
 8007fac:	e01f      	b.n	8007fee <HAL_GPIO_Init+0x25a>
 8007fae:	2303      	movs	r3, #3
 8007fb0:	e01d      	b.n	8007fee <HAL_GPIO_Init+0x25a>
 8007fb2:	2302      	movs	r3, #2
 8007fb4:	e01b      	b.n	8007fee <HAL_GPIO_Init+0x25a>
 8007fb6:	2301      	movs	r3, #1
 8007fb8:	e019      	b.n	8007fee <HAL_GPIO_Init+0x25a>
 8007fba:	bf00      	nop
 8007fbc:	58000080 	.word	0x58000080
 8007fc0:	58024400 	.word	0x58024400
 8007fc4:	58000400 	.word	0x58000400
 8007fc8:	58020000 	.word	0x58020000
 8007fcc:	58020400 	.word	0x58020400
 8007fd0:	58020800 	.word	0x58020800
 8007fd4:	58020c00 	.word	0x58020c00
 8007fd8:	58021000 	.word	0x58021000
 8007fdc:	58021400 	.word	0x58021400
 8007fe0:	58021800 	.word	0x58021800
 8007fe4:	58021c00 	.word	0x58021c00
 8007fe8:	58022400 	.word	0x58022400
 8007fec:	2300      	movs	r3, #0
 8007fee:	69fa      	ldr	r2, [r7, #28]
 8007ff0:	f002 0203 	and.w	r2, r2, #3
 8007ff4:	0092      	lsls	r2, r2, #2
 8007ff6:	4093      	lsls	r3, r2
 8007ff8:	69ba      	ldr	r2, [r7, #24]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007ffe:	4938      	ldr	r1, [pc, #224]	@ (80080e0 <HAL_GPIO_Init+0x34c>)
 8008000:	69fb      	ldr	r3, [r7, #28]
 8008002:	089b      	lsrs	r3, r3, #2
 8008004:	3302      	adds	r3, #2
 8008006:	69ba      	ldr	r2, [r7, #24]
 8008008:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800800c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	43db      	mvns	r3, r3
 8008018:	69ba      	ldr	r2, [r7, #24]
 800801a:	4013      	ands	r3, r2
 800801c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	685b      	ldr	r3, [r3, #4]
 8008022:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008026:	2b00      	cmp	r3, #0
 8008028:	d003      	beq.n	8008032 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800802a:	69ba      	ldr	r2, [r7, #24]
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	4313      	orrs	r3, r2
 8008030:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8008032:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800803a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	43db      	mvns	r3, r3
 8008046:	69ba      	ldr	r2, [r7, #24]
 8008048:	4013      	ands	r3, r2
 800804a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008054:	2b00      	cmp	r3, #0
 8008056:	d003      	beq.n	8008060 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8008058:	69ba      	ldr	r2, [r7, #24]
 800805a:	693b      	ldr	r3, [r7, #16]
 800805c:	4313      	orrs	r3, r2
 800805e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8008060:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008064:	69bb      	ldr	r3, [r7, #24]
 8008066:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008068:	697b      	ldr	r3, [r7, #20]
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	43db      	mvns	r3, r3
 8008072:	69ba      	ldr	r2, [r7, #24]
 8008074:	4013      	ands	r3, r2
 8008076:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008080:	2b00      	cmp	r3, #0
 8008082:	d003      	beq.n	800808c <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8008084:	69ba      	ldr	r2, [r7, #24]
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	4313      	orrs	r3, r2
 800808a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800808c:	697b      	ldr	r3, [r7, #20]
 800808e:	69ba      	ldr	r2, [r7, #24]
 8008090:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	43db      	mvns	r3, r3
 800809c:	69ba      	ldr	r2, [r7, #24]
 800809e:	4013      	ands	r3, r2
 80080a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d003      	beq.n	80080b6 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80080ae:	69ba      	ldr	r2, [r7, #24]
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	4313      	orrs	r3, r2
 80080b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	69ba      	ldr	r2, [r7, #24]
 80080ba:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80080bc:	69fb      	ldr	r3, [r7, #28]
 80080be:	3301      	adds	r3, #1
 80080c0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80080c2:	683b      	ldr	r3, [r7, #0]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	69fb      	ldr	r3, [r7, #28]
 80080c8:	fa22 f303 	lsr.w	r3, r2, r3
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	f47f ae6b 	bne.w	8007da8 <HAL_GPIO_Init+0x14>
  }
}
 80080d2:	bf00      	nop
 80080d4:	bf00      	nop
 80080d6:	3724      	adds	r7, #36	@ 0x24
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr
 80080e0:	58000400 	.word	0x58000400

080080e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b085      	sub	sp, #20
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
 80080ec:	460b      	mov	r3, r1
 80080ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	691a      	ldr	r2, [r3, #16]
 80080f4:	887b      	ldrh	r3, [r7, #2]
 80080f6:	4013      	ands	r3, r2
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d002      	beq.n	8008102 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80080fc:	2301      	movs	r3, #1
 80080fe:	73fb      	strb	r3, [r7, #15]
 8008100:	e001      	b.n	8008106 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008102:	2300      	movs	r3, #0
 8008104:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008106:	7bfb      	ldrb	r3, [r7, #15]
}
 8008108:	4618      	mov	r0, r3
 800810a:	3714      	adds	r7, #20
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr

08008114 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b082      	sub	sp, #8
 8008118:	af00      	add	r7, sp, #0
 800811a:	4603      	mov	r3, r0
 800811c:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800811e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8008122:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8008126:	88fb      	ldrh	r3, [r7, #6]
 8008128:	4013      	ands	r3, r2
 800812a:	2b00      	cmp	r3, #0
 800812c:	d008      	beq.n	8008140 <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800812e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8008132:	88fb      	ldrh	r3, [r7, #6]
 8008134:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008138:	88fb      	ldrh	r3, [r7, #6]
 800813a:	4618      	mov	r0, r3
 800813c:	f7f8 ff3e 	bl	8000fbc <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8008140:	bf00      	nop
 8008142:	3708      	adds	r7, #8
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}

08008148 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b088      	sub	sp, #32
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t i2sclk;
  uint32_t ispcm;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d101      	bne.n	800815a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8008156:	2301      	movs	r3, #1
 8008158:	e11a      	b.n	8008390 <HAL_I2S_Init+0x248>
  assert_param(IS_I2S_FIRST_BIT(hi2s->Init.FirstBit));
  assert_param(IS_I2S_WS_INVERSION(hi2s->Init.WSInversion));
  assert_param(IS_I2S_DATA_24BIT_ALIGNMENT(hi2s->Init.Data24BitAlignment));
  assert_param(IS_I2S_MASTER_KEEP_IO_STATE(hi2s->Init.MasterKeepIOState));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8008160:	b2db      	uxtb	r3, r3
 8008162:	2b00      	cmp	r3, #0
 8008164:	d106      	bne.n	8008174 <HAL_I2S_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f7f8 fd08 	bl	8000b84 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2202      	movs	r2, #2
 8008178:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Disable the selected I2S peripheral */
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f003 0301 	and.w	r3, r3, #1
 8008186:	2b01      	cmp	r3, #1
 8008188:	d107      	bne.n	800819a <HAL_I2S_Init+0x52>
  {
    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	681a      	ldr	r2, [r3, #0]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	f022 0201 	bic.w	r2, r2, #1
 8008198:	601a      	str	r2, [r3, #0]
  }

  /* Clear I2S configuration register */
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	2200      	movs	r2, #0
 80081a0:	651a      	str	r2, [r3, #80]	@ 0x50

  if (IS_I2S_MASTER(hi2s->Init.Mode))
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	2b04      	cmp	r3, #4
 80081a8:	d008      	beq.n	80081bc <HAL_I2S_Init+0x74>
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	2b06      	cmp	r3, #6
 80081b0:	d004      	beq.n	80081bc <HAL_I2S_Init+0x74>
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	685b      	ldr	r3, [r3, #4]
 80081b6:	2b0a      	cmp	r3, #10
 80081b8:	f040 8094 	bne.w	80082e4 <HAL_I2S_Init+0x19c>
  {
    /*------------------------- I2SDIV and ODD Calculation ---------------------*/
    /* If the requested audio frequency is not the default, compute the prescaler */
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	695b      	ldr	r3, [r3, #20]
 80081c0:	2b02      	cmp	r3, #2
 80081c2:	d067      	beq.n	8008294 <HAL_I2S_Init+0x14c>
    {
      /* Check the frame length (For the Prescaler computing) ********************/
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	68db      	ldr	r3, [r3, #12]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d002      	beq.n	80081d2 <HAL_I2S_Init+0x8a>
      {
        /* Channel length is 32 bits */
        packetlength = 2UL;
 80081cc:	2302      	movs	r3, #2
 80081ce:	617b      	str	r3, [r7, #20]
 80081d0:	e001      	b.n	80081d6 <HAL_I2S_Init+0x8e>
      }
      else
      {
        /* Channel length is 16 bits */
        packetlength = 1UL;
 80081d2:	2301      	movs	r3, #1
 80081d4:	617b      	str	r3, [r7, #20]
      }

      /* Check if PCM standard is used */
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	2b30      	cmp	r3, #48	@ 0x30
 80081dc:	d003      	beq.n	80081e6 <HAL_I2S_Init+0x9e>
          (hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	689b      	ldr	r3, [r3, #8]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 80081e2:	2bb0      	cmp	r3, #176	@ 0xb0
 80081e4:	d102      	bne.n	80081ec <HAL_I2S_Init+0xa4>
      {
        ispcm = 1UL;
 80081e6:	2301      	movs	r3, #1
 80081e8:	60bb      	str	r3, [r7, #8]
 80081ea:	e001      	b.n	80081f0 <HAL_I2S_Init+0xa8>
      }
      else
      {
        ispcm = 0UL;
 80081ec:	2300      	movs	r3, #0
 80081ee:	60bb      	str	r3, [r7, #8]
      }

      /* Get the source clock value: based on System Clock value */
#if defined (SPI_SPI6I2S_SUPPORT)
      if (hi2s->Instance == SPI6)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a68      	ldr	r2, [pc, #416]	@ (8008398 <HAL_I2S_Init+0x250>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d107      	bne.n	800820a <HAL_I2S_Init+0xc2>
      {
        /* SPI6 source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI6);
 80081fa:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80081fe:	f04f 0100 	mov.w	r1, #0
 8008202:	f002 fb55 	bl	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	e006      	b.n	8008218 <HAL_I2S_Init+0xd0>
      }
      else
      {
        /* SPI1,SPI2 and SPI3 share the same source clock */
        i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 800820a:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800820e:	f04f 0100 	mov.w	r1, #0
 8008212:	f002 fb4d 	bl	800a8b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8008216:	60f8      	str	r0, [r7, #12]
      /* SPI1,SPI2 and SPI3 share the same source clock */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
#endif  /* SPI_SPI6I2S_SUPPORT */

      /* Compute the Real divider depending on the MCLK output state, with a floating point */
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	691b      	ldr	r3, [r3, #16]
 800821c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008220:	d113      	bne.n	800824a <HAL_I2S_Init+0x102>
      {
        /* MCLK output is enabled */
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8008222:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	fa22 f303 	lsr.w	r3, r2, r3
 800822c:	68fa      	ldr	r2, [r7, #12]
 800822e:	fbb2 f2f3 	udiv	r2, r2, r3
 8008232:	4613      	mov	r3, r2
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	4413      	add	r3, r2
 8008238:	005b      	lsls	r3, r3, #1
 800823a:	461a      	mov	r2, r3
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	695b      	ldr	r3, [r3, #20]
 8008240:	fbb2 f3f3 	udiv	r3, r2, r3
 8008244:	3305      	adds	r3, #5
 8008246:	613b      	str	r3, [r7, #16]
 8008248:	e014      	b.n	8008274 <HAL_I2S_Init+0x12c>
      }
      else
      {
        /* MCLK output is disabled */
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 800824a:	2220      	movs	r2, #32
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	fa22 f303 	lsr.w	r3, r2, r3
 8008252:	697a      	ldr	r2, [r7, #20]
 8008254:	fb02 f303 	mul.w	r3, r2, r3
 8008258:	68fa      	ldr	r2, [r7, #12]
 800825a:	fbb2 f2f3 	udiv	r2, r2, r3
 800825e:	4613      	mov	r3, r2
 8008260:	009b      	lsls	r3, r3, #2
 8008262:	4413      	add	r3, r2
 8008264:	005b      	lsls	r3, r3, #1
 8008266:	461a      	mov	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	695b      	ldr	r3, [r3, #20]
 800826c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008270:	3305      	adds	r3, #5
 8008272:	613b      	str	r3, [r7, #16]
      }

      /* Remove the flatting point */
      tmp = tmp / 10UL;
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	4a49      	ldr	r2, [pc, #292]	@ (800839c <HAL_I2S_Init+0x254>)
 8008278:	fba2 2303 	umull	r2, r3, r2, r3
 800827c:	08db      	lsrs	r3, r3, #3
 800827e:	613b      	str	r3, [r7, #16]

      /* Check the parity of the divider */
      i2sodd = (uint32_t)(tmp & (uint32_t)1UL);
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	f003 0301 	and.w	r3, r3, #1
 8008286:	61bb      	str	r3, [r7, #24]

      /* Compute the i2sdiv prescaler */
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8008288:	693a      	ldr	r2, [r7, #16]
 800828a:	69bb      	ldr	r3, [r7, #24]
 800828c:	1ad3      	subs	r3, r2, r3
 800828e:	085b      	lsrs	r3, r3, #1
 8008290:	61fb      	str	r3, [r7, #28]
 8008292:	e003      	b.n	800829c <HAL_I2S_Init+0x154>
    }
    else
    {
      /* Set the default values */
      i2sdiv = 2UL;
 8008294:	2302      	movs	r3, #2
 8008296:	61fb      	str	r3, [r7, #28]
      i2sodd = 0UL;
 8008298:	2300      	movs	r3, #0
 800829a:	61bb      	str	r3, [r7, #24]
    }

    /* Test if the obtain values are forbidden or out of range */
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 800829c:	69bb      	ldr	r3, [r7, #24]
 800829e:	2b01      	cmp	r3, #1
 80082a0:	d102      	bne.n	80082a8 <HAL_I2S_Init+0x160>
 80082a2:	69fb      	ldr	r3, [r7, #28]
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d002      	beq.n	80082ae <HAL_I2S_Init+0x166>
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	2bff      	cmp	r3, #255	@ 0xff
 80082ac:	d907      	bls.n	80082be <HAL_I2S_Init+0x176>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082b2:	f043 0210 	orr.w	r2, r3, #16
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	651a      	str	r2, [r3, #80]	@ 0x50
      return  HAL_ERROR;
 80082ba:	2301      	movs	r3, #1
 80082bc:	e068      	b.n	8008390 <HAL_I2S_Init+0x248>
    }

    /* Force i2smod to 1 just to be sure that (2xi2sdiv + i2sodd) is always higher than 0 */
    if (i2sdiv == 0UL)
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d101      	bne.n	80082c8 <HAL_I2S_Init+0x180>
    {
      i2sodd = 1UL;
 80082c4:	2301      	movs	r3, #1
 80082c6:	61bb      	str	r3, [r7, #24]
    }

    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80082ce:	4b34      	ldr	r3, [pc, #208]	@ (80083a0 <HAL_I2S_Init+0x258>)
 80082d0:	4013      	ands	r3, r2
 80082d2:	69fa      	ldr	r2, [r7, #28]
 80082d4:	0411      	lsls	r1, r2, #16
 80082d6:	69ba      	ldr	r2, [r7, #24]
 80082d8:	0612      	lsls	r2, r2, #24
 80082da:	4311      	orrs	r1, r2
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	6812      	ldr	r2, [r2, #0]
 80082e0:	430b      	orrs	r3, r1
 80082e2:	6513      	str	r3, [r2, #80]	@ 0x50
  }

  /*-------------------------- I2Sx I2SCFGR Configuration --------------------*/
  /* Configure I2SMOD, I2SCFG, I2SSTD, PCMSYNC, DATLEN ,CHLEN ,CKPOL, WSINV, DATAFMT, I2SDIV, ODD and MCKOE bits bits */
  /* And configure the I2S with the I2S_InitStruct values */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80082ea:	4b2e      	ldr	r3, [pc, #184]	@ (80083a4 <HAL_I2S_Init+0x25c>)
 80082ec:	4013      	ands	r3, r2
 80082ee:	687a      	ldr	r2, [r7, #4]
 80082f0:	6851      	ldr	r1, [r2, #4]
 80082f2:	687a      	ldr	r2, [r7, #4]
 80082f4:	6892      	ldr	r2, [r2, #8]
 80082f6:	4311      	orrs	r1, r2
 80082f8:	687a      	ldr	r2, [r7, #4]
 80082fa:	68d2      	ldr	r2, [r2, #12]
 80082fc:	4311      	orrs	r1, r2
 80082fe:	687a      	ldr	r2, [r7, #4]
 8008300:	6992      	ldr	r2, [r2, #24]
 8008302:	4311      	orrs	r1, r2
 8008304:	687a      	ldr	r2, [r7, #4]
 8008306:	6a12      	ldr	r2, [r2, #32]
 8008308:	4311      	orrs	r1, r2
 800830a:	687a      	ldr	r2, [r7, #4]
 800830c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800830e:	4311      	orrs	r1, r2
 8008310:	687a      	ldr	r2, [r7, #4]
 8008312:	6912      	ldr	r2, [r2, #16]
 8008314:	430a      	orrs	r2, r1
 8008316:	431a      	orrs	r2, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f042 0201 	orr.w	r2, r2, #1
 8008320:	651a      	str	r2, [r3, #80]	@ 0x50
             (SPI_I2SCFGR_I2SMOD   | hi2s->Init.Mode        | \
              hi2s->Init.Standard  | hi2s->Init.DataFormat  | \
              hi2s->Init.CPOL      | hi2s->Init.WSInversion | \
              hi2s->Init.Data24BitAlignment | hi2s->Init.MCLKOutput));
  /*Clear status register*/
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f640 72f8 	movw	r2, #4088	@ 0xff8
 800832a:	619a      	str	r2, [r3, #24]

  /*---------------------------- I2Sx CFG2 Configuration ----------------------*/

  /* Unlock the AF configuration to configure CFG2 register*/
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800833a:	601a      	str	r2, [r3, #0]

  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	68db      	ldr	r3, [r3, #12]
 8008342:	f423 0100 	bic.w	r1, r3, #8388608	@ 0x800000
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	69da      	ldr	r2, [r3, #28]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	430a      	orrs	r2, r1
 8008350:	60da      	str	r2, [r3, #12]

  /* Insure that AFCNTR is managed only by Master */
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	2b04      	cmp	r3, #4
 8008358:	d007      	beq.n	800836a <HAL_I2S_Init+0x222>
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	2b06      	cmp	r3, #6
 8008360:	d003      	beq.n	800836a <HAL_I2S_Init+0x222>
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	685b      	ldr	r3, [r3, #4]
 8008366:	2b0a      	cmp	r3, #10
 8008368:	d10a      	bne.n	8008380 <HAL_I2S_Init+0x238>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	430a      	orrs	r2, r1
 800837e:	60da      	str	r2, [r3, #12]
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2200      	movs	r2, #0
 8008384:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	2201      	movs	r2, #1
 800838a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return HAL_OK;
 800838e:	2300      	movs	r3, #0
}
 8008390:	4618      	mov	r0, r3
 8008392:	3720      	adds	r7, #32
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}
 8008398:	58001400 	.word	0x58001400
 800839c:	cccccccd 	.word	0xcccccccd
 80083a0:	fe00ffff 	.word	0xfe00ffff
 80083a4:	fdff9040 	.word	0xfdff9040

080083a8 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, const uint16_t *pData, uint16_t Size)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b086      	sub	sp, #24
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	60f8      	str	r0, [r7, #12]
 80083b0:	60b9      	str	r1, [r7, #8]
 80083b2:	4613      	mov	r3, r2
 80083b4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80083b6:	2300      	movs	r3, #0
 80083b8:	75fb      	strb	r3, [r7, #23]

  if ((pData == NULL) || (Size == 0UL))
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d002      	beq.n	80083c6 <HAL_I2S_Transmit_DMA+0x1e>
 80083c0:	88fb      	ldrh	r3, [r7, #6]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d101      	bne.n	80083ca <HAL_I2S_Transmit_DMA+0x22>
  {
    return  HAL_ERROR;
 80083c6:	2301      	movs	r3, #1
 80083c8:	e086      	b.n	80084d8 <HAL_I2S_Transmit_DMA+0x130>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d001      	beq.n	80083da <HAL_I2S_Transmit_DMA+0x32>
  {
    return HAL_BUSY;
 80083d6:	2302      	movs	r3, #2
 80083d8:	e07e      	b.n	80084d8 <HAL_I2S_Transmit_DMA+0x130>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d101      	bne.n	80083ea <HAL_I2S_Transmit_DMA+0x42>
 80083e6:	2302      	movs	r3, #2
 80083e8:	e076      	b.n	80084d8 <HAL_I2S_Transmit_DMA+0x130>
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2201      	movs	r2, #1
 80083ee:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Set state and reset error code */
  hi2s->State       = HAL_I2S_STATE_BUSY_TX;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2203      	movs	r2, #3
 80083f6:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2200      	movs	r2, #0
 80083fe:	651a      	str	r2, [r3, #80]	@ 0x50
  hi2s->pTxBuffPtr  = (const uint16_t *)pData;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	68ba      	ldr	r2, [r7, #8]
 8008404:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->TxXferSize  = Size;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	88fa      	ldrh	r2, [r7, #6]
 800840a:	861a      	strh	r2, [r3, #48]	@ 0x30
  hi2s->TxXferCount = Size;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	88fa      	ldrh	r2, [r7, #6]
 8008410:	865a      	strh	r2, [r3, #50]	@ 0x32

  /* Init field not used in handle to zero */
  hi2s->pRxBuffPtr  = NULL;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2200      	movs	r2, #0
 8008416:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2s->RxXferSize  = (uint16_t)0UL;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2200      	movs	r2, #0
 800841c:	871a      	strh	r2, [r3, #56]	@ 0x38
  hi2s->RxXferCount = (uint16_t)0UL;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2200      	movs	r2, #0
 8008422:	875a      	strh	r2, [r3, #58]	@ 0x3a

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008428:	4a2d      	ldr	r2, [pc, #180]	@ (80084e0 <HAL_I2S_Transmit_DMA+0x138>)
 800842a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008430:	4a2c      	ldr	r2, [pc, #176]	@ (80084e4 <HAL_I2S_Transmit_DMA+0x13c>)
 8008432:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008438:	4a2b      	ldr	r2, [pc, #172]	@ (80084e8 <HAL_I2S_Transmit_DMA+0x140>)
 800843a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	6c58      	ldr	r0, [r3, #68]	@ 0x44
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008444:	4619      	mov	r1, r3
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	3320      	adds	r3, #32
 800844c:	461a      	mov	r2, r3
                                 hi2s->TxXferCount))
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8008452:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 8008454:	f7fc fa14 	bl	8004880 <HAL_DMA_Start_IT>
 8008458:	4603      	mov	r3, r0
 800845a:	2b00      	cmp	r3, #0
 800845c:	d011      	beq.n	8008482 <HAL_I2S_Transmit_DMA+0xda>
  {
    /* Update I2S error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008462:	f043 0208 	orr.w	r2, r3, #8
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	651a      	str	r2, [r3, #80]	@ 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2201      	movs	r2, #1
 800846e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

    __HAL_UNLOCK(hi2s);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2200      	movs	r2, #0
 8008476:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    errorcode = HAL_ERROR;
 800847a:	2301      	movs	r3, #1
 800847c:	75fb      	strb	r3, [r7, #23]
    return errorcode;
 800847e:	7dfb      	ldrb	r3, [r7, #23]
 8008480:	e02a      	b.n	80084d8 <HAL_I2S_Transmit_DMA+0x130>
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN))
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	689b      	ldr	r3, [r3, #8]
 8008488:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800848c:	2b00      	cmp	r3, #0
 800848e:	d107      	bne.n	80084a0 <HAL_I2S_Transmit_DMA+0xf8>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	689a      	ldr	r2, [r3, #8]
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800849e:	609a      	str	r2, [r3, #8]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f003 0301 	and.w	r3, r3, #1
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d107      	bne.n	80084be <HAL_I2S_Transmit_DMA+0x116>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f042 0201 	orr.w	r2, r2, #1
 80084bc:	601a      	str	r2, [r3, #0]
  }

  /* Start the transfer */
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80084cc:	601a      	str	r2, [r3, #0]

  __HAL_UNLOCK(hi2s);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	2200      	movs	r2, #0
 80084d2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  return errorcode;
 80084d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3718      	adds	r7, #24
 80084dc:	46bd      	mov	sp, r7
 80084de:	bd80      	pop	{r7, pc}
 80084e0:	080085f5 	.word	0x080085f5
 80084e4:	080085b3 	.word	0x080085b3
 80084e8:	08008611 	.word	0x08008611

080084ec <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b084      	sub	sp, #16
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80084f4:	2300      	movs	r3, #0
 80084f6:	73fb      	strb	r3, [r7, #15]
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  /* Disable the I2S Tx/Rx DMA requests */
  CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	689a      	ldr	r2, [r3, #8]
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8008506:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	689a      	ldr	r2, [r3, #8]
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8008516:	609a      	str	r2, [r3, #8]

  /* Abort the I2S DMA tx Stream/Channel */
  if (hi2s->hdmatx != NULL)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800851c:	2b00      	cmp	r3, #0
 800851e:	d00f      	beq.n	8008540 <HAL_I2S_DMAStop+0x54>
  {
    /* Disable the I2S DMA tx Stream/Channel */
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008524:	4618      	mov	r0, r3
 8008526:	f7fc fc15 	bl	8004d54 <HAL_DMA_Abort>
 800852a:	4603      	mov	r3, r0
 800852c:	2b00      	cmp	r3, #0
 800852e:	d007      	beq.n	8008540 <HAL_I2S_DMAStop+0x54>
    {
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008534:	f043 0208 	orr.w	r2, r3, #8
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	651a      	str	r2, [r3, #80]	@ 0x50
      errorcode = HAL_ERROR;
 800853c:	2301      	movs	r3, #1
 800853e:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Abort the I2S DMA rx Stream/Channel */
  if (hi2s->hdmarx != NULL)
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008544:	2b00      	cmp	r3, #0
 8008546:	d00f      	beq.n	8008568 <HAL_I2S_DMAStop+0x7c>
  {
    /* Disable the I2S DMA rx Stream/Channel */
    if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800854c:	4618      	mov	r0, r3
 800854e:	f7fc fc01 	bl	8004d54 <HAL_DMA_Abort>
 8008552:	4603      	mov	r3, r0
 8008554:	2b00      	cmp	r3, #0
 8008556:	d007      	beq.n	8008568 <HAL_I2S_DMAStop+0x7c>
    {
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800855c:	f043 0208 	orr.w	r2, r3, #8
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	651a      	str	r2, [r3, #80]	@ 0x50
      errorcode = HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable I2S peripheral */
  __HAL_I2S_DISABLE(hi2s);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	681a      	ldr	r2, [r3, #0]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f022 0201 	bic.w	r2, r2, #1
 8008576:	601a      	str	r2, [r3, #0]

  hi2s->State = HAL_I2S_STATE_READY;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	2201      	movs	r2, #1
 800857c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  return errorcode;
 8008580:	7bfb      	ldrb	r3, [r7, #15]
}
 8008582:	4618      	mov	r0, r3
 8008584:	3710      	adds	r7, #16
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}

0800858a <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800858a:	b480      	push	{r7}
 800858c:	b083      	sub	sp, #12
 800858e:	af00      	add	r7, sp, #0
 8008590:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008592:	bf00      	nop
 8008594:	370c      	adds	r7, #12
 8008596:	46bd      	mov	sp, r7
 8008598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800859c:	4770      	bx	lr

0800859e <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800859e:	b480      	push	{r7}
 80085a0:	b083      	sub	sp, #12
 80085a2:	af00      	add	r7, sp, #0
 80085a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80085a6:	bf00      	nop
 80085a8:	370c      	adds	r7, #12
 80085aa:	46bd      	mov	sp, r7
 80085ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b0:	4770      	bx	lr

080085b2 <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80085b2:	b580      	push	{r7, lr}
 80085b4:	b084      	sub	sp, #16
 80085b6:	af00      	add	r7, sp, #0
 80085b8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085be:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	69db      	ldr	r3, [r3, #28]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d10e      	bne.n	80085e6 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	689a      	ldr	r2, [r3, #8]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80085d6:	609a      	str	r2, [r3, #8]

    hi2s->TxXferCount = (uint16_t) 0UL;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	2200      	movs	r2, #0
 80085dc:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	2201      	movs	r2, #1
 80085e2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80085e6:	68f8      	ldr	r0, [r7, #12]
 80085e8:	f7f8 fb98 	bl	8000d1c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80085ec:	bf00      	nop
 80085ee:	3710      	adds	r7, #16
 80085f0:	46bd      	mov	sp, r7
 80085f2:	bd80      	pop	{r7, pc}

080085f4 <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b084      	sub	sp, #16
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008600:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8008602:	68f8      	ldr	r0, [r7, #12]
 8008604:	f7ff ffc1 	bl	800858a <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008608:	bf00      	nop
 800860a:	3710      	adds	r7, #16
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}

08008610 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *         the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b084      	sub	sp, #16
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800861c:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	689a      	ldr	r2, [r3, #8]
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800862c:	609a      	str	r2, [r3, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	2200      	movs	r2, #0
 8008632:	865a      	strh	r2, [r3, #50]	@ 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2200      	movs	r2, #0
 8008638:	875a      	strh	r2, [r3, #58]	@ 0x3a

  hi2s->State = HAL_I2S_STATE_READY;
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	2201      	movs	r2, #1
 800863e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008646:	f043 0208 	orr.w	r2, r3, #8
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	f7ff ffa5 	bl	800859e <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008654:	bf00      	nop
 8008656:	3710      	adds	r7, #16
 8008658:	46bd      	mov	sp, r7
 800865a:	bd80      	pop	{r7, pc}

0800865c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	b084      	sub	sp, #16
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8008664:	4b19      	ldr	r3, [pc, #100]	@ (80086cc <HAL_PWREx_ConfigSupply+0x70>)
 8008666:	68db      	ldr	r3, [r3, #12]
 8008668:	f003 0304 	and.w	r3, r3, #4
 800866c:	2b04      	cmp	r3, #4
 800866e:	d00a      	beq.n	8008686 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8008670:	4b16      	ldr	r3, [pc, #88]	@ (80086cc <HAL_PWREx_ConfigSupply+0x70>)
 8008672:	68db      	ldr	r3, [r3, #12]
 8008674:	f003 0307 	and.w	r3, r3, #7
 8008678:	687a      	ldr	r2, [r7, #4]
 800867a:	429a      	cmp	r2, r3
 800867c:	d001      	beq.n	8008682 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800867e:	2301      	movs	r3, #1
 8008680:	e01f      	b.n	80086c2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8008682:	2300      	movs	r3, #0
 8008684:	e01d      	b.n	80086c2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8008686:	4b11      	ldr	r3, [pc, #68]	@ (80086cc <HAL_PWREx_ConfigSupply+0x70>)
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	f023 0207 	bic.w	r2, r3, #7
 800868e:	490f      	ldr	r1, [pc, #60]	@ (80086cc <HAL_PWREx_ConfigSupply+0x70>)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4313      	orrs	r3, r2
 8008694:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8008696:	f7f9 fb61 	bl	8001d5c <HAL_GetTick>
 800869a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800869c:	e009      	b.n	80086b2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800869e:	f7f9 fb5d 	bl	8001d5c <HAL_GetTick>
 80086a2:	4602      	mov	r2, r0
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	1ad3      	subs	r3, r2, r3
 80086a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80086ac:	d901      	bls.n	80086b2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e007      	b.n	80086c2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80086b2:	4b06      	ldr	r3, [pc, #24]	@ (80086cc <HAL_PWREx_ConfigSupply+0x70>)
 80086b4:	685b      	ldr	r3, [r3, #4]
 80086b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80086ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086be:	d1ee      	bne.n	800869e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80086c0:	2300      	movs	r3, #0
}
 80086c2:	4618      	mov	r0, r3
 80086c4:	3710      	adds	r7, #16
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bd80      	pop	{r7, pc}
 80086ca:	bf00      	nop
 80086cc:	58024800 	.word	0x58024800

080086d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	b08c      	sub	sp, #48	@ 0x30
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d101      	bne.n	80086e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80086de:	2301      	movs	r3, #1
 80086e0:	e3c8      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f003 0301 	and.w	r3, r3, #1
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	f000 8087 	beq.w	80087fe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80086f0:	4b88      	ldr	r3, [pc, #544]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 80086f2:	691b      	ldr	r3, [r3, #16]
 80086f4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80086f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80086fa:	4b86      	ldr	r3, [pc, #536]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 80086fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8008700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008702:	2b10      	cmp	r3, #16
 8008704:	d007      	beq.n	8008716 <HAL_RCC_OscConfig+0x46>
 8008706:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008708:	2b18      	cmp	r3, #24
 800870a:	d110      	bne.n	800872e <HAL_RCC_OscConfig+0x5e>
 800870c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800870e:	f003 0303 	and.w	r3, r3, #3
 8008712:	2b02      	cmp	r3, #2
 8008714:	d10b      	bne.n	800872e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008716:	4b7f      	ldr	r3, [pc, #508]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800871e:	2b00      	cmp	r3, #0
 8008720:	d06c      	beq.n	80087fc <HAL_RCC_OscConfig+0x12c>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d168      	bne.n	80087fc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e3a2      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008736:	d106      	bne.n	8008746 <HAL_RCC_OscConfig+0x76>
 8008738:	4b76      	ldr	r3, [pc, #472]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4a75      	ldr	r2, [pc, #468]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 800873e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008742:	6013      	str	r3, [r2, #0]
 8008744:	e02e      	b.n	80087a4 <HAL_RCC_OscConfig+0xd4>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d10c      	bne.n	8008768 <HAL_RCC_OscConfig+0x98>
 800874e:	4b71      	ldr	r3, [pc, #452]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a70      	ldr	r2, [pc, #448]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008754:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008758:	6013      	str	r3, [r2, #0]
 800875a:	4b6e      	ldr	r3, [pc, #440]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4a6d      	ldr	r2, [pc, #436]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008760:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008764:	6013      	str	r3, [r2, #0]
 8008766:	e01d      	b.n	80087a4 <HAL_RCC_OscConfig+0xd4>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008770:	d10c      	bne.n	800878c <HAL_RCC_OscConfig+0xbc>
 8008772:	4b68      	ldr	r3, [pc, #416]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a67      	ldr	r2, [pc, #412]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008778:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800877c:	6013      	str	r3, [r2, #0]
 800877e:	4b65      	ldr	r3, [pc, #404]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	4a64      	ldr	r2, [pc, #400]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008784:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008788:	6013      	str	r3, [r2, #0]
 800878a:	e00b      	b.n	80087a4 <HAL_RCC_OscConfig+0xd4>
 800878c:	4b61      	ldr	r3, [pc, #388]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a60      	ldr	r2, [pc, #384]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008792:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008796:	6013      	str	r3, [r2, #0]
 8008798:	4b5e      	ldr	r3, [pc, #376]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a5d      	ldr	r2, [pc, #372]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 800879e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80087a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d013      	beq.n	80087d4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087ac:	f7f9 fad6 	bl	8001d5c <HAL_GetTick>
 80087b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80087b2:	e008      	b.n	80087c6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80087b4:	f7f9 fad2 	bl	8001d5c <HAL_GetTick>
 80087b8:	4602      	mov	r2, r0
 80087ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087bc:	1ad3      	subs	r3, r2, r3
 80087be:	2b64      	cmp	r3, #100	@ 0x64
 80087c0:	d901      	bls.n	80087c6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80087c2:	2303      	movs	r3, #3
 80087c4:	e356      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80087c6:	4b53      	ldr	r3, [pc, #332]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d0f0      	beq.n	80087b4 <HAL_RCC_OscConfig+0xe4>
 80087d2:	e014      	b.n	80087fe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087d4:	f7f9 fac2 	bl	8001d5c <HAL_GetTick>
 80087d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80087da:	e008      	b.n	80087ee <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80087dc:	f7f9 fabe 	bl	8001d5c <HAL_GetTick>
 80087e0:	4602      	mov	r2, r0
 80087e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e4:	1ad3      	subs	r3, r2, r3
 80087e6:	2b64      	cmp	r3, #100	@ 0x64
 80087e8:	d901      	bls.n	80087ee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80087ea:	2303      	movs	r3, #3
 80087ec:	e342      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80087ee:	4b49      	ldr	r3, [pc, #292]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d1f0      	bne.n	80087dc <HAL_RCC_OscConfig+0x10c>
 80087fa:	e000      	b.n	80087fe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f003 0302 	and.w	r3, r3, #2
 8008806:	2b00      	cmp	r3, #0
 8008808:	f000 808c 	beq.w	8008924 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800880c:	4b41      	ldr	r3, [pc, #260]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 800880e:	691b      	ldr	r3, [r3, #16]
 8008810:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008814:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008816:	4b3f      	ldr	r3, [pc, #252]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800881c:	6a3b      	ldr	r3, [r7, #32]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d007      	beq.n	8008832 <HAL_RCC_OscConfig+0x162>
 8008822:	6a3b      	ldr	r3, [r7, #32]
 8008824:	2b18      	cmp	r3, #24
 8008826:	d137      	bne.n	8008898 <HAL_RCC_OscConfig+0x1c8>
 8008828:	69fb      	ldr	r3, [r7, #28]
 800882a:	f003 0303 	and.w	r3, r3, #3
 800882e:	2b00      	cmp	r3, #0
 8008830:	d132      	bne.n	8008898 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008832:	4b38      	ldr	r3, [pc, #224]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	f003 0304 	and.w	r3, r3, #4
 800883a:	2b00      	cmp	r3, #0
 800883c:	d005      	beq.n	800884a <HAL_RCC_OscConfig+0x17a>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	68db      	ldr	r3, [r3, #12]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d101      	bne.n	800884a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8008846:	2301      	movs	r3, #1
 8008848:	e314      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800884a:	4b32      	ldr	r3, [pc, #200]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f023 0219 	bic.w	r2, r3, #25
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	68db      	ldr	r3, [r3, #12]
 8008856:	492f      	ldr	r1, [pc, #188]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008858:	4313      	orrs	r3, r2
 800885a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800885c:	f7f9 fa7e 	bl	8001d5c <HAL_GetTick>
 8008860:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008862:	e008      	b.n	8008876 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008864:	f7f9 fa7a 	bl	8001d5c <HAL_GetTick>
 8008868:	4602      	mov	r2, r0
 800886a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800886c:	1ad3      	subs	r3, r2, r3
 800886e:	2b02      	cmp	r3, #2
 8008870:	d901      	bls.n	8008876 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8008872:	2303      	movs	r3, #3
 8008874:	e2fe      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008876:	4b27      	ldr	r3, [pc, #156]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f003 0304 	and.w	r3, r3, #4
 800887e:	2b00      	cmp	r3, #0
 8008880:	d0f0      	beq.n	8008864 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008882:	4b24      	ldr	r3, [pc, #144]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008884:	685b      	ldr	r3, [r3, #4]
 8008886:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	691b      	ldr	r3, [r3, #16]
 800888e:	061b      	lsls	r3, r3, #24
 8008890:	4920      	ldr	r1, [pc, #128]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 8008892:	4313      	orrs	r3, r2
 8008894:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008896:	e045      	b.n	8008924 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	68db      	ldr	r3, [r3, #12]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d026      	beq.n	80088ee <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80088a0:	4b1c      	ldr	r3, [pc, #112]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f023 0219 	bic.w	r2, r3, #25
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	68db      	ldr	r3, [r3, #12]
 80088ac:	4919      	ldr	r1, [pc, #100]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 80088ae:	4313      	orrs	r3, r2
 80088b0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088b2:	f7f9 fa53 	bl	8001d5c <HAL_GetTick>
 80088b6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80088b8:	e008      	b.n	80088cc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80088ba:	f7f9 fa4f 	bl	8001d5c <HAL_GetTick>
 80088be:	4602      	mov	r2, r0
 80088c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c2:	1ad3      	subs	r3, r2, r3
 80088c4:	2b02      	cmp	r3, #2
 80088c6:	d901      	bls.n	80088cc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80088c8:	2303      	movs	r3, #3
 80088ca:	e2d3      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80088cc:	4b11      	ldr	r3, [pc, #68]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f003 0304 	and.w	r3, r3, #4
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d0f0      	beq.n	80088ba <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088d8:	4b0e      	ldr	r3, [pc, #56]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	691b      	ldr	r3, [r3, #16]
 80088e4:	061b      	lsls	r3, r3, #24
 80088e6:	490b      	ldr	r1, [pc, #44]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 80088e8:	4313      	orrs	r3, r2
 80088ea:	604b      	str	r3, [r1, #4]
 80088ec:	e01a      	b.n	8008924 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80088ee:	4b09      	ldr	r3, [pc, #36]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4a08      	ldr	r2, [pc, #32]	@ (8008914 <HAL_RCC_OscConfig+0x244>)
 80088f4:	f023 0301 	bic.w	r3, r3, #1
 80088f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088fa:	f7f9 fa2f 	bl	8001d5c <HAL_GetTick>
 80088fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008900:	e00a      	b.n	8008918 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008902:	f7f9 fa2b 	bl	8001d5c <HAL_GetTick>
 8008906:	4602      	mov	r2, r0
 8008908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800890a:	1ad3      	subs	r3, r2, r3
 800890c:	2b02      	cmp	r3, #2
 800890e:	d903      	bls.n	8008918 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8008910:	2303      	movs	r3, #3
 8008912:	e2af      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
 8008914:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008918:	4b96      	ldr	r3, [pc, #600]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f003 0304 	and.w	r3, r3, #4
 8008920:	2b00      	cmp	r3, #0
 8008922:	d1ee      	bne.n	8008902 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f003 0310 	and.w	r3, r3, #16
 800892c:	2b00      	cmp	r3, #0
 800892e:	d06a      	beq.n	8008a06 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008930:	4b90      	ldr	r3, [pc, #576]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008932:	691b      	ldr	r3, [r3, #16]
 8008934:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008938:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800893a:	4b8e      	ldr	r3, [pc, #568]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 800893c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800893e:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8008940:	69bb      	ldr	r3, [r7, #24]
 8008942:	2b08      	cmp	r3, #8
 8008944:	d007      	beq.n	8008956 <HAL_RCC_OscConfig+0x286>
 8008946:	69bb      	ldr	r3, [r7, #24]
 8008948:	2b18      	cmp	r3, #24
 800894a:	d11b      	bne.n	8008984 <HAL_RCC_OscConfig+0x2b4>
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	f003 0303 	and.w	r3, r3, #3
 8008952:	2b01      	cmp	r3, #1
 8008954:	d116      	bne.n	8008984 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008956:	4b87      	ldr	r3, [pc, #540]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800895e:	2b00      	cmp	r3, #0
 8008960:	d005      	beq.n	800896e <HAL_RCC_OscConfig+0x29e>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	69db      	ldr	r3, [r3, #28]
 8008966:	2b80      	cmp	r3, #128	@ 0x80
 8008968:	d001      	beq.n	800896e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800896a:	2301      	movs	r3, #1
 800896c:	e282      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800896e:	4b81      	ldr	r3, [pc, #516]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008970:	68db      	ldr	r3, [r3, #12]
 8008972:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6a1b      	ldr	r3, [r3, #32]
 800897a:	061b      	lsls	r3, r3, #24
 800897c:	497d      	ldr	r1, [pc, #500]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 800897e:	4313      	orrs	r3, r2
 8008980:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008982:	e040      	b.n	8008a06 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	69db      	ldr	r3, [r3, #28]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d023      	beq.n	80089d4 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800898c:	4b79      	ldr	r3, [pc, #484]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a78      	ldr	r2, [pc, #480]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008992:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008996:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008998:	f7f9 f9e0 	bl	8001d5c <HAL_GetTick>
 800899c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800899e:	e008      	b.n	80089b2 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80089a0:	f7f9 f9dc 	bl	8001d5c <HAL_GetTick>
 80089a4:	4602      	mov	r2, r0
 80089a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089a8:	1ad3      	subs	r3, r2, r3
 80089aa:	2b02      	cmp	r3, #2
 80089ac:	d901      	bls.n	80089b2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80089ae:	2303      	movs	r3, #3
 80089b0:	e260      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80089b2:	4b70      	ldr	r3, [pc, #448]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d0f0      	beq.n	80089a0 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80089be:	4b6d      	ldr	r3, [pc, #436]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 80089c0:	68db      	ldr	r3, [r3, #12]
 80089c2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6a1b      	ldr	r3, [r3, #32]
 80089ca:	061b      	lsls	r3, r3, #24
 80089cc:	4969      	ldr	r1, [pc, #420]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 80089ce:	4313      	orrs	r3, r2
 80089d0:	60cb      	str	r3, [r1, #12]
 80089d2:	e018      	b.n	8008a06 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80089d4:	4b67      	ldr	r3, [pc, #412]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4a66      	ldr	r2, [pc, #408]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 80089da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089e0:	f7f9 f9bc 	bl	8001d5c <HAL_GetTick>
 80089e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80089e6:	e008      	b.n	80089fa <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80089e8:	f7f9 f9b8 	bl	8001d5c <HAL_GetTick>
 80089ec:	4602      	mov	r2, r0
 80089ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089f0:	1ad3      	subs	r3, r2, r3
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	d901      	bls.n	80089fa <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 80089f6:	2303      	movs	r3, #3
 80089f8:	e23c      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80089fa:	4b5e      	ldr	r3, [pc, #376]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d1f0      	bne.n	80089e8 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f003 0308 	and.w	r3, r3, #8
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d036      	beq.n	8008a80 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	695b      	ldr	r3, [r3, #20]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d019      	beq.n	8008a4e <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008a1a:	4b56      	ldr	r3, [pc, #344]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008a1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a1e:	4a55      	ldr	r2, [pc, #340]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008a20:	f043 0301 	orr.w	r3, r3, #1
 8008a24:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a26:	f7f9 f999 	bl	8001d5c <HAL_GetTick>
 8008a2a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008a2c:	e008      	b.n	8008a40 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a2e:	f7f9 f995 	bl	8001d5c <HAL_GetTick>
 8008a32:	4602      	mov	r2, r0
 8008a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a36:	1ad3      	subs	r3, r2, r3
 8008a38:	2b02      	cmp	r3, #2
 8008a3a:	d901      	bls.n	8008a40 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8008a3c:	2303      	movs	r3, #3
 8008a3e:	e219      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008a40:	4b4c      	ldr	r3, [pc, #304]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008a42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a44:	f003 0302 	and.w	r3, r3, #2
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d0f0      	beq.n	8008a2e <HAL_RCC_OscConfig+0x35e>
 8008a4c:	e018      	b.n	8008a80 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008a4e:	4b49      	ldr	r3, [pc, #292]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008a50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a52:	4a48      	ldr	r2, [pc, #288]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008a54:	f023 0301 	bic.w	r3, r3, #1
 8008a58:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a5a:	f7f9 f97f 	bl	8001d5c <HAL_GetTick>
 8008a5e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008a60:	e008      	b.n	8008a74 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008a62:	f7f9 f97b 	bl	8001d5c <HAL_GetTick>
 8008a66:	4602      	mov	r2, r0
 8008a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a6a:	1ad3      	subs	r3, r2, r3
 8008a6c:	2b02      	cmp	r3, #2
 8008a6e:	d901      	bls.n	8008a74 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8008a70:	2303      	movs	r3, #3
 8008a72:	e1ff      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008a74:	4b3f      	ldr	r3, [pc, #252]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008a76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008a78:	f003 0302 	and.w	r3, r3, #2
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d1f0      	bne.n	8008a62 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f003 0320 	and.w	r3, r3, #32
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d036      	beq.n	8008afa <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	699b      	ldr	r3, [r3, #24]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d019      	beq.n	8008ac8 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008a94:	4b37      	ldr	r3, [pc, #220]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a36      	ldr	r2, [pc, #216]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008a9a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008a9e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008aa0:	f7f9 f95c 	bl	8001d5c <HAL_GetTick>
 8008aa4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008aa6:	e008      	b.n	8008aba <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008aa8:	f7f9 f958 	bl	8001d5c <HAL_GetTick>
 8008aac:	4602      	mov	r2, r0
 8008aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ab0:	1ad3      	subs	r3, r2, r3
 8008ab2:	2b02      	cmp	r3, #2
 8008ab4:	d901      	bls.n	8008aba <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8008ab6:	2303      	movs	r3, #3
 8008ab8:	e1dc      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008aba:	4b2e      	ldr	r3, [pc, #184]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d0f0      	beq.n	8008aa8 <HAL_RCC_OscConfig+0x3d8>
 8008ac6:	e018      	b.n	8008afa <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008ac8:	4b2a      	ldr	r3, [pc, #168]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a29      	ldr	r2, [pc, #164]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008ace:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ad2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008ad4:	f7f9 f942 	bl	8001d5c <HAL_GetTick>
 8008ad8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008ada:	e008      	b.n	8008aee <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008adc:	f7f9 f93e 	bl	8001d5c <HAL_GetTick>
 8008ae0:	4602      	mov	r2, r0
 8008ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	2b02      	cmp	r3, #2
 8008ae8:	d901      	bls.n	8008aee <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8008aea:	2303      	movs	r3, #3
 8008aec:	e1c2      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008aee:	4b21      	ldr	r3, [pc, #132]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d1f0      	bne.n	8008adc <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f003 0304 	and.w	r3, r3, #4
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	f000 8086 	beq.w	8008c14 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008b08:	4b1b      	ldr	r3, [pc, #108]	@ (8008b78 <HAL_RCC_OscConfig+0x4a8>)
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	4a1a      	ldr	r2, [pc, #104]	@ (8008b78 <HAL_RCC_OscConfig+0x4a8>)
 8008b0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008b14:	f7f9 f922 	bl	8001d5c <HAL_GetTick>
 8008b18:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b1a:	e008      	b.n	8008b2e <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b1c:	f7f9 f91e 	bl	8001d5c <HAL_GetTick>
 8008b20:	4602      	mov	r2, r0
 8008b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b24:	1ad3      	subs	r3, r2, r3
 8008b26:	2b64      	cmp	r3, #100	@ 0x64
 8008b28:	d901      	bls.n	8008b2e <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8008b2a:	2303      	movs	r3, #3
 8008b2c:	e1a2      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008b2e:	4b12      	ldr	r3, [pc, #72]	@ (8008b78 <HAL_RCC_OscConfig+0x4a8>)
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d0f0      	beq.n	8008b1c <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	2b01      	cmp	r3, #1
 8008b40:	d106      	bne.n	8008b50 <HAL_RCC_OscConfig+0x480>
 8008b42:	4b0c      	ldr	r3, [pc, #48]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b46:	4a0b      	ldr	r2, [pc, #44]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008b48:	f043 0301 	orr.w	r3, r3, #1
 8008b4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b4e:	e032      	b.n	8008bb6 <HAL_RCC_OscConfig+0x4e6>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	689b      	ldr	r3, [r3, #8]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d111      	bne.n	8008b7c <HAL_RCC_OscConfig+0x4ac>
 8008b58:	4b06      	ldr	r3, [pc, #24]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b5c:	4a05      	ldr	r2, [pc, #20]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008b5e:	f023 0301 	bic.w	r3, r3, #1
 8008b62:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b64:	4b03      	ldr	r3, [pc, #12]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008b66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b68:	4a02      	ldr	r2, [pc, #8]	@ (8008b74 <HAL_RCC_OscConfig+0x4a4>)
 8008b6a:	f023 0304 	bic.w	r3, r3, #4
 8008b6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b70:	e021      	b.n	8008bb6 <HAL_RCC_OscConfig+0x4e6>
 8008b72:	bf00      	nop
 8008b74:	58024400 	.word	0x58024400
 8008b78:	58024800 	.word	0x58024800
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	2b05      	cmp	r3, #5
 8008b82:	d10c      	bne.n	8008b9e <HAL_RCC_OscConfig+0x4ce>
 8008b84:	4b83      	ldr	r3, [pc, #524]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008b86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b88:	4a82      	ldr	r2, [pc, #520]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008b8a:	f043 0304 	orr.w	r3, r3, #4
 8008b8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b90:	4b80      	ldr	r3, [pc, #512]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008b92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b94:	4a7f      	ldr	r2, [pc, #508]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008b96:	f043 0301 	orr.w	r3, r3, #1
 8008b9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b9c:	e00b      	b.n	8008bb6 <HAL_RCC_OscConfig+0x4e6>
 8008b9e:	4b7d      	ldr	r3, [pc, #500]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ba2:	4a7c      	ldr	r2, [pc, #496]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008ba4:	f023 0301 	bic.w	r3, r3, #1
 8008ba8:	6713      	str	r3, [r2, #112]	@ 0x70
 8008baa:	4b7a      	ldr	r3, [pc, #488]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008bac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bae:	4a79      	ldr	r2, [pc, #484]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008bb0:	f023 0304 	bic.w	r3, r3, #4
 8008bb4:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d015      	beq.n	8008bea <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bbe:	f7f9 f8cd 	bl	8001d5c <HAL_GetTick>
 8008bc2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008bc4:	e00a      	b.n	8008bdc <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bc6:	f7f9 f8c9 	bl	8001d5c <HAL_GetTick>
 8008bca:	4602      	mov	r2, r0
 8008bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bce:	1ad3      	subs	r3, r2, r3
 8008bd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d901      	bls.n	8008bdc <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8008bd8:	2303      	movs	r3, #3
 8008bda:	e14b      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008bdc:	4b6d      	ldr	r3, [pc, #436]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008be0:	f003 0302 	and.w	r3, r3, #2
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d0ee      	beq.n	8008bc6 <HAL_RCC_OscConfig+0x4f6>
 8008be8:	e014      	b.n	8008c14 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bea:	f7f9 f8b7 	bl	8001d5c <HAL_GetTick>
 8008bee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008bf0:	e00a      	b.n	8008c08 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bf2:	f7f9 f8b3 	bl	8001d5c <HAL_GetTick>
 8008bf6:	4602      	mov	r2, r0
 8008bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bfa:	1ad3      	subs	r3, r2, r3
 8008bfc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c00:	4293      	cmp	r3, r2
 8008c02:	d901      	bls.n	8008c08 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8008c04:	2303      	movs	r3, #3
 8008c06:	e135      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008c08:	4b62      	ldr	r3, [pc, #392]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008c0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c0c:	f003 0302 	and.w	r3, r3, #2
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d1ee      	bne.n	8008bf2 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	f000 812a 	beq.w	8008e72 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008c1e:	4b5d      	ldr	r3, [pc, #372]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008c20:	691b      	ldr	r3, [r3, #16]
 8008c22:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008c26:	2b18      	cmp	r3, #24
 8008c28:	f000 80ba 	beq.w	8008da0 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c30:	2b02      	cmp	r3, #2
 8008c32:	f040 8095 	bne.w	8008d60 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c36:	4b57      	ldr	r3, [pc, #348]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a56      	ldr	r2, [pc, #344]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008c3c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008c40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c42:	f7f9 f88b 	bl	8001d5c <HAL_GetTick>
 8008c46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008c48:	e008      	b.n	8008c5c <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c4a:	f7f9 f887 	bl	8001d5c <HAL_GetTick>
 8008c4e:	4602      	mov	r2, r0
 8008c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c52:	1ad3      	subs	r3, r2, r3
 8008c54:	2b02      	cmp	r3, #2
 8008c56:	d901      	bls.n	8008c5c <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8008c58:	2303      	movs	r3, #3
 8008c5a:	e10b      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008c5c:	4b4d      	ldr	r3, [pc, #308]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d1f0      	bne.n	8008c4a <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c68:	4b4a      	ldr	r3, [pc, #296]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008c6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008c6c:	4b4a      	ldr	r3, [pc, #296]	@ (8008d98 <HAL_RCC_OscConfig+0x6c8>)
 8008c6e:	4013      	ands	r3, r2
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008c78:	0112      	lsls	r2, r2, #4
 8008c7a:	430a      	orrs	r2, r1
 8008c7c:	4945      	ldr	r1, [pc, #276]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	628b      	str	r3, [r1, #40]	@ 0x28
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c86:	3b01      	subs	r3, #1
 8008c88:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c90:	3b01      	subs	r3, #1
 8008c92:	025b      	lsls	r3, r3, #9
 8008c94:	b29b      	uxth	r3, r3
 8008c96:	431a      	orrs	r2, r3
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c9c:	3b01      	subs	r3, #1
 8008c9e:	041b      	lsls	r3, r3, #16
 8008ca0:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008ca4:	431a      	orrs	r2, r3
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008caa:	3b01      	subs	r3, #1
 8008cac:	061b      	lsls	r3, r3, #24
 8008cae:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008cb2:	4938      	ldr	r1, [pc, #224]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8008cb8:	4b36      	ldr	r3, [pc, #216]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cbc:	4a35      	ldr	r2, [pc, #212]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008cbe:	f023 0301 	bic.w	r3, r3, #1
 8008cc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008cc4:	4b33      	ldr	r3, [pc, #204]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008cc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008cc8:	4b34      	ldr	r3, [pc, #208]	@ (8008d9c <HAL_RCC_OscConfig+0x6cc>)
 8008cca:	4013      	ands	r3, r2
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008cd0:	00d2      	lsls	r2, r2, #3
 8008cd2:	4930      	ldr	r1, [pc, #192]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008cd4:	4313      	orrs	r3, r2
 8008cd6:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8008cd8:	4b2e      	ldr	r3, [pc, #184]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cdc:	f023 020c 	bic.w	r2, r3, #12
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ce4:	492b      	ldr	r1, [pc, #172]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8008cea:	4b2a      	ldr	r3, [pc, #168]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cee:	f023 0202 	bic.w	r2, r3, #2
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008cf6:	4927      	ldr	r1, [pc, #156]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8008cfc:	4b25      	ldr	r3, [pc, #148]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d00:	4a24      	ldr	r2, [pc, #144]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008d08:	4b22      	ldr	r3, [pc, #136]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d0c:	4a21      	ldr	r2, [pc, #132]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008d12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008d14:	4b1f      	ldr	r3, [pc, #124]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d18:	4a1e      	ldr	r2, [pc, #120]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d1a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008d1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008d20:	4b1c      	ldr	r3, [pc, #112]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d24:	4a1b      	ldr	r2, [pc, #108]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d26:	f043 0301 	orr.w	r3, r3, #1
 8008d2a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008d2c:	4b19      	ldr	r3, [pc, #100]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	4a18      	ldr	r2, [pc, #96]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008d36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d38:	f7f9 f810 	bl	8001d5c <HAL_GetTick>
 8008d3c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008d3e:	e008      	b.n	8008d52 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d40:	f7f9 f80c 	bl	8001d5c <HAL_GetTick>
 8008d44:	4602      	mov	r2, r0
 8008d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d48:	1ad3      	subs	r3, r2, r3
 8008d4a:	2b02      	cmp	r3, #2
 8008d4c:	d901      	bls.n	8008d52 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8008d4e:	2303      	movs	r3, #3
 8008d50:	e090      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008d52:	4b10      	ldr	r3, [pc, #64]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d0f0      	beq.n	8008d40 <HAL_RCC_OscConfig+0x670>
 8008d5e:	e088      	b.n	8008e72 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008d60:	4b0c      	ldr	r3, [pc, #48]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	4a0b      	ldr	r2, [pc, #44]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d66:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008d6a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d6c:	f7f8 fff6 	bl	8001d5c <HAL_GetTick>
 8008d70:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008d72:	e008      	b.n	8008d86 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008d74:	f7f8 fff2 	bl	8001d5c <HAL_GetTick>
 8008d78:	4602      	mov	r2, r0
 8008d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d7c:	1ad3      	subs	r3, r2, r3
 8008d7e:	2b02      	cmp	r3, #2
 8008d80:	d901      	bls.n	8008d86 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8008d82:	2303      	movs	r3, #3
 8008d84:	e076      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008d86:	4b03      	ldr	r3, [pc, #12]	@ (8008d94 <HAL_RCC_OscConfig+0x6c4>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d1f0      	bne.n	8008d74 <HAL_RCC_OscConfig+0x6a4>
 8008d92:	e06e      	b.n	8008e72 <HAL_RCC_OscConfig+0x7a2>
 8008d94:	58024400 	.word	0x58024400
 8008d98:	fffffc0c 	.word	0xfffffc0c
 8008d9c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008da0:	4b36      	ldr	r3, [pc, #216]	@ (8008e7c <HAL_RCC_OscConfig+0x7ac>)
 8008da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008da4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8008da6:	4b35      	ldr	r3, [pc, #212]	@ (8008e7c <HAL_RCC_OscConfig+0x7ac>)
 8008da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008daa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008db0:	2b01      	cmp	r3, #1
 8008db2:	d031      	beq.n	8008e18 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	f003 0203 	and.w	r2, r3, #3
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	d12a      	bne.n	8008e18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008dc2:	693b      	ldr	r3, [r7, #16]
 8008dc4:	091b      	lsrs	r3, r3, #4
 8008dc6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008dce:	429a      	cmp	r2, r3
 8008dd0:	d122      	bne.n	8008e18 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ddc:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008dde:	429a      	cmp	r2, r3
 8008de0:	d11a      	bne.n	8008e18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	0a5b      	lsrs	r3, r3, #9
 8008de6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008dee:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008df0:	429a      	cmp	r2, r3
 8008df2:	d111      	bne.n	8008e18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	0c1b      	lsrs	r3, r3, #16
 8008df8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e00:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8008e02:	429a      	cmp	r2, r3
 8008e04:	d108      	bne.n	8008e18 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	0e1b      	lsrs	r3, r3, #24
 8008e0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e12:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d001      	beq.n	8008e1c <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	e02b      	b.n	8008e74 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008e1c:	4b17      	ldr	r3, [pc, #92]	@ (8008e7c <HAL_RCC_OscConfig+0x7ac>)
 8008e1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e20:	08db      	lsrs	r3, r3, #3
 8008e22:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008e26:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e2c:	693a      	ldr	r2, [r7, #16]
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d01f      	beq.n	8008e72 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8008e32:	4b12      	ldr	r3, [pc, #72]	@ (8008e7c <HAL_RCC_OscConfig+0x7ac>)
 8008e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e36:	4a11      	ldr	r2, [pc, #68]	@ (8008e7c <HAL_RCC_OscConfig+0x7ac>)
 8008e38:	f023 0301 	bic.w	r3, r3, #1
 8008e3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008e3e:	f7f8 ff8d 	bl	8001d5c <HAL_GetTick>
 8008e42:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8008e44:	bf00      	nop
 8008e46:	f7f8 ff89 	bl	8001d5c <HAL_GetTick>
 8008e4a:	4602      	mov	r2, r0
 8008e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d0f9      	beq.n	8008e46 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008e52:	4b0a      	ldr	r3, [pc, #40]	@ (8008e7c <HAL_RCC_OscConfig+0x7ac>)
 8008e54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e56:	4b0a      	ldr	r3, [pc, #40]	@ (8008e80 <HAL_RCC_OscConfig+0x7b0>)
 8008e58:	4013      	ands	r3, r2
 8008e5a:	687a      	ldr	r2, [r7, #4]
 8008e5c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008e5e:	00d2      	lsls	r2, r2, #3
 8008e60:	4906      	ldr	r1, [pc, #24]	@ (8008e7c <HAL_RCC_OscConfig+0x7ac>)
 8008e62:	4313      	orrs	r3, r2
 8008e64:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8008e66:	4b05      	ldr	r3, [pc, #20]	@ (8008e7c <HAL_RCC_OscConfig+0x7ac>)
 8008e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e6a:	4a04      	ldr	r2, [pc, #16]	@ (8008e7c <HAL_RCC_OscConfig+0x7ac>)
 8008e6c:	f043 0301 	orr.w	r3, r3, #1
 8008e70:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8008e72:	2300      	movs	r3, #0
}
 8008e74:	4618      	mov	r0, r3
 8008e76:	3730      	adds	r7, #48	@ 0x30
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bd80      	pop	{r7, pc}
 8008e7c:	58024400 	.word	0x58024400
 8008e80:	ffff0007 	.word	0xffff0007

08008e84 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b086      	sub	sp, #24
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
 8008e8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d101      	bne.n	8008e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008e94:	2301      	movs	r3, #1
 8008e96:	e19c      	b.n	80091d2 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008e98:	4b8a      	ldr	r3, [pc, #552]	@ (80090c4 <HAL_RCC_ClockConfig+0x240>)
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f003 030f 	and.w	r3, r3, #15
 8008ea0:	683a      	ldr	r2, [r7, #0]
 8008ea2:	429a      	cmp	r2, r3
 8008ea4:	d910      	bls.n	8008ec8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008ea6:	4b87      	ldr	r3, [pc, #540]	@ (80090c4 <HAL_RCC_ClockConfig+0x240>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f023 020f 	bic.w	r2, r3, #15
 8008eae:	4985      	ldr	r1, [pc, #532]	@ (80090c4 <HAL_RCC_ClockConfig+0x240>)
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	4313      	orrs	r3, r2
 8008eb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008eb6:	4b83      	ldr	r3, [pc, #524]	@ (80090c4 <HAL_RCC_ClockConfig+0x240>)
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	f003 030f 	and.w	r3, r3, #15
 8008ebe:	683a      	ldr	r2, [r7, #0]
 8008ec0:	429a      	cmp	r2, r3
 8008ec2:	d001      	beq.n	8008ec8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	e184      	b.n	80091d2 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f003 0304 	and.w	r3, r3, #4
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d010      	beq.n	8008ef6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	691a      	ldr	r2, [r3, #16]
 8008ed8:	4b7b      	ldr	r3, [pc, #492]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008eda:	699b      	ldr	r3, [r3, #24]
 8008edc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008ee0:	429a      	cmp	r2, r3
 8008ee2:	d908      	bls.n	8008ef6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008ee4:	4b78      	ldr	r3, [pc, #480]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008ee6:	699b      	ldr	r3, [r3, #24]
 8008ee8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	691b      	ldr	r3, [r3, #16]
 8008ef0:	4975      	ldr	r1, [pc, #468]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f003 0308 	and.w	r3, r3, #8
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d010      	beq.n	8008f24 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	695a      	ldr	r2, [r3, #20]
 8008f06:	4b70      	ldr	r3, [pc, #448]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008f08:	69db      	ldr	r3, [r3, #28]
 8008f0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008f0e:	429a      	cmp	r2, r3
 8008f10:	d908      	bls.n	8008f24 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008f12:	4b6d      	ldr	r3, [pc, #436]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008f14:	69db      	ldr	r3, [r3, #28]
 8008f16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	695b      	ldr	r3, [r3, #20]
 8008f1e:	496a      	ldr	r1, [pc, #424]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008f20:	4313      	orrs	r3, r2
 8008f22:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f003 0310 	and.w	r3, r3, #16
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d010      	beq.n	8008f52 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	699a      	ldr	r2, [r3, #24]
 8008f34:	4b64      	ldr	r3, [pc, #400]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008f36:	69db      	ldr	r3, [r3, #28]
 8008f38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d908      	bls.n	8008f52 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008f40:	4b61      	ldr	r3, [pc, #388]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008f42:	69db      	ldr	r3, [r3, #28]
 8008f44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	699b      	ldr	r3, [r3, #24]
 8008f4c:	495e      	ldr	r1, [pc, #376]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008f4e:	4313      	orrs	r3, r2
 8008f50:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f003 0320 	and.w	r3, r3, #32
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d010      	beq.n	8008f80 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	69da      	ldr	r2, [r3, #28]
 8008f62:	4b59      	ldr	r3, [pc, #356]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008f64:	6a1b      	ldr	r3, [r3, #32]
 8008f66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008f6a:	429a      	cmp	r2, r3
 8008f6c:	d908      	bls.n	8008f80 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008f6e:	4b56      	ldr	r3, [pc, #344]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008f70:	6a1b      	ldr	r3, [r3, #32]
 8008f72:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	69db      	ldr	r3, [r3, #28]
 8008f7a:	4953      	ldr	r1, [pc, #332]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f003 0302 	and.w	r3, r3, #2
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d010      	beq.n	8008fae <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	68da      	ldr	r2, [r3, #12]
 8008f90:	4b4d      	ldr	r3, [pc, #308]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008f92:	699b      	ldr	r3, [r3, #24]
 8008f94:	f003 030f 	and.w	r3, r3, #15
 8008f98:	429a      	cmp	r2, r3
 8008f9a:	d908      	bls.n	8008fae <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008f9c:	4b4a      	ldr	r3, [pc, #296]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008f9e:	699b      	ldr	r3, [r3, #24]
 8008fa0:	f023 020f 	bic.w	r2, r3, #15
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	68db      	ldr	r3, [r3, #12]
 8008fa8:	4947      	ldr	r1, [pc, #284]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008faa:	4313      	orrs	r3, r2
 8008fac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f003 0301 	and.w	r3, r3, #1
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d055      	beq.n	8009066 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008fba:	4b43      	ldr	r3, [pc, #268]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008fbc:	699b      	ldr	r3, [r3, #24]
 8008fbe:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	689b      	ldr	r3, [r3, #8]
 8008fc6:	4940      	ldr	r1, [pc, #256]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008fc8:	4313      	orrs	r3, r2
 8008fca:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	685b      	ldr	r3, [r3, #4]
 8008fd0:	2b02      	cmp	r3, #2
 8008fd2:	d107      	bne.n	8008fe4 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008fd4:	4b3c      	ldr	r3, [pc, #240]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d121      	bne.n	8009024 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e0f6      	b.n	80091d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	685b      	ldr	r3, [r3, #4]
 8008fe8:	2b03      	cmp	r3, #3
 8008fea:	d107      	bne.n	8008ffc <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008fec:	4b36      	ldr	r3, [pc, #216]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d115      	bne.n	8009024 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	e0ea      	b.n	80091d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	2b01      	cmp	r3, #1
 8009002:	d107      	bne.n	8009014 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009004:	4b30      	ldr	r3, [pc, #192]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800900c:	2b00      	cmp	r3, #0
 800900e:	d109      	bne.n	8009024 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009010:	2301      	movs	r3, #1
 8009012:	e0de      	b.n	80091d2 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009014:	4b2c      	ldr	r3, [pc, #176]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f003 0304 	and.w	r3, r3, #4
 800901c:	2b00      	cmp	r3, #0
 800901e:	d101      	bne.n	8009024 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8009020:	2301      	movs	r3, #1
 8009022:	e0d6      	b.n	80091d2 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8009024:	4b28      	ldr	r3, [pc, #160]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8009026:	691b      	ldr	r3, [r3, #16]
 8009028:	f023 0207 	bic.w	r2, r3, #7
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	685b      	ldr	r3, [r3, #4]
 8009030:	4925      	ldr	r1, [pc, #148]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8009032:	4313      	orrs	r3, r2
 8009034:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009036:	f7f8 fe91 	bl	8001d5c <HAL_GetTick>
 800903a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800903c:	e00a      	b.n	8009054 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800903e:	f7f8 fe8d 	bl	8001d5c <HAL_GetTick>
 8009042:	4602      	mov	r2, r0
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	1ad3      	subs	r3, r2, r3
 8009048:	f241 3288 	movw	r2, #5000	@ 0x1388
 800904c:	4293      	cmp	r3, r2
 800904e:	d901      	bls.n	8009054 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8009050:	2303      	movs	r3, #3
 8009052:	e0be      	b.n	80091d2 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009054:	4b1c      	ldr	r3, [pc, #112]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8009056:	691b      	ldr	r3, [r3, #16]
 8009058:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	685b      	ldr	r3, [r3, #4]
 8009060:	00db      	lsls	r3, r3, #3
 8009062:	429a      	cmp	r2, r3
 8009064:	d1eb      	bne.n	800903e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f003 0302 	and.w	r3, r3, #2
 800906e:	2b00      	cmp	r3, #0
 8009070:	d010      	beq.n	8009094 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	68da      	ldr	r2, [r3, #12]
 8009076:	4b14      	ldr	r3, [pc, #80]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8009078:	699b      	ldr	r3, [r3, #24]
 800907a:	f003 030f 	and.w	r3, r3, #15
 800907e:	429a      	cmp	r2, r3
 8009080:	d208      	bcs.n	8009094 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009082:	4b11      	ldr	r3, [pc, #68]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8009084:	699b      	ldr	r3, [r3, #24]
 8009086:	f023 020f 	bic.w	r2, r3, #15
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	490e      	ldr	r1, [pc, #56]	@ (80090c8 <HAL_RCC_ClockConfig+0x244>)
 8009090:	4313      	orrs	r3, r2
 8009092:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009094:	4b0b      	ldr	r3, [pc, #44]	@ (80090c4 <HAL_RCC_ClockConfig+0x240>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f003 030f 	and.w	r3, r3, #15
 800909c:	683a      	ldr	r2, [r7, #0]
 800909e:	429a      	cmp	r2, r3
 80090a0:	d214      	bcs.n	80090cc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090a2:	4b08      	ldr	r3, [pc, #32]	@ (80090c4 <HAL_RCC_ClockConfig+0x240>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	f023 020f 	bic.w	r2, r3, #15
 80090aa:	4906      	ldr	r1, [pc, #24]	@ (80090c4 <HAL_RCC_ClockConfig+0x240>)
 80090ac:	683b      	ldr	r3, [r7, #0]
 80090ae:	4313      	orrs	r3, r2
 80090b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80090b2:	4b04      	ldr	r3, [pc, #16]	@ (80090c4 <HAL_RCC_ClockConfig+0x240>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f003 030f 	and.w	r3, r3, #15
 80090ba:	683a      	ldr	r2, [r7, #0]
 80090bc:	429a      	cmp	r2, r3
 80090be:	d005      	beq.n	80090cc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80090c0:	2301      	movs	r3, #1
 80090c2:	e086      	b.n	80091d2 <HAL_RCC_ClockConfig+0x34e>
 80090c4:	52002000 	.word	0x52002000
 80090c8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	f003 0304 	and.w	r3, r3, #4
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d010      	beq.n	80090fa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	691a      	ldr	r2, [r3, #16]
 80090dc:	4b3f      	ldr	r3, [pc, #252]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 80090de:	699b      	ldr	r3, [r3, #24]
 80090e0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80090e4:	429a      	cmp	r2, r3
 80090e6:	d208      	bcs.n	80090fa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80090e8:	4b3c      	ldr	r3, [pc, #240]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 80090ea:	699b      	ldr	r3, [r3, #24]
 80090ec:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	691b      	ldr	r3, [r3, #16]
 80090f4:	4939      	ldr	r1, [pc, #228]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 80090f6:	4313      	orrs	r3, r2
 80090f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f003 0308 	and.w	r3, r3, #8
 8009102:	2b00      	cmp	r3, #0
 8009104:	d010      	beq.n	8009128 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	695a      	ldr	r2, [r3, #20]
 800910a:	4b34      	ldr	r3, [pc, #208]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 800910c:	69db      	ldr	r3, [r3, #28]
 800910e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8009112:	429a      	cmp	r2, r3
 8009114:	d208      	bcs.n	8009128 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8009116:	4b31      	ldr	r3, [pc, #196]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 8009118:	69db      	ldr	r3, [r3, #28]
 800911a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	695b      	ldr	r3, [r3, #20]
 8009122:	492e      	ldr	r1, [pc, #184]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 8009124:	4313      	orrs	r3, r2
 8009126:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f003 0310 	and.w	r3, r3, #16
 8009130:	2b00      	cmp	r3, #0
 8009132:	d010      	beq.n	8009156 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	699a      	ldr	r2, [r3, #24]
 8009138:	4b28      	ldr	r3, [pc, #160]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 800913a:	69db      	ldr	r3, [r3, #28]
 800913c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009140:	429a      	cmp	r2, r3
 8009142:	d208      	bcs.n	8009156 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8009144:	4b25      	ldr	r3, [pc, #148]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 8009146:	69db      	ldr	r3, [r3, #28]
 8009148:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	699b      	ldr	r3, [r3, #24]
 8009150:	4922      	ldr	r1, [pc, #136]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 8009152:	4313      	orrs	r3, r2
 8009154:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f003 0320 	and.w	r3, r3, #32
 800915e:	2b00      	cmp	r3, #0
 8009160:	d010      	beq.n	8009184 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	69da      	ldr	r2, [r3, #28]
 8009166:	4b1d      	ldr	r3, [pc, #116]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 8009168:	6a1b      	ldr	r3, [r3, #32]
 800916a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800916e:	429a      	cmp	r2, r3
 8009170:	d208      	bcs.n	8009184 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8009172:	4b1a      	ldr	r3, [pc, #104]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 8009174:	6a1b      	ldr	r3, [r3, #32]
 8009176:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	69db      	ldr	r3, [r3, #28]
 800917e:	4917      	ldr	r1, [pc, #92]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 8009180:	4313      	orrs	r3, r2
 8009182:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8009184:	f000 f834 	bl	80091f0 <HAL_RCC_GetSysClockFreq>
 8009188:	4602      	mov	r2, r0
 800918a:	4b14      	ldr	r3, [pc, #80]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 800918c:	699b      	ldr	r3, [r3, #24]
 800918e:	0a1b      	lsrs	r3, r3, #8
 8009190:	f003 030f 	and.w	r3, r3, #15
 8009194:	4912      	ldr	r1, [pc, #72]	@ (80091e0 <HAL_RCC_ClockConfig+0x35c>)
 8009196:	5ccb      	ldrb	r3, [r1, r3]
 8009198:	f003 031f 	and.w	r3, r3, #31
 800919c:	fa22 f303 	lsr.w	r3, r2, r3
 80091a0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80091a2:	4b0e      	ldr	r3, [pc, #56]	@ (80091dc <HAL_RCC_ClockConfig+0x358>)
 80091a4:	699b      	ldr	r3, [r3, #24]
 80091a6:	f003 030f 	and.w	r3, r3, #15
 80091aa:	4a0d      	ldr	r2, [pc, #52]	@ (80091e0 <HAL_RCC_ClockConfig+0x35c>)
 80091ac:	5cd3      	ldrb	r3, [r2, r3]
 80091ae:	f003 031f 	and.w	r3, r3, #31
 80091b2:	693a      	ldr	r2, [r7, #16]
 80091b4:	fa22 f303 	lsr.w	r3, r2, r3
 80091b8:	4a0a      	ldr	r2, [pc, #40]	@ (80091e4 <HAL_RCC_ClockConfig+0x360>)
 80091ba:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80091bc:	4a0a      	ldr	r2, [pc, #40]	@ (80091e8 <HAL_RCC_ClockConfig+0x364>)
 80091be:	693b      	ldr	r3, [r7, #16]
 80091c0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80091c2:	4b0a      	ldr	r3, [pc, #40]	@ (80091ec <HAL_RCC_ClockConfig+0x368>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	4618      	mov	r0, r3
 80091c8:	f7f8 fd7e 	bl	8001cc8 <HAL_InitTick>
 80091cc:	4603      	mov	r3, r0
 80091ce:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80091d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3718      	adds	r7, #24
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
 80091da:	bf00      	nop
 80091dc:	58024400 	.word	0x58024400
 80091e0:	0807b94c 	.word	0x0807b94c
 80091e4:	24000008 	.word	0x24000008
 80091e8:	24000004 	.word	0x24000004
 80091ec:	2400000c 	.word	0x2400000c

080091f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80091f0:	b480      	push	{r7}
 80091f2:	b089      	sub	sp, #36	@ 0x24
 80091f4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80091f6:	4bb3      	ldr	r3, [pc, #716]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80091f8:	691b      	ldr	r3, [r3, #16]
 80091fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80091fe:	2b18      	cmp	r3, #24
 8009200:	f200 8155 	bhi.w	80094ae <HAL_RCC_GetSysClockFreq+0x2be>
 8009204:	a201      	add	r2, pc, #4	@ (adr r2, 800920c <HAL_RCC_GetSysClockFreq+0x1c>)
 8009206:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800920a:	bf00      	nop
 800920c:	08009271 	.word	0x08009271
 8009210:	080094af 	.word	0x080094af
 8009214:	080094af 	.word	0x080094af
 8009218:	080094af 	.word	0x080094af
 800921c:	080094af 	.word	0x080094af
 8009220:	080094af 	.word	0x080094af
 8009224:	080094af 	.word	0x080094af
 8009228:	080094af 	.word	0x080094af
 800922c:	08009297 	.word	0x08009297
 8009230:	080094af 	.word	0x080094af
 8009234:	080094af 	.word	0x080094af
 8009238:	080094af 	.word	0x080094af
 800923c:	080094af 	.word	0x080094af
 8009240:	080094af 	.word	0x080094af
 8009244:	080094af 	.word	0x080094af
 8009248:	080094af 	.word	0x080094af
 800924c:	0800929d 	.word	0x0800929d
 8009250:	080094af 	.word	0x080094af
 8009254:	080094af 	.word	0x080094af
 8009258:	080094af 	.word	0x080094af
 800925c:	080094af 	.word	0x080094af
 8009260:	080094af 	.word	0x080094af
 8009264:	080094af 	.word	0x080094af
 8009268:	080094af 	.word	0x080094af
 800926c:	080092a3 	.word	0x080092a3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009270:	4b94      	ldr	r3, [pc, #592]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	f003 0320 	and.w	r3, r3, #32
 8009278:	2b00      	cmp	r3, #0
 800927a:	d009      	beq.n	8009290 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800927c:	4b91      	ldr	r3, [pc, #580]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	08db      	lsrs	r3, r3, #3
 8009282:	f003 0303 	and.w	r3, r3, #3
 8009286:	4a90      	ldr	r2, [pc, #576]	@ (80094c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009288:	fa22 f303 	lsr.w	r3, r2, r3
 800928c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800928e:	e111      	b.n	80094b4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8009290:	4b8d      	ldr	r3, [pc, #564]	@ (80094c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8009292:	61bb      	str	r3, [r7, #24]
      break;
 8009294:	e10e      	b.n	80094b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8009296:	4b8d      	ldr	r3, [pc, #564]	@ (80094cc <HAL_RCC_GetSysClockFreq+0x2dc>)
 8009298:	61bb      	str	r3, [r7, #24]
      break;
 800929a:	e10b      	b.n	80094b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800929c:	4b8c      	ldr	r3, [pc, #560]	@ (80094d0 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800929e:	61bb      	str	r3, [r7, #24]
      break;
 80092a0:	e108      	b.n	80094b4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80092a2:	4b88      	ldr	r3, [pc, #544]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092a6:	f003 0303 	and.w	r3, r3, #3
 80092aa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80092ac:	4b85      	ldr	r3, [pc, #532]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092b0:	091b      	lsrs	r3, r3, #4
 80092b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80092b6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80092b8:	4b82      	ldr	r3, [pc, #520]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092bc:	f003 0301 	and.w	r3, r3, #1
 80092c0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80092c2:	4b80      	ldr	r3, [pc, #512]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80092c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092c6:	08db      	lsrs	r3, r3, #3
 80092c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80092cc:	68fa      	ldr	r2, [r7, #12]
 80092ce:	fb02 f303 	mul.w	r3, r2, r3
 80092d2:	ee07 3a90 	vmov	s15, r3
 80092d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092da:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80092de:	693b      	ldr	r3, [r7, #16]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	f000 80e1 	beq.w	80094a8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80092e6:	697b      	ldr	r3, [r7, #20]
 80092e8:	2b02      	cmp	r3, #2
 80092ea:	f000 8083 	beq.w	80093f4 <HAL_RCC_GetSysClockFreq+0x204>
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	2b02      	cmp	r3, #2
 80092f2:	f200 80a1 	bhi.w	8009438 <HAL_RCC_GetSysClockFreq+0x248>
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d003      	beq.n	8009304 <HAL_RCC_GetSysClockFreq+0x114>
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	2b01      	cmp	r3, #1
 8009300:	d056      	beq.n	80093b0 <HAL_RCC_GetSysClockFreq+0x1c0>
 8009302:	e099      	b.n	8009438 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009304:	4b6f      	ldr	r3, [pc, #444]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	f003 0320 	and.w	r3, r3, #32
 800930c:	2b00      	cmp	r3, #0
 800930e:	d02d      	beq.n	800936c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009310:	4b6c      	ldr	r3, [pc, #432]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	08db      	lsrs	r3, r3, #3
 8009316:	f003 0303 	and.w	r3, r3, #3
 800931a:	4a6b      	ldr	r2, [pc, #428]	@ (80094c8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800931c:	fa22 f303 	lsr.w	r3, r2, r3
 8009320:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	ee07 3a90 	vmov	s15, r3
 8009328:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	ee07 3a90 	vmov	s15, r3
 8009332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009336:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800933a:	4b62      	ldr	r3, [pc, #392]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800933c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800933e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009342:	ee07 3a90 	vmov	s15, r3
 8009346:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800934a:	ed97 6a02 	vldr	s12, [r7, #8]
 800934e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80094d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009352:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009356:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800935a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800935e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009362:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009366:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800936a:	e087      	b.n	800947c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	ee07 3a90 	vmov	s15, r3
 8009372:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009376:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80094d8 <HAL_RCC_GetSysClockFreq+0x2e8>
 800937a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800937e:	4b51      	ldr	r3, [pc, #324]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009386:	ee07 3a90 	vmov	s15, r3
 800938a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800938e:	ed97 6a02 	vldr	s12, [r7, #8]
 8009392:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80094d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009396:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800939a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800939e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80093ae:	e065      	b.n	800947c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	ee07 3a90 	vmov	s15, r3
 80093b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093ba:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80094dc <HAL_RCC_GetSysClockFreq+0x2ec>
 80093be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093c2:	4b40      	ldr	r3, [pc, #256]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80093c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80093c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093ca:	ee07 3a90 	vmov	s15, r3
 80093ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80093d6:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80094d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 80093da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80093f2:	e043      	b.n	800947c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	ee07 3a90 	vmov	s15, r3
 80093fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093fe:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80094e0 <HAL_RCC_GetSysClockFreq+0x2f0>
 8009402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009406:	4b2f      	ldr	r3, [pc, #188]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8009408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800940a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800940e:	ee07 3a90 	vmov	s15, r3
 8009412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009416:	ed97 6a02 	vldr	s12, [r7, #8]
 800941a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80094d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 800941e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009422:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009426:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800942a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800942e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009432:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8009436:	e021      	b.n	800947c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009438:	693b      	ldr	r3, [r7, #16]
 800943a:	ee07 3a90 	vmov	s15, r3
 800943e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009442:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80094dc <HAL_RCC_GetSysClockFreq+0x2ec>
 8009446:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800944a:	4b1e      	ldr	r3, [pc, #120]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800944c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800944e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009452:	ee07 3a90 	vmov	s15, r3
 8009456:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800945a:	ed97 6a02 	vldr	s12, [r7, #8]
 800945e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80094d4 <HAL_RCC_GetSysClockFreq+0x2e4>
 8009462:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009466:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800946a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800946e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009472:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009476:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800947a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800947c:	4b11      	ldr	r3, [pc, #68]	@ (80094c4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800947e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009480:	0a5b      	lsrs	r3, r3, #9
 8009482:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009486:	3301      	adds	r3, #1
 8009488:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	ee07 3a90 	vmov	s15, r3
 8009490:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009494:	edd7 6a07 	vldr	s13, [r7, #28]
 8009498:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800949c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80094a0:	ee17 3a90 	vmov	r3, s15
 80094a4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80094a6:	e005      	b.n	80094b4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80094a8:	2300      	movs	r3, #0
 80094aa:	61bb      	str	r3, [r7, #24]
      break;
 80094ac:	e002      	b.n	80094b4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80094ae:	4b07      	ldr	r3, [pc, #28]	@ (80094cc <HAL_RCC_GetSysClockFreq+0x2dc>)
 80094b0:	61bb      	str	r3, [r7, #24]
      break;
 80094b2:	bf00      	nop
  }

  return sysclockfreq;
 80094b4:	69bb      	ldr	r3, [r7, #24]
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3724      	adds	r7, #36	@ 0x24
 80094ba:	46bd      	mov	sp, r7
 80094bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c0:	4770      	bx	lr
 80094c2:	bf00      	nop
 80094c4:	58024400 	.word	0x58024400
 80094c8:	03d09000 	.word	0x03d09000
 80094cc:	003d0900 	.word	0x003d0900
 80094d0:	00f42400 	.word	0x00f42400
 80094d4:	46000000 	.word	0x46000000
 80094d8:	4c742400 	.word	0x4c742400
 80094dc:	4a742400 	.word	0x4a742400
 80094e0:	4b742400 	.word	0x4b742400

080094e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b082      	sub	sp, #8
 80094e8:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80094ea:	f7ff fe81 	bl	80091f0 <HAL_RCC_GetSysClockFreq>
 80094ee:	4602      	mov	r2, r0
 80094f0:	4b10      	ldr	r3, [pc, #64]	@ (8009534 <HAL_RCC_GetHCLKFreq+0x50>)
 80094f2:	699b      	ldr	r3, [r3, #24]
 80094f4:	0a1b      	lsrs	r3, r3, #8
 80094f6:	f003 030f 	and.w	r3, r3, #15
 80094fa:	490f      	ldr	r1, [pc, #60]	@ (8009538 <HAL_RCC_GetHCLKFreq+0x54>)
 80094fc:	5ccb      	ldrb	r3, [r1, r3]
 80094fe:	f003 031f 	and.w	r3, r3, #31
 8009502:	fa22 f303 	lsr.w	r3, r2, r3
 8009506:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8009508:	4b0a      	ldr	r3, [pc, #40]	@ (8009534 <HAL_RCC_GetHCLKFreq+0x50>)
 800950a:	699b      	ldr	r3, [r3, #24]
 800950c:	f003 030f 	and.w	r3, r3, #15
 8009510:	4a09      	ldr	r2, [pc, #36]	@ (8009538 <HAL_RCC_GetHCLKFreq+0x54>)
 8009512:	5cd3      	ldrb	r3, [r2, r3]
 8009514:	f003 031f 	and.w	r3, r3, #31
 8009518:	687a      	ldr	r2, [r7, #4]
 800951a:	fa22 f303 	lsr.w	r3, r2, r3
 800951e:	4a07      	ldr	r2, [pc, #28]	@ (800953c <HAL_RCC_GetHCLKFreq+0x58>)
 8009520:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8009522:	4a07      	ldr	r2, [pc, #28]	@ (8009540 <HAL_RCC_GetHCLKFreq+0x5c>)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8009528:	4b04      	ldr	r3, [pc, #16]	@ (800953c <HAL_RCC_GetHCLKFreq+0x58>)
 800952a:	681b      	ldr	r3, [r3, #0]
}
 800952c:	4618      	mov	r0, r3
 800952e:	3708      	adds	r7, #8
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}
 8009534:	58024400 	.word	0x58024400
 8009538:	0807b94c 	.word	0x0807b94c
 800953c:	24000008 	.word	0x24000008
 8009540:	24000004 	.word	0x24000004

08009544 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8009548:	f7ff ffcc 	bl	80094e4 <HAL_RCC_GetHCLKFreq>
 800954c:	4602      	mov	r2, r0
 800954e:	4b06      	ldr	r3, [pc, #24]	@ (8009568 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009550:	69db      	ldr	r3, [r3, #28]
 8009552:	091b      	lsrs	r3, r3, #4
 8009554:	f003 0307 	and.w	r3, r3, #7
 8009558:	4904      	ldr	r1, [pc, #16]	@ (800956c <HAL_RCC_GetPCLK1Freq+0x28>)
 800955a:	5ccb      	ldrb	r3, [r1, r3]
 800955c:	f003 031f 	and.w	r3, r3, #31
 8009560:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8009564:	4618      	mov	r0, r3
 8009566:	bd80      	pop	{r7, pc}
 8009568:	58024400 	.word	0x58024400
 800956c:	0807b94c 	.word	0x0807b94c

08009570 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009570:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009574:	b0c6      	sub	sp, #280	@ 0x118
 8009576:	af00      	add	r7, sp, #0
 8009578:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800957c:	2300      	movs	r3, #0
 800957e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009582:	2300      	movs	r3, #0
 8009584:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009588:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800958c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009590:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8009594:	2500      	movs	r5, #0
 8009596:	ea54 0305 	orrs.w	r3, r4, r5
 800959a:	d049      	beq.n	8009630 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800959c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095a2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80095a6:	d02f      	beq.n	8009608 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80095a8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80095ac:	d828      	bhi.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80095ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80095b2:	d01a      	beq.n	80095ea <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80095b4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80095b8:	d822      	bhi.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d003      	beq.n	80095c6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80095be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80095c2:	d007      	beq.n	80095d4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80095c4:	e01c      	b.n	8009600 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095c6:	4bab      	ldr	r3, [pc, #684]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80095c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095ca:	4aaa      	ldr	r2, [pc, #680]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80095cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80095d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80095d2:	e01a      	b.n	800960a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80095d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095d8:	3308      	adds	r3, #8
 80095da:	2102      	movs	r1, #2
 80095dc:	4618      	mov	r0, r3
 80095de:	f002 fa49 	bl	800ba74 <RCCEx_PLL2_Config>
 80095e2:	4603      	mov	r3, r0
 80095e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80095e8:	e00f      	b.n	800960a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80095ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80095ee:	3328      	adds	r3, #40	@ 0x28
 80095f0:	2102      	movs	r1, #2
 80095f2:	4618      	mov	r0, r3
 80095f4:	f002 faf0 	bl	800bbd8 <RCCEx_PLL3_Config>
 80095f8:	4603      	mov	r3, r0
 80095fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80095fe:	e004      	b.n	800960a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009600:	2301      	movs	r3, #1
 8009602:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009606:	e000      	b.n	800960a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8009608:	bf00      	nop
    }

    if (ret == HAL_OK)
 800960a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800960e:	2b00      	cmp	r3, #0
 8009610:	d10a      	bne.n	8009628 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8009612:	4b98      	ldr	r3, [pc, #608]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009614:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009616:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800961a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800961e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009620:	4a94      	ldr	r2, [pc, #592]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009622:	430b      	orrs	r3, r1
 8009624:	6513      	str	r3, [r2, #80]	@ 0x50
 8009626:	e003      	b.n	8009630 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009628:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800962c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009638:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800963c:	f04f 0900 	mov.w	r9, #0
 8009640:	ea58 0309 	orrs.w	r3, r8, r9
 8009644:	d047      	beq.n	80096d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8009646:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800964a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800964c:	2b04      	cmp	r3, #4
 800964e:	d82a      	bhi.n	80096a6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8009650:	a201      	add	r2, pc, #4	@ (adr r2, 8009658 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8009652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009656:	bf00      	nop
 8009658:	0800966d 	.word	0x0800966d
 800965c:	0800967b 	.word	0x0800967b
 8009660:	08009691 	.word	0x08009691
 8009664:	080096af 	.word	0x080096af
 8009668:	080096af 	.word	0x080096af
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800966c:	4b81      	ldr	r3, [pc, #516]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800966e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009670:	4a80      	ldr	r2, [pc, #512]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009672:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009676:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009678:	e01a      	b.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800967a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800967e:	3308      	adds	r3, #8
 8009680:	2100      	movs	r1, #0
 8009682:	4618      	mov	r0, r3
 8009684:	f002 f9f6 	bl	800ba74 <RCCEx_PLL2_Config>
 8009688:	4603      	mov	r3, r0
 800968a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800968e:	e00f      	b.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009690:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009694:	3328      	adds	r3, #40	@ 0x28
 8009696:	2100      	movs	r1, #0
 8009698:	4618      	mov	r0, r3
 800969a:	f002 fa9d 	bl	800bbd8 <RCCEx_PLL3_Config>
 800969e:	4603      	mov	r3, r0
 80096a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80096a4:	e004      	b.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80096a6:	2301      	movs	r3, #1
 80096a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80096ac:	e000      	b.n	80096b0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80096ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d10a      	bne.n	80096ce <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80096b8:	4b6e      	ldr	r3, [pc, #440]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80096ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096bc:	f023 0107 	bic.w	r1, r3, #7
 80096c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80096c6:	4a6b      	ldr	r2, [pc, #428]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80096c8:	430b      	orrs	r3, r1
 80096ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80096cc:	e003      	b.n	80096d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80096d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80096d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096de:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 80096e2:	f04f 0b00 	mov.w	fp, #0
 80096e6:	ea5a 030b 	orrs.w	r3, sl, fp
 80096ea:	d05b      	beq.n	80097a4 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80096ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80096f0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80096f4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80096f8:	d03b      	beq.n	8009772 <HAL_RCCEx_PeriphCLKConfig+0x202>
 80096fa:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80096fe:	d834      	bhi.n	800976a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009700:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009704:	d037      	beq.n	8009776 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8009706:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800970a:	d82e      	bhi.n	800976a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800970c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009710:	d033      	beq.n	800977a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8009712:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009716:	d828      	bhi.n	800976a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009718:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800971c:	d01a      	beq.n	8009754 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800971e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009722:	d822      	bhi.n	800976a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8009724:	2b00      	cmp	r3, #0
 8009726:	d003      	beq.n	8009730 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8009728:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800972c:	d007      	beq.n	800973e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800972e:	e01c      	b.n	800976a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009730:	4b50      	ldr	r3, [pc, #320]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009734:	4a4f      	ldr	r2, [pc, #316]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009736:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800973a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800973c:	e01e      	b.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800973e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009742:	3308      	adds	r3, #8
 8009744:	2100      	movs	r1, #0
 8009746:	4618      	mov	r0, r3
 8009748:	f002 f994 	bl	800ba74 <RCCEx_PLL2_Config>
 800974c:	4603      	mov	r3, r0
 800974e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009752:	e013      	b.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009754:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009758:	3328      	adds	r3, #40	@ 0x28
 800975a:	2100      	movs	r1, #0
 800975c:	4618      	mov	r0, r3
 800975e:	f002 fa3b 	bl	800bbd8 <RCCEx_PLL3_Config>
 8009762:	4603      	mov	r3, r0
 8009764:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009768:	e008      	b.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800976a:	2301      	movs	r3, #1
 800976c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009770:	e004      	b.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8009772:	bf00      	nop
 8009774:	e002      	b.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8009776:	bf00      	nop
 8009778:	e000      	b.n	800977c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800977a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800977c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009780:	2b00      	cmp	r3, #0
 8009782:	d10b      	bne.n	800979c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8009784:	4b3b      	ldr	r3, [pc, #236]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009786:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009788:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800978c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009790:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009794:	4a37      	ldr	r2, [pc, #220]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8009796:	430b      	orrs	r3, r1
 8009798:	6593      	str	r3, [r2, #88]	@ 0x58
 800979a:	e003      	b.n	80097a4 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800979c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80097a0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80097a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097ac:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80097b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80097b4:	2300      	movs	r3, #0
 80097b6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80097ba:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80097be:	460b      	mov	r3, r1
 80097c0:	4313      	orrs	r3, r2
 80097c2:	d05d      	beq.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80097c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80097c8:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80097cc:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80097d0:	d03b      	beq.n	800984a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 80097d2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80097d6:	d834      	bhi.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80097d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80097dc:	d037      	beq.n	800984e <HAL_RCCEx_PeriphCLKConfig+0x2de>
 80097de:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80097e2:	d82e      	bhi.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80097e4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80097e8:	d033      	beq.n	8009852 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 80097ea:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80097ee:	d828      	bhi.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80097f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097f4:	d01a      	beq.n	800982c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 80097f6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097fa:	d822      	bhi.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d003      	beq.n	8009808 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8009800:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009804:	d007      	beq.n	8009816 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8009806:	e01c      	b.n	8009842 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009808:	4b1a      	ldr	r3, [pc, #104]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800980a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800980c:	4a19      	ldr	r2, [pc, #100]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800980e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009812:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009814:	e01e      	b.n	8009854 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800981a:	3308      	adds	r3, #8
 800981c:	2100      	movs	r1, #0
 800981e:	4618      	mov	r0, r3
 8009820:	f002 f928 	bl	800ba74 <RCCEx_PLL2_Config>
 8009824:	4603      	mov	r3, r0
 8009826:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800982a:	e013      	b.n	8009854 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800982c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009830:	3328      	adds	r3, #40	@ 0x28
 8009832:	2100      	movs	r1, #0
 8009834:	4618      	mov	r0, r3
 8009836:	f002 f9cf 	bl	800bbd8 <RCCEx_PLL3_Config>
 800983a:	4603      	mov	r3, r0
 800983c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009840:	e008      	b.n	8009854 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8009842:	2301      	movs	r3, #1
 8009844:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009848:	e004      	b.n	8009854 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800984a:	bf00      	nop
 800984c:	e002      	b.n	8009854 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800984e:	bf00      	nop
 8009850:	e000      	b.n	8009854 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8009852:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009854:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009858:	2b00      	cmp	r3, #0
 800985a:	d10d      	bne.n	8009878 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800985c:	4b05      	ldr	r3, [pc, #20]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800985e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009860:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009864:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009868:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800986c:	4a01      	ldr	r2, [pc, #4]	@ (8009874 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800986e:	430b      	orrs	r3, r1
 8009870:	6593      	str	r3, [r2, #88]	@ 0x58
 8009872:	e005      	b.n	8009880 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8009874:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009878:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800987c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8009880:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009888:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800988c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009890:	2300      	movs	r3, #0
 8009892:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8009896:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800989a:	460b      	mov	r3, r1
 800989c:	4313      	orrs	r3, r2
 800989e:	d03a      	beq.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 80098a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80098a6:	2b30      	cmp	r3, #48	@ 0x30
 80098a8:	d01f      	beq.n	80098ea <HAL_RCCEx_PeriphCLKConfig+0x37a>
 80098aa:	2b30      	cmp	r3, #48	@ 0x30
 80098ac:	d819      	bhi.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80098ae:	2b20      	cmp	r3, #32
 80098b0:	d00c      	beq.n	80098cc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80098b2:	2b20      	cmp	r3, #32
 80098b4:	d815      	bhi.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0x372>
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d019      	beq.n	80098ee <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80098ba:	2b10      	cmp	r3, #16
 80098bc:	d111      	bne.n	80098e2 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80098be:	4baa      	ldr	r3, [pc, #680]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80098c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098c2:	4aa9      	ldr	r2, [pc, #676]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80098c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80098c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80098ca:	e011      	b.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80098cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80098d0:	3308      	adds	r3, #8
 80098d2:	2102      	movs	r1, #2
 80098d4:	4618      	mov	r0, r3
 80098d6:	f002 f8cd 	bl	800ba74 <RCCEx_PLL2_Config>
 80098da:	4603      	mov	r3, r0
 80098dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 80098e0:	e006      	b.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80098e2:	2301      	movs	r3, #1
 80098e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80098e8:	e002      	b.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80098ea:	bf00      	nop
 80098ec:	e000      	b.n	80098f0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 80098ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80098f0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d10a      	bne.n	800990e <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80098f8:	4b9b      	ldr	r3, [pc, #620]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80098fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80098fc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009900:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009906:	4a98      	ldr	r2, [pc, #608]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009908:	430b      	orrs	r3, r1
 800990a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800990c:	e003      	b.n	8009916 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800990e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009912:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009916:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800991a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800991e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009922:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009926:	2300      	movs	r3, #0
 8009928:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800992c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009930:	460b      	mov	r3, r1
 8009932:	4313      	orrs	r3, r2
 8009934:	d051      	beq.n	80099da <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009936:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800993a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800993c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009940:	d035      	beq.n	80099ae <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8009942:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009946:	d82e      	bhi.n	80099a6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009948:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800994c:	d031      	beq.n	80099b2 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800994e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009952:	d828      	bhi.n	80099a6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009954:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009958:	d01a      	beq.n	8009990 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800995a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800995e:	d822      	bhi.n	80099a6 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8009960:	2b00      	cmp	r3, #0
 8009962:	d003      	beq.n	800996c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8009964:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009968:	d007      	beq.n	800997a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800996a:	e01c      	b.n	80099a6 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800996c:	4b7e      	ldr	r3, [pc, #504]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800996e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009970:	4a7d      	ldr	r2, [pc, #500]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009972:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009976:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8009978:	e01c      	b.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800997a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800997e:	3308      	adds	r3, #8
 8009980:	2100      	movs	r1, #0
 8009982:	4618      	mov	r0, r3
 8009984:	f002 f876 	bl	800ba74 <RCCEx_PLL2_Config>
 8009988:	4603      	mov	r3, r0
 800998a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800998e:	e011      	b.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009990:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009994:	3328      	adds	r3, #40	@ 0x28
 8009996:	2100      	movs	r1, #0
 8009998:	4618      	mov	r0, r3
 800999a:	f002 f91d 	bl	800bbd8 <RCCEx_PLL3_Config>
 800999e:	4603      	mov	r3, r0
 80099a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80099a4:	e006      	b.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80099a6:	2301      	movs	r3, #1
 80099a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80099ac:	e002      	b.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80099ae:	bf00      	nop
 80099b0:	e000      	b.n	80099b4 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 80099b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099b4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d10a      	bne.n	80099d2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80099bc:	4b6a      	ldr	r3, [pc, #424]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80099be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099c0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80099c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099ca:	4a67      	ldr	r2, [pc, #412]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80099cc:	430b      	orrs	r3, r1
 80099ce:	6513      	str	r3, [r2, #80]	@ 0x50
 80099d0:	e003      	b.n	80099da <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099d2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80099d6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80099da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80099e6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80099ea:	2300      	movs	r3, #0
 80099ec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80099f0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80099f4:	460b      	mov	r3, r1
 80099f6:	4313      	orrs	r3, r2
 80099f8:	d053      	beq.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80099fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80099fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009a04:	d033      	beq.n	8009a6e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8009a06:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009a0a:	d82c      	bhi.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009a0c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a10:	d02f      	beq.n	8009a72 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8009a12:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a16:	d826      	bhi.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009a18:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009a1c:	d02b      	beq.n	8009a76 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8009a1e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009a22:	d820      	bhi.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009a24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a28:	d012      	beq.n	8009a50 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8009a2a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a2e:	d81a      	bhi.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d022      	beq.n	8009a7a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8009a34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a38:	d115      	bne.n	8009a66 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009a3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a3e:	3308      	adds	r3, #8
 8009a40:	2101      	movs	r1, #1
 8009a42:	4618      	mov	r0, r3
 8009a44:	f002 f816 	bl	800ba74 <RCCEx_PLL2_Config>
 8009a48:	4603      	mov	r3, r0
 8009a4a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009a4e:	e015      	b.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009a50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a54:	3328      	adds	r3, #40	@ 0x28
 8009a56:	2101      	movs	r1, #1
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f002 f8bd 	bl	800bbd8 <RCCEx_PLL3_Config>
 8009a5e:	4603      	mov	r3, r0
 8009a60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009a64:	e00a      	b.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a66:	2301      	movs	r3, #1
 8009a68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009a6c:	e006      	b.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009a6e:	bf00      	nop
 8009a70:	e004      	b.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009a72:	bf00      	nop
 8009a74:	e002      	b.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009a76:	bf00      	nop
 8009a78:	e000      	b.n	8009a7c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8009a7a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d10a      	bne.n	8009a9a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8009a84:	4b38      	ldr	r3, [pc, #224]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009a86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a88:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8009a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009a90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009a92:	4a35      	ldr	r2, [pc, #212]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009a94:	430b      	orrs	r3, r1
 8009a96:	6513      	str	r3, [r2, #80]	@ 0x50
 8009a98:	e003      	b.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009a9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009a9e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8009aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aaa:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8009aae:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8009ab8:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009abc:	460b      	mov	r3, r1
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	d058      	beq.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8009ac2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ac6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009aca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ace:	d033      	beq.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8009ad0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ad4:	d82c      	bhi.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009ad6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ada:	d02f      	beq.n	8009b3c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8009adc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ae0:	d826      	bhi.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009ae2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009ae6:	d02b      	beq.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8009ae8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009aec:	d820      	bhi.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009aee:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009af2:	d012      	beq.n	8009b1a <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8009af4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009af8:	d81a      	bhi.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d022      	beq.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8009afe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b02:	d115      	bne.n	8009b30 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009b04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b08:	3308      	adds	r3, #8
 8009b0a:	2101      	movs	r1, #1
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f001 ffb1 	bl	800ba74 <RCCEx_PLL2_Config>
 8009b12:	4603      	mov	r3, r0
 8009b14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009b18:	e015      	b.n	8009b46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009b1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b1e:	3328      	adds	r3, #40	@ 0x28
 8009b20:	2101      	movs	r1, #1
 8009b22:	4618      	mov	r0, r3
 8009b24:	f002 f858 	bl	800bbd8 <RCCEx_PLL3_Config>
 8009b28:	4603      	mov	r3, r0
 8009b2a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009b2e:	e00a      	b.n	8009b46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009b30:	2301      	movs	r3, #1
 8009b32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009b36:	e006      	b.n	8009b46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009b38:	bf00      	nop
 8009b3a:	e004      	b.n	8009b46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009b3c:	bf00      	nop
 8009b3e:	e002      	b.n	8009b46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009b40:	bf00      	nop
 8009b42:	e000      	b.n	8009b46 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8009b44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b46:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d10e      	bne.n	8009b6c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009b4e:	4b06      	ldr	r3, [pc, #24]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b52:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009b56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b5a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8009b5e:	4a02      	ldr	r2, [pc, #8]	@ (8009b68 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8009b60:	430b      	orrs	r3, r1
 8009b62:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b64:	e006      	b.n	8009b74 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8009b66:	bf00      	nop
 8009b68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009b70:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8009b80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009b84:	2300      	movs	r3, #0
 8009b86:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8009b8a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8009b8e:	460b      	mov	r3, r1
 8009b90:	4313      	orrs	r3, r2
 8009b92:	d037      	beq.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8009b94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009b98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b9e:	d00e      	beq.n	8009bbe <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8009ba0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009ba4:	d816      	bhi.n	8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d018      	beq.n	8009bdc <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8009baa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009bae:	d111      	bne.n	8009bd4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009bb0:	4bc4      	ldr	r3, [pc, #784]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bb4:	4ac3      	ldr	r2, [pc, #780]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009bb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009bba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009bbc:	e00f      	b.n	8009bde <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009bbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bc2:	3308      	adds	r3, #8
 8009bc4:	2101      	movs	r1, #1
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	f001 ff54 	bl	800ba74 <RCCEx_PLL2_Config>
 8009bcc:	4603      	mov	r3, r0
 8009bce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009bd2:	e004      	b.n	8009bde <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009bda:	e000      	b.n	8009bde <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8009bdc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009bde:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d10a      	bne.n	8009bfc <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009be6:	4bb7      	ldr	r3, [pc, #732]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009be8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bea:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8009bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009bf2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009bf4:	4ab3      	ldr	r2, [pc, #716]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009bf6:	430b      	orrs	r3, r1
 8009bf8:	6513      	str	r3, [r2, #80]	@ 0x50
 8009bfa:	e003      	b.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009bfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c0c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009c10:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009c14:	2300      	movs	r3, #0
 8009c16:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009c1a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8009c1e:	460b      	mov	r3, r1
 8009c20:	4313      	orrs	r3, r2
 8009c22:	d039      	beq.n	8009c98 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009c24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c2a:	2b03      	cmp	r3, #3
 8009c2c:	d81c      	bhi.n	8009c68 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8009c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8009c34 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8009c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c34:	08009c71 	.word	0x08009c71
 8009c38:	08009c45 	.word	0x08009c45
 8009c3c:	08009c53 	.word	0x08009c53
 8009c40:	08009c71 	.word	0x08009c71
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009c44:	4b9f      	ldr	r3, [pc, #636]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c48:	4a9e      	ldr	r2, [pc, #632]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009c4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009c4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009c50:	e00f      	b.n	8009c72 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009c52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c56:	3308      	adds	r3, #8
 8009c58:	2102      	movs	r1, #2
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f001 ff0a 	bl	800ba74 <RCCEx_PLL2_Config>
 8009c60:	4603      	mov	r3, r0
 8009c62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009c66:	e004      	b.n	8009c72 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009c68:	2301      	movs	r3, #1
 8009c6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009c6e:	e000      	b.n	8009c72 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8009c70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d10a      	bne.n	8009c90 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8009c7a:	4b92      	ldr	r3, [pc, #584]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009c7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009c7e:	f023 0103 	bic.w	r1, r3, #3
 8009c82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c86:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009c88:	4a8e      	ldr	r2, [pc, #568]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009c8a:	430b      	orrs	r3, r1
 8009c8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009c8e:	e003      	b.n	8009c98 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009c94:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8009ca4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009ca8:	2300      	movs	r3, #0
 8009caa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009cae:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009cb2:	460b      	mov	r3, r1
 8009cb4:	4313      	orrs	r3, r2
 8009cb6:	f000 8099 	beq.w	8009dec <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009cba:	4b83      	ldr	r3, [pc, #524]	@ (8009ec8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a82      	ldr	r2, [pc, #520]	@ (8009ec8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009cc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009cc4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009cc6:	f7f8 f849 	bl	8001d5c <HAL_GetTick>
 8009cca:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009cce:	e00b      	b.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009cd0:	f7f8 f844 	bl	8001d5c <HAL_GetTick>
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8009cda:	1ad3      	subs	r3, r2, r3
 8009cdc:	2b64      	cmp	r3, #100	@ 0x64
 8009cde:	d903      	bls.n	8009ce8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8009ce0:	2303      	movs	r3, #3
 8009ce2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009ce6:	e005      	b.n	8009cf4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009ce8:	4b77      	ldr	r3, [pc, #476]	@ (8009ec8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d0ed      	beq.n	8009cd0 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8009cf4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d173      	bne.n	8009de4 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8009cfc:	4b71      	ldr	r3, [pc, #452]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009cfe:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009d00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d04:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009d08:	4053      	eors	r3, r2
 8009d0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d015      	beq.n	8009d3e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009d12:	4b6c      	ldr	r3, [pc, #432]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009d1a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009d1e:	4b69      	ldr	r3, [pc, #420]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d22:	4a68      	ldr	r2, [pc, #416]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009d28:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009d2a:	4b66      	ldr	r3, [pc, #408]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d2e:	4a65      	ldr	r2, [pc, #404]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009d34:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009d36:	4a63      	ldr	r2, [pc, #396]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d38:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8009d3c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8009d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d42:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009d46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d4a:	d118      	bne.n	8009d7e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d4c:	f7f8 f806 	bl	8001d5c <HAL_GetTick>
 8009d50:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d54:	e00d      	b.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d56:	f7f8 f801 	bl	8001d5c <HAL_GetTick>
 8009d5a:	4602      	mov	r2, r0
 8009d5c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8009d60:	1ad2      	subs	r2, r2, r3
 8009d62:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009d66:	429a      	cmp	r2, r3
 8009d68:	d903      	bls.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8009d6a:	2303      	movs	r3, #3
 8009d6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8009d70:	e005      	b.n	8009d7e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009d72:	4b54      	ldr	r3, [pc, #336]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009d76:	f003 0302 	and.w	r3, r3, #2
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d0eb      	beq.n	8009d56 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8009d7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	d129      	bne.n	8009dda <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009d86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009d8a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009d8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009d92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d96:	d10e      	bne.n	8009db6 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8009d98:	4b4a      	ldr	r3, [pc, #296]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009d9a:	691b      	ldr	r3, [r3, #16]
 8009d9c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8009da0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009da4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009da8:	091a      	lsrs	r2, r3, #4
 8009daa:	4b48      	ldr	r3, [pc, #288]	@ (8009ecc <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8009dac:	4013      	ands	r3, r2
 8009dae:	4a45      	ldr	r2, [pc, #276]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009db0:	430b      	orrs	r3, r1
 8009db2:	6113      	str	r3, [r2, #16]
 8009db4:	e005      	b.n	8009dc2 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8009db6:	4b43      	ldr	r3, [pc, #268]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009db8:	691b      	ldr	r3, [r3, #16]
 8009dba:	4a42      	ldr	r2, [pc, #264]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009dbc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009dc0:	6113      	str	r3, [r2, #16]
 8009dc2:	4b40      	ldr	r3, [pc, #256]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009dc4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8009dc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009dca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009dce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009dd2:	4a3c      	ldr	r2, [pc, #240]	@ (8009ec4 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8009dd4:	430b      	orrs	r3, r1
 8009dd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8009dd8:	e008      	b.n	8009dec <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009dda:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009dde:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8009de2:	e003      	b.n	8009dec <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009de4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009de8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df4:	f002 0301 	and.w	r3, r2, #1
 8009df8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009e02:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009e06:	460b      	mov	r3, r1
 8009e08:	4313      	orrs	r3, r2
 8009e0a:	f000 808f 	beq.w	8009f2c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8009e0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009e12:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e14:	2b28      	cmp	r3, #40	@ 0x28
 8009e16:	d871      	bhi.n	8009efc <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8009e18:	a201      	add	r2, pc, #4	@ (adr r2, 8009e20 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8009e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e1e:	bf00      	nop
 8009e20:	08009f05 	.word	0x08009f05
 8009e24:	08009efd 	.word	0x08009efd
 8009e28:	08009efd 	.word	0x08009efd
 8009e2c:	08009efd 	.word	0x08009efd
 8009e30:	08009efd 	.word	0x08009efd
 8009e34:	08009efd 	.word	0x08009efd
 8009e38:	08009efd 	.word	0x08009efd
 8009e3c:	08009efd 	.word	0x08009efd
 8009e40:	08009ed1 	.word	0x08009ed1
 8009e44:	08009efd 	.word	0x08009efd
 8009e48:	08009efd 	.word	0x08009efd
 8009e4c:	08009efd 	.word	0x08009efd
 8009e50:	08009efd 	.word	0x08009efd
 8009e54:	08009efd 	.word	0x08009efd
 8009e58:	08009efd 	.word	0x08009efd
 8009e5c:	08009efd 	.word	0x08009efd
 8009e60:	08009ee7 	.word	0x08009ee7
 8009e64:	08009efd 	.word	0x08009efd
 8009e68:	08009efd 	.word	0x08009efd
 8009e6c:	08009efd 	.word	0x08009efd
 8009e70:	08009efd 	.word	0x08009efd
 8009e74:	08009efd 	.word	0x08009efd
 8009e78:	08009efd 	.word	0x08009efd
 8009e7c:	08009efd 	.word	0x08009efd
 8009e80:	08009f05 	.word	0x08009f05
 8009e84:	08009efd 	.word	0x08009efd
 8009e88:	08009efd 	.word	0x08009efd
 8009e8c:	08009efd 	.word	0x08009efd
 8009e90:	08009efd 	.word	0x08009efd
 8009e94:	08009efd 	.word	0x08009efd
 8009e98:	08009efd 	.word	0x08009efd
 8009e9c:	08009efd 	.word	0x08009efd
 8009ea0:	08009f05 	.word	0x08009f05
 8009ea4:	08009efd 	.word	0x08009efd
 8009ea8:	08009efd 	.word	0x08009efd
 8009eac:	08009efd 	.word	0x08009efd
 8009eb0:	08009efd 	.word	0x08009efd
 8009eb4:	08009efd 	.word	0x08009efd
 8009eb8:	08009efd 	.word	0x08009efd
 8009ebc:	08009efd 	.word	0x08009efd
 8009ec0:	08009f05 	.word	0x08009f05
 8009ec4:	58024400 	.word	0x58024400
 8009ec8:	58024800 	.word	0x58024800
 8009ecc:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ed4:	3308      	adds	r3, #8
 8009ed6:	2101      	movs	r1, #1
 8009ed8:	4618      	mov	r0, r3
 8009eda:	f001 fdcb 	bl	800ba74 <RCCEx_PLL2_Config>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009ee4:	e00f      	b.n	8009f06 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009ee6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009eea:	3328      	adds	r3, #40	@ 0x28
 8009eec:	2101      	movs	r1, #1
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f001 fe72 	bl	800bbd8 <RCCEx_PLL3_Config>
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009efa:	e004      	b.n	8009f06 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009efc:	2301      	movs	r3, #1
 8009efe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009f02:	e000      	b.n	8009f06 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8009f04:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f06:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d10a      	bne.n	8009f24 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8009f0e:	4bbf      	ldr	r3, [pc, #764]	@ (800a20c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f12:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009f16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f1a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009f1c:	4abb      	ldr	r2, [pc, #748]	@ (800a20c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009f1e:	430b      	orrs	r3, r1
 8009f20:	6553      	str	r3, [r2, #84]	@ 0x54
 8009f22:	e003      	b.n	8009f2c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009f28:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8009f2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f34:	f002 0302 	and.w	r3, r2, #2
 8009f38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009f42:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009f46:	460b      	mov	r3, r1
 8009f48:	4313      	orrs	r3, r2
 8009f4a:	d041      	beq.n	8009fd0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8009f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009f52:	2b05      	cmp	r3, #5
 8009f54:	d824      	bhi.n	8009fa0 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8009f56:	a201      	add	r2, pc, #4	@ (adr r2, 8009f5c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8009f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f5c:	08009fa9 	.word	0x08009fa9
 8009f60:	08009f75 	.word	0x08009f75
 8009f64:	08009f8b 	.word	0x08009f8b
 8009f68:	08009fa9 	.word	0x08009fa9
 8009f6c:	08009fa9 	.word	0x08009fa9
 8009f70:	08009fa9 	.word	0x08009fa9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009f74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f78:	3308      	adds	r3, #8
 8009f7a:	2101      	movs	r1, #1
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f001 fd79 	bl	800ba74 <RCCEx_PLL2_Config>
 8009f82:	4603      	mov	r3, r0
 8009f84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009f88:	e00f      	b.n	8009faa <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009f8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009f8e:	3328      	adds	r3, #40	@ 0x28
 8009f90:	2101      	movs	r1, #1
 8009f92:	4618      	mov	r0, r3
 8009f94:	f001 fe20 	bl	800bbd8 <RCCEx_PLL3_Config>
 8009f98:	4603      	mov	r3, r0
 8009f9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8009f9e:	e004      	b.n	8009faa <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8009fa6:	e000      	b.n	8009faa <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8009fa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009faa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d10a      	bne.n	8009fc8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8009fb2:	4b96      	ldr	r3, [pc, #600]	@ (800a20c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fb6:	f023 0107 	bic.w	r1, r3, #7
 8009fba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009fc0:	4a92      	ldr	r2, [pc, #584]	@ (800a20c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8009fc2:	430b      	orrs	r3, r1
 8009fc4:	6553      	str	r3, [r2, #84]	@ 0x54
 8009fc6:	e003      	b.n	8009fd0 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009fc8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8009fcc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009fd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd8:	f002 0304 	and.w	r3, r2, #4
 8009fdc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009fe6:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009fea:	460b      	mov	r3, r1
 8009fec:	4313      	orrs	r3, r2
 8009fee:	d044      	beq.n	800a07a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009ff0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8009ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ff8:	2b05      	cmp	r3, #5
 8009ffa:	d825      	bhi.n	800a048 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8009ffc:	a201      	add	r2, pc, #4	@ (adr r2, 800a004 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8009ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a002:	bf00      	nop
 800a004:	0800a051 	.word	0x0800a051
 800a008:	0800a01d 	.word	0x0800a01d
 800a00c:	0800a033 	.word	0x0800a033
 800a010:	0800a051 	.word	0x0800a051
 800a014:	0800a051 	.word	0x0800a051
 800a018:	0800a051 	.word	0x0800a051
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a01c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a020:	3308      	adds	r3, #8
 800a022:	2101      	movs	r1, #1
 800a024:	4618      	mov	r0, r3
 800a026:	f001 fd25 	bl	800ba74 <RCCEx_PLL2_Config>
 800a02a:	4603      	mov	r3, r0
 800a02c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a030:	e00f      	b.n	800a052 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a032:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a036:	3328      	adds	r3, #40	@ 0x28
 800a038:	2101      	movs	r1, #1
 800a03a:	4618      	mov	r0, r3
 800a03c:	f001 fdcc 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a040:	4603      	mov	r3, r0
 800a042:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800a046:	e004      	b.n	800a052 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a048:	2301      	movs	r3, #1
 800a04a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a04e:	e000      	b.n	800a052 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800a050:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a052:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a056:	2b00      	cmp	r3, #0
 800a058:	d10b      	bne.n	800a072 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a05a:	4b6c      	ldr	r3, [pc, #432]	@ (800a20c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a05c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a05e:	f023 0107 	bic.w	r1, r3, #7
 800a062:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a06a:	4a68      	ldr	r2, [pc, #416]	@ (800a20c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a06c:	430b      	orrs	r3, r1
 800a06e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a070:	e003      	b.n	800a07a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a072:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a076:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800a07a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a07e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a082:	f002 0320 	and.w	r3, r2, #32
 800a086:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a08a:	2300      	movs	r3, #0
 800a08c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800a090:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800a094:	460b      	mov	r3, r1
 800a096:	4313      	orrs	r3, r2
 800a098:	d055      	beq.n	800a146 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800a09a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a09e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a0a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a0a6:	d033      	beq.n	800a110 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800a0a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a0ac:	d82c      	bhi.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a0ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0b2:	d02f      	beq.n	800a114 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800a0b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0b8:	d826      	bhi.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a0ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a0be:	d02b      	beq.n	800a118 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800a0c0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800a0c4:	d820      	bhi.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a0c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0ca:	d012      	beq.n	800a0f2 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800a0cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a0d0:	d81a      	bhi.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d022      	beq.n	800a11c <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800a0d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a0da:	d115      	bne.n	800a108 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a0dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0e0:	3308      	adds	r3, #8
 800a0e2:	2100      	movs	r1, #0
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	f001 fcc5 	bl	800ba74 <RCCEx_PLL2_Config>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a0f0:	e015      	b.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a0f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a0f6:	3328      	adds	r3, #40	@ 0x28
 800a0f8:	2102      	movs	r1, #2
 800a0fa:	4618      	mov	r0, r3
 800a0fc:	f001 fd6c 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a100:	4603      	mov	r3, r0
 800a102:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800a106:	e00a      	b.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a108:	2301      	movs	r3, #1
 800a10a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a10e:	e006      	b.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a110:	bf00      	nop
 800a112:	e004      	b.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a114:	bf00      	nop
 800a116:	e002      	b.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a118:	bf00      	nop
 800a11a:	e000      	b.n	800a11e <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800a11c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a11e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a122:	2b00      	cmp	r3, #0
 800a124:	d10b      	bne.n	800a13e <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a126:	4b39      	ldr	r3, [pc, #228]	@ (800a20c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a12a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800a12e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a132:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a136:	4a35      	ldr	r2, [pc, #212]	@ (800a20c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a138:	430b      	orrs	r3, r1
 800a13a:	6553      	str	r3, [r2, #84]	@ 0x54
 800a13c:	e003      	b.n	800a146 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a13e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a142:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800a146:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a14e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800a152:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a156:	2300      	movs	r3, #0
 800a158:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a15c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800a160:	460b      	mov	r3, r1
 800a162:	4313      	orrs	r3, r2
 800a164:	d058      	beq.n	800a218 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800a166:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a16a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a16e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a172:	d033      	beq.n	800a1dc <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800a174:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800a178:	d82c      	bhi.n	800a1d4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a17a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a17e:	d02f      	beq.n	800a1e0 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800a180:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a184:	d826      	bhi.n	800a1d4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a186:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a18a:	d02b      	beq.n	800a1e4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800a18c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a190:	d820      	bhi.n	800a1d4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a192:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a196:	d012      	beq.n	800a1be <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800a198:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a19c:	d81a      	bhi.n	800a1d4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d022      	beq.n	800a1e8 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800a1a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a1a6:	d115      	bne.n	800a1d4 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a1a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1ac:	3308      	adds	r3, #8
 800a1ae:	2100      	movs	r1, #0
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	f001 fc5f 	bl	800ba74 <RCCEx_PLL2_Config>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a1bc:	e015      	b.n	800a1ea <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a1be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1c2:	3328      	adds	r3, #40	@ 0x28
 800a1c4:	2102      	movs	r1, #2
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	f001 fd06 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a1cc:	4603      	mov	r3, r0
 800a1ce:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800a1d2:	e00a      	b.n	800a1ea <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a1da:	e006      	b.n	800a1ea <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a1dc:	bf00      	nop
 800a1de:	e004      	b.n	800a1ea <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a1e0:	bf00      	nop
 800a1e2:	e002      	b.n	800a1ea <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a1e4:	bf00      	nop
 800a1e6:	e000      	b.n	800a1ea <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800a1e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a1ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d10e      	bne.n	800a210 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a1f2:	4b06      	ldr	r3, [pc, #24]	@ (800a20c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a1f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1f6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800a1fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a1fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a202:	4a02      	ldr	r2, [pc, #8]	@ (800a20c <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800a204:	430b      	orrs	r3, r1
 800a206:	6593      	str	r3, [r2, #88]	@ 0x58
 800a208:	e006      	b.n	800a218 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800a20a:	bf00      	nop
 800a20c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a210:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a214:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800a218:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a220:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800a224:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a228:	2300      	movs	r3, #0
 800a22a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a22e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800a232:	460b      	mov	r3, r1
 800a234:	4313      	orrs	r3, r2
 800a236:	d055      	beq.n	800a2e4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800a238:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a23c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a240:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a244:	d033      	beq.n	800a2ae <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800a246:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800a24a:	d82c      	bhi.n	800a2a6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a24c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a250:	d02f      	beq.n	800a2b2 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800a252:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a256:	d826      	bhi.n	800a2a6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a258:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a25c:	d02b      	beq.n	800a2b6 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800a25e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800a262:	d820      	bhi.n	800a2a6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a264:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a268:	d012      	beq.n	800a290 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800a26a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a26e:	d81a      	bhi.n	800a2a6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800a270:	2b00      	cmp	r3, #0
 800a272:	d022      	beq.n	800a2ba <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800a274:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a278:	d115      	bne.n	800a2a6 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a27a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a27e:	3308      	adds	r3, #8
 800a280:	2100      	movs	r1, #0
 800a282:	4618      	mov	r0, r3
 800a284:	f001 fbf6 	bl	800ba74 <RCCEx_PLL2_Config>
 800a288:	4603      	mov	r3, r0
 800a28a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a28e:	e015      	b.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a294:	3328      	adds	r3, #40	@ 0x28
 800a296:	2102      	movs	r1, #2
 800a298:	4618      	mov	r0, r3
 800a29a:	f001 fc9d 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a29e:	4603      	mov	r3, r0
 800a2a0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800a2a4:	e00a      	b.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a2ac:	e006      	b.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a2ae:	bf00      	nop
 800a2b0:	e004      	b.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a2b2:	bf00      	nop
 800a2b4:	e002      	b.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a2b6:	bf00      	nop
 800a2b8:	e000      	b.n	800a2bc <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800a2ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a2bc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d10b      	bne.n	800a2dc <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800a2c4:	4ba0      	ldr	r3, [pc, #640]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a2c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2c8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800a2cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2d0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800a2d4:	4a9c      	ldr	r2, [pc, #624]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a2d6:	430b      	orrs	r3, r1
 800a2d8:	6593      	str	r3, [r2, #88]	@ 0x58
 800a2da:	e003      	b.n	800a2e4 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2dc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a2e0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800a2e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2ec:	f002 0308 	and.w	r3, r2, #8
 800a2f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a2fa:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800a2fe:	460b      	mov	r3, r1
 800a300:	4313      	orrs	r3, r2
 800a302:	d01e      	beq.n	800a342 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800a304:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a308:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a30c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a310:	d10c      	bne.n	800a32c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a312:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a316:	3328      	adds	r3, #40	@ 0x28
 800a318:	2102      	movs	r1, #2
 800a31a:	4618      	mov	r0, r3
 800a31c:	f001 fc5c 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a320:	4603      	mov	r3, r0
 800a322:	2b00      	cmp	r3, #0
 800a324:	d002      	beq.n	800a32c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800a326:	2301      	movs	r3, #1
 800a328:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800a32c:	4b86      	ldr	r3, [pc, #536]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a32e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a330:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a334:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a338:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a33c:	4a82      	ldr	r2, [pc, #520]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a33e:	430b      	orrs	r3, r1
 800a340:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800a342:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34a:	f002 0310 	and.w	r3, r2, #16
 800a34e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a352:	2300      	movs	r3, #0
 800a354:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a358:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800a35c:	460b      	mov	r3, r1
 800a35e:	4313      	orrs	r3, r2
 800a360:	d01e      	beq.n	800a3a0 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800a362:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a366:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a36a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a36e:	d10c      	bne.n	800a38a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a370:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a374:	3328      	adds	r3, #40	@ 0x28
 800a376:	2102      	movs	r1, #2
 800a378:	4618      	mov	r0, r3
 800a37a:	f001 fc2d 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a37e:	4603      	mov	r3, r0
 800a380:	2b00      	cmp	r3, #0
 800a382:	d002      	beq.n	800a38a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800a384:	2301      	movs	r3, #1
 800a386:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800a38a:	4b6f      	ldr	r3, [pc, #444]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a38c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a38e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a392:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a396:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a39a:	4a6b      	ldr	r2, [pc, #428]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a39c:	430b      	orrs	r3, r1
 800a39e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a3a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800a3ac:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a3b2:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800a3b6:	460b      	mov	r3, r1
 800a3b8:	4313      	orrs	r3, r2
 800a3ba:	d03e      	beq.n	800a43a <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800a3bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a3c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a3c8:	d022      	beq.n	800a410 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800a3ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a3ce:	d81b      	bhi.n	800a408 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d003      	beq.n	800a3dc <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800a3d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a3d8:	d00b      	beq.n	800a3f2 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800a3da:	e015      	b.n	800a408 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a3dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3e0:	3308      	adds	r3, #8
 800a3e2:	2100      	movs	r1, #0
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f001 fb45 	bl	800ba74 <RCCEx_PLL2_Config>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a3f0:	e00f      	b.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a3f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a3f6:	3328      	adds	r3, #40	@ 0x28
 800a3f8:	2102      	movs	r1, #2
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	f001 fbec 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a400:	4603      	mov	r3, r0
 800a402:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800a406:	e004      	b.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a408:	2301      	movs	r3, #1
 800a40a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a40e:	e000      	b.n	800a412 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800a410:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a412:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a416:	2b00      	cmp	r3, #0
 800a418:	d10b      	bne.n	800a432 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a41a:	4b4b      	ldr	r3, [pc, #300]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a41c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a41e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800a422:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a426:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800a42a:	4a47      	ldr	r2, [pc, #284]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a42c:	430b      	orrs	r3, r1
 800a42e:	6593      	str	r3, [r2, #88]	@ 0x58
 800a430:	e003      	b.n	800a43a <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a432:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a436:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a43a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a442:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800a446:	673b      	str	r3, [r7, #112]	@ 0x70
 800a448:	2300      	movs	r3, #0
 800a44a:	677b      	str	r3, [r7, #116]	@ 0x74
 800a44c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800a450:	460b      	mov	r3, r1
 800a452:	4313      	orrs	r3, r2
 800a454:	d03b      	beq.n	800a4ce <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800a456:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a45a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a45e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a462:	d01f      	beq.n	800a4a4 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800a464:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800a468:	d818      	bhi.n	800a49c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800a46a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a46e:	d003      	beq.n	800a478 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800a470:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a474:	d007      	beq.n	800a486 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800a476:	e011      	b.n	800a49c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a478:	4b33      	ldr	r3, [pc, #204]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a47a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a47c:	4a32      	ldr	r2, [pc, #200]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a47e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a482:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800a484:	e00f      	b.n	800a4a6 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a486:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a48a:	3328      	adds	r3, #40	@ 0x28
 800a48c:	2101      	movs	r1, #1
 800a48e:	4618      	mov	r0, r3
 800a490:	f001 fba2 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a494:	4603      	mov	r3, r0
 800a496:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800a49a:	e004      	b.n	800a4a6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a49c:	2301      	movs	r3, #1
 800a49e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a4a2:	e000      	b.n	800a4a6 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800a4a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a4a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d10b      	bne.n	800a4c6 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a4ae:	4b26      	ldr	r3, [pc, #152]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a4b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a4b2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a4b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4be:	4a22      	ldr	r2, [pc, #136]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a4c0:	430b      	orrs	r3, r1
 800a4c2:	6553      	str	r3, [r2, #84]	@ 0x54
 800a4c4:	e003      	b.n	800a4ce <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4c6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a4ca:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800a4ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4d6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800a4da:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a4dc:	2300      	movs	r3, #0
 800a4de:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a4e0:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800a4e4:	460b      	mov	r3, r1
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	d034      	beq.n	800a554 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800a4ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a4ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d003      	beq.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800a4f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a4f8:	d007      	beq.n	800a50a <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800a4fa:	e011      	b.n	800a520 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a4fc:	4b12      	ldr	r3, [pc, #72]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a4fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a500:	4a11      	ldr	r2, [pc, #68]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a502:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a506:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a508:	e00e      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a50a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a50e:	3308      	adds	r3, #8
 800a510:	2102      	movs	r1, #2
 800a512:	4618      	mov	r0, r3
 800a514:	f001 faae 	bl	800ba74 <RCCEx_PLL2_Config>
 800a518:	4603      	mov	r3, r0
 800a51a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800a51e:	e003      	b.n	800a528 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800a520:	2301      	movs	r3, #1
 800a522:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a526:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a528:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d10d      	bne.n	800a54c <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800a530:	4b05      	ldr	r3, [pc, #20]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a532:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a534:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a53c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a53e:	4a02      	ldr	r2, [pc, #8]	@ (800a548 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800a540:	430b      	orrs	r3, r1
 800a542:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a544:	e006      	b.n	800a554 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800a546:	bf00      	nop
 800a548:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a54c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a550:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800a554:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a55c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800a560:	663b      	str	r3, [r7, #96]	@ 0x60
 800a562:	2300      	movs	r3, #0
 800a564:	667b      	str	r3, [r7, #100]	@ 0x64
 800a566:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800a56a:	460b      	mov	r3, r1
 800a56c:	4313      	orrs	r3, r2
 800a56e:	d00c      	beq.n	800a58a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800a570:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a574:	3328      	adds	r3, #40	@ 0x28
 800a576:	2102      	movs	r1, #2
 800a578:	4618      	mov	r0, r3
 800a57a:	f001 fb2d 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a57e:	4603      	mov	r3, r0
 800a580:	2b00      	cmp	r3, #0
 800a582:	d002      	beq.n	800a58a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800a584:	2301      	movs	r3, #1
 800a586:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800a58a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a58e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a592:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800a596:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a598:	2300      	movs	r3, #0
 800a59a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a59c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a5a0:	460b      	mov	r3, r1
 800a5a2:	4313      	orrs	r3, r2
 800a5a4:	d036      	beq.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800a5a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a5aa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a5ac:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a5b0:	d018      	beq.n	800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800a5b2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a5b6:	d811      	bhi.n	800a5dc <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a5b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5bc:	d014      	beq.n	800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800a5be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a5c2:	d80b      	bhi.n	800a5dc <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d011      	beq.n	800a5ec <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800a5c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a5cc:	d106      	bne.n	800a5dc <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a5ce:	4bb7      	ldr	r3, [pc, #732]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a5d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5d2:	4ab6      	ldr	r2, [pc, #728]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a5d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a5d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a5da:	e008      	b.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a5dc:	2301      	movs	r3, #1
 800a5de:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800a5e2:	e004      	b.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a5e4:	bf00      	nop
 800a5e6:	e002      	b.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a5e8:	bf00      	nop
 800a5ea:	e000      	b.n	800a5ee <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800a5ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a5ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d10a      	bne.n	800a60c <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a5f6:	4bad      	ldr	r3, [pc, #692]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a5f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5fa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a5fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a602:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a604:	4aa9      	ldr	r2, [pc, #676]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a606:	430b      	orrs	r3, r1
 800a608:	6553      	str	r3, [r2, #84]	@ 0x54
 800a60a:	e003      	b.n	800a614 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a60c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a610:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a614:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a61c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a620:	653b      	str	r3, [r7, #80]	@ 0x50
 800a622:	2300      	movs	r3, #0
 800a624:	657b      	str	r3, [r7, #84]	@ 0x54
 800a626:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a62a:	460b      	mov	r3, r1
 800a62c:	4313      	orrs	r3, r2
 800a62e:	d009      	beq.n	800a644 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a630:	4b9e      	ldr	r3, [pc, #632]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a632:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a634:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a63c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800a63e:	4a9b      	ldr	r2, [pc, #620]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a640:	430b      	orrs	r3, r1
 800a642:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a644:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a64c:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a650:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a652:	2300      	movs	r3, #0
 800a654:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a656:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a65a:	460b      	mov	r3, r1
 800a65c:	4313      	orrs	r3, r2
 800a65e:	d009      	beq.n	800a674 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a660:	4b92      	ldr	r3, [pc, #584]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a662:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a664:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a668:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a66c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800a66e:	4a8f      	ldr	r2, [pc, #572]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a670:	430b      	orrs	r3, r1
 800a672:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a674:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a67c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a680:	643b      	str	r3, [r7, #64]	@ 0x40
 800a682:	2300      	movs	r3, #0
 800a684:	647b      	str	r3, [r7, #68]	@ 0x44
 800a686:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a68a:	460b      	mov	r3, r1
 800a68c:	4313      	orrs	r3, r2
 800a68e:	d00e      	beq.n	800a6ae <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a690:	4b86      	ldr	r3, [pc, #536]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a692:	691b      	ldr	r3, [r3, #16]
 800a694:	4a85      	ldr	r2, [pc, #532]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a696:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a69a:	6113      	str	r3, [r2, #16]
 800a69c:	4b83      	ldr	r3, [pc, #524]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a69e:	6919      	ldr	r1, [r3, #16]
 800a6a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6a4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800a6a8:	4a80      	ldr	r2, [pc, #512]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6aa:	430b      	orrs	r3, r1
 800a6ac:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a6ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6b6:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a6ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a6bc:	2300      	movs	r3, #0
 800a6be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a6c0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a6c4:	460b      	mov	r3, r1
 800a6c6:	4313      	orrs	r3, r2
 800a6c8:	d009      	beq.n	800a6de <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a6ca:	4b78      	ldr	r3, [pc, #480]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6ce:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a6d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6d8:	4a74      	ldr	r2, [pc, #464]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6da:	430b      	orrs	r3, r1
 800a6dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a6de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e6:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a6ea:	633b      	str	r3, [r7, #48]	@ 0x30
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6f0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a6f4:	460b      	mov	r3, r1
 800a6f6:	4313      	orrs	r3, r2
 800a6f8:	d00a      	beq.n	800a710 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a6fa:	4b6c      	ldr	r3, [pc, #432]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a6fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6fe:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a702:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a70a:	4a68      	ldr	r2, [pc, #416]	@ (800a8ac <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800a70c:	430b      	orrs	r3, r1
 800a70e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a710:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a718:	2100      	movs	r1, #0
 800a71a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a71c:	f003 0301 	and.w	r3, r3, #1
 800a720:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a722:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a726:	460b      	mov	r3, r1
 800a728:	4313      	orrs	r3, r2
 800a72a:	d011      	beq.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a72c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a730:	3308      	adds	r3, #8
 800a732:	2100      	movs	r1, #0
 800a734:	4618      	mov	r0, r3
 800a736:	f001 f99d 	bl	800ba74 <RCCEx_PLL2_Config>
 800a73a:	4603      	mov	r3, r0
 800a73c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a740:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a744:	2b00      	cmp	r3, #0
 800a746:	d003      	beq.n	800a750 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a748:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a74c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a750:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a754:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a758:	2100      	movs	r1, #0
 800a75a:	6239      	str	r1, [r7, #32]
 800a75c:	f003 0302 	and.w	r3, r3, #2
 800a760:	627b      	str	r3, [r7, #36]	@ 0x24
 800a762:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a766:	460b      	mov	r3, r1
 800a768:	4313      	orrs	r3, r2
 800a76a:	d011      	beq.n	800a790 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a76c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a770:	3308      	adds	r3, #8
 800a772:	2101      	movs	r1, #1
 800a774:	4618      	mov	r0, r3
 800a776:	f001 f97d 	bl	800ba74 <RCCEx_PLL2_Config>
 800a77a:	4603      	mov	r3, r0
 800a77c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a780:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a784:	2b00      	cmp	r3, #0
 800a786:	d003      	beq.n	800a790 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a788:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a78c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a790:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a798:	2100      	movs	r1, #0
 800a79a:	61b9      	str	r1, [r7, #24]
 800a79c:	f003 0304 	and.w	r3, r3, #4
 800a7a0:	61fb      	str	r3, [r7, #28]
 800a7a2:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a7a6:	460b      	mov	r3, r1
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	d011      	beq.n	800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a7ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7b0:	3308      	adds	r3, #8
 800a7b2:	2102      	movs	r1, #2
 800a7b4:	4618      	mov	r0, r3
 800a7b6:	f001 f95d 	bl	800ba74 <RCCEx_PLL2_Config>
 800a7ba:	4603      	mov	r3, r0
 800a7bc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a7c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d003      	beq.n	800a7d0 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a7c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a7cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a7d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7d8:	2100      	movs	r1, #0
 800a7da:	6139      	str	r1, [r7, #16]
 800a7dc:	f003 0308 	and.w	r3, r3, #8
 800a7e0:	617b      	str	r3, [r7, #20]
 800a7e2:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a7e6:	460b      	mov	r3, r1
 800a7e8:	4313      	orrs	r3, r2
 800a7ea:	d011      	beq.n	800a810 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a7ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a7f0:	3328      	adds	r3, #40	@ 0x28
 800a7f2:	2100      	movs	r1, #0
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f001 f9ef 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 800a800:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a804:	2b00      	cmp	r3, #0
 800a806:	d003      	beq.n	800a810 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a808:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a80c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a810:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a814:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a818:	2100      	movs	r1, #0
 800a81a:	60b9      	str	r1, [r7, #8]
 800a81c:	f003 0310 	and.w	r3, r3, #16
 800a820:	60fb      	str	r3, [r7, #12]
 800a822:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a826:	460b      	mov	r3, r1
 800a828:	4313      	orrs	r3, r2
 800a82a:	d011      	beq.n	800a850 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a82c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a830:	3328      	adds	r3, #40	@ 0x28
 800a832:	2101      	movs	r1, #1
 800a834:	4618      	mov	r0, r3
 800a836:	f001 f9cf 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a83a:	4603      	mov	r3, r0
 800a83c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a840:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a844:	2b00      	cmp	r3, #0
 800a846:	d003      	beq.n	800a850 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a848:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a84c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a850:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a858:	2100      	movs	r1, #0
 800a85a:	6039      	str	r1, [r7, #0]
 800a85c:	f003 0320 	and.w	r3, r3, #32
 800a860:	607b      	str	r3, [r7, #4]
 800a862:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a866:	460b      	mov	r3, r1
 800a868:	4313      	orrs	r3, r2
 800a86a:	d011      	beq.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a86c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800a870:	3328      	adds	r3, #40	@ 0x28
 800a872:	2102      	movs	r1, #2
 800a874:	4618      	mov	r0, r3
 800a876:	f001 f9af 	bl	800bbd8 <RCCEx_PLL3_Config>
 800a87a:	4603      	mov	r3, r0
 800a87c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800a880:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a884:	2b00      	cmp	r3, #0
 800a886:	d003      	beq.n	800a890 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a888:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800a88c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 800a890:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800a894:	2b00      	cmp	r3, #0
 800a896:	d101      	bne.n	800a89c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800a898:	2300      	movs	r3, #0
 800a89a:	e000      	b.n	800a89e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800a89c:	2301      	movs	r3, #1
}
 800a89e:	4618      	mov	r0, r3
 800a8a0:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a8aa:	bf00      	nop
 800a8ac:	58024400 	.word	0x58024400

0800a8b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b090      	sub	sp, #64	@ 0x40
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800a8ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8be:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800a8c2:	430b      	orrs	r3, r1
 800a8c4:	f040 8094 	bne.w	800a9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800a8c8:	4b9b      	ldr	r3, [pc, #620]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a8ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8cc:	f003 0307 	and.w	r3, r3, #7
 800a8d0:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800a8d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8d4:	2b04      	cmp	r3, #4
 800a8d6:	f200 8087 	bhi.w	800a9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800a8da:	a201      	add	r2, pc, #4	@ (adr r2, 800a8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800a8dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8e0:	0800a8f5 	.word	0x0800a8f5
 800a8e4:	0800a91d 	.word	0x0800a91d
 800a8e8:	0800a945 	.word	0x0800a945
 800a8ec:	0800a9e1 	.word	0x0800a9e1
 800a8f0:	0800a96d 	.word	0x0800a96d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800a8f4:	4b90      	ldr	r3, [pc, #576]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a8fc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a900:	d108      	bne.n	800a914 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a902:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800a906:	4618      	mov	r0, r3
 800a908:	f000 ff62 	bl	800b7d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a90c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a90e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a910:	f000 bc93 	b.w	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a914:	2300      	movs	r3, #0
 800a916:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a918:	f000 bc8f 	b.w	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800a91c:	4b86      	ldr	r3, [pc, #536]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a924:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a928:	d108      	bne.n	800a93c <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a92a:	f107 0318 	add.w	r3, r7, #24
 800a92e:	4618      	mov	r0, r3
 800a930:	f000 fca6 	bl	800b280 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800a934:	69bb      	ldr	r3, [r7, #24]
 800a936:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a938:	f000 bc7f 	b.w	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a93c:	2300      	movs	r3, #0
 800a93e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a940:	f000 bc7b 	b.w	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800a944:	4b7c      	ldr	r3, [pc, #496]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a94c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a950:	d108      	bne.n	800a964 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a952:	f107 030c 	add.w	r3, r7, #12
 800a956:	4618      	mov	r0, r3
 800a958:	f000 fde6 	bl	800b528 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800a960:	f000 bc6b 	b.w	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800a964:	2300      	movs	r3, #0
 800a966:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a968:	f000 bc67 	b.w	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a96c:	4b72      	ldr	r3, [pc, #456]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a96e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a970:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800a974:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a976:	4b70      	ldr	r3, [pc, #448]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	f003 0304 	and.w	r3, r3, #4
 800a97e:	2b04      	cmp	r3, #4
 800a980:	d10c      	bne.n	800a99c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800a982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a984:	2b00      	cmp	r3, #0
 800a986:	d109      	bne.n	800a99c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a988:	4b6b      	ldr	r3, [pc, #428]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	08db      	lsrs	r3, r3, #3
 800a98e:	f003 0303 	and.w	r3, r3, #3
 800a992:	4a6a      	ldr	r2, [pc, #424]	@ (800ab3c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800a994:	fa22 f303 	lsr.w	r3, r2, r3
 800a998:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a99a:	e01f      	b.n	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a99c:	4b66      	ldr	r3, [pc, #408]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a9a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a9a8:	d106      	bne.n	800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800a9aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a9b0:	d102      	bne.n	800a9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800a9b2:	4b63      	ldr	r3, [pc, #396]	@ (800ab40 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800a9b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9b6:	e011      	b.n	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a9b8:	4b5f      	ldr	r3, [pc, #380]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a9c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a9c4:	d106      	bne.n	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800a9c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a9c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a9cc:	d102      	bne.n	800a9d4 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800a9ce:	4b5d      	ldr	r3, [pc, #372]	@ (800ab44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800a9d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a9d2:	e003      	b.n	800a9dc <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800a9d8:	f000 bc2f 	b.w	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800a9dc:	f000 bc2d 	b.w	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800a9e0:	4b59      	ldr	r3, [pc, #356]	@ (800ab48 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800a9e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9e4:	f000 bc29 	b.w	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800a9ec:	f000 bc25 	b.w	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800a9f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a9f4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800a9f8:	430b      	orrs	r3, r1
 800a9fa:	f040 80a7 	bne.w	800ab4c <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800a9fe:	4b4e      	ldr	r3, [pc, #312]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa02:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800aa06:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800aa08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa0a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aa0e:	d054      	beq.n	800aaba <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800aa10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa12:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800aa16:	f200 808b 	bhi.w	800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800aa1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa1c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800aa20:	f000 8083 	beq.w	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800aa24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa26:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800aa2a:	f200 8081 	bhi.w	800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800aa2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa30:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aa34:	d02f      	beq.n	800aa96 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800aa36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800aa3c:	d878      	bhi.n	800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800aa3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d004      	beq.n	800aa4e <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800aa44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800aa4a:	d012      	beq.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800aa4c:	e070      	b.n	800ab30 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800aa4e:	4b3a      	ldr	r3, [pc, #232]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800aa56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800aa5a:	d107      	bne.n	800aa6c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800aa5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800aa60:	4618      	mov	r0, r3
 800aa62:	f000 feb5 	bl	800b7d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800aa66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa6a:	e3e6      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa70:	e3e3      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800aa72:	4b31      	ldr	r3, [pc, #196]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa7e:	d107      	bne.n	800aa90 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa80:	f107 0318 	add.w	r3, r7, #24
 800aa84:	4618      	mov	r0, r3
 800aa86:	f000 fbfb 	bl	800b280 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800aa8a:	69bb      	ldr	r3, [r7, #24]
 800aa8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aa8e:	e3d4      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aa90:	2300      	movs	r3, #0
 800aa92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aa94:	e3d1      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800aa96:	4b28      	ldr	r3, [pc, #160]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aaa2:	d107      	bne.n	800aab4 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aaa4:	f107 030c 	add.w	r3, r7, #12
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f000 fd3d 	bl	800b528 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aab2:	e3c2      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aab4:	2300      	movs	r3, #0
 800aab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aab8:	e3bf      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aaba:	4b1f      	ldr	r3, [pc, #124]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aabc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800aabe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800aac2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800aac4:	4b1c      	ldr	r3, [pc, #112]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	f003 0304 	and.w	r3, r3, #4
 800aacc:	2b04      	cmp	r3, #4
 800aace:	d10c      	bne.n	800aaea <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800aad0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d109      	bne.n	800aaea <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aad6:	4b18      	ldr	r3, [pc, #96]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aad8:	681b      	ldr	r3, [r3, #0]
 800aada:	08db      	lsrs	r3, r3, #3
 800aadc:	f003 0303 	and.w	r3, r3, #3
 800aae0:	4a16      	ldr	r2, [pc, #88]	@ (800ab3c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800aae2:	fa22 f303 	lsr.w	r3, r2, r3
 800aae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800aae8:	e01e      	b.n	800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800aaea:	4b13      	ldr	r3, [pc, #76]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aaf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aaf6:	d106      	bne.n	800ab06 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800aaf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aafa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aafe:	d102      	bne.n	800ab06 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ab00:	4b0f      	ldr	r3, [pc, #60]	@ (800ab40 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800ab02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab04:	e010      	b.n	800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ab06:	4b0c      	ldr	r3, [pc, #48]	@ (800ab38 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ab0e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ab12:	d106      	bne.n	800ab22 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800ab14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab16:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ab1a:	d102      	bne.n	800ab22 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ab1c:	4b09      	ldr	r3, [pc, #36]	@ (800ab44 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ab1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ab20:	e002      	b.n	800ab28 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ab22:	2300      	movs	r3, #0
 800ab24:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ab26:	e388      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ab28:	e387      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ab2a:	4b07      	ldr	r3, [pc, #28]	@ (800ab48 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800ab2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab2e:	e384      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ab30:	2300      	movs	r3, #0
 800ab32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ab34:	e381      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ab36:	bf00      	nop
 800ab38:	58024400 	.word	0x58024400
 800ab3c:	03d09000 	.word	0x03d09000
 800ab40:	003d0900 	.word	0x003d0900
 800ab44:	00f42400 	.word	0x00f42400
 800ab48:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ab4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ab50:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800ab54:	430b      	orrs	r3, r1
 800ab56:	f040 809c 	bne.w	800ac92 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800ab5a:	4b9e      	ldr	r3, [pc, #632]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ab5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ab5e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800ab62:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ab64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab66:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ab6a:	d054      	beq.n	800ac16 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800ab6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab6e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ab72:	f200 808b 	bhi.w	800ac8c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ab76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab78:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ab7c:	f000 8083 	beq.w	800ac86 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800ab80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab82:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ab86:	f200 8081 	bhi.w	800ac8c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ab8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab8c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab90:	d02f      	beq.n	800abf2 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800ab92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab98:	d878      	bhi.n	800ac8c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800ab9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d004      	beq.n	800abaa <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800aba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aba6:	d012      	beq.n	800abce <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800aba8:	e070      	b.n	800ac8c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800abaa:	4b8a      	ldr	r3, [pc, #552]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800abb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800abb6:	d107      	bne.n	800abc8 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800abb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800abbc:	4618      	mov	r0, r3
 800abbe:	f000 fe07 	bl	800b7d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800abc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800abc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abc6:	e338      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abc8:	2300      	movs	r3, #0
 800abca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abcc:	e335      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800abce:	4b81      	ldr	r3, [pc, #516]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800abd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800abda:	d107      	bne.n	800abec <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abdc:	f107 0318 	add.w	r3, r7, #24
 800abe0:	4618      	mov	r0, r3
 800abe2:	f000 fb4d 	bl	800b280 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800abe6:	69bb      	ldr	r3, [r7, #24]
 800abe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800abea:	e326      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800abec:	2300      	movs	r3, #0
 800abee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800abf0:	e323      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800abf2:	4b78      	ldr	r3, [pc, #480]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800abfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800abfe:	d107      	bne.n	800ac10 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ac00:	f107 030c 	add.w	r3, r7, #12
 800ac04:	4618      	mov	r0, r3
 800ac06:	f000 fc8f 	bl	800b528 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ac0e:	e314      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ac10:	2300      	movs	r3, #0
 800ac12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac14:	e311      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ac16:	4b6f      	ldr	r3, [pc, #444]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ac1a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ac1e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ac20:	4b6c      	ldr	r3, [pc, #432]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f003 0304 	and.w	r3, r3, #4
 800ac28:	2b04      	cmp	r3, #4
 800ac2a:	d10c      	bne.n	800ac46 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800ac2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d109      	bne.n	800ac46 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ac32:	4b68      	ldr	r3, [pc, #416]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	08db      	lsrs	r3, r3, #3
 800ac38:	f003 0303 	and.w	r3, r3, #3
 800ac3c:	4a66      	ldr	r2, [pc, #408]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ac3e:	fa22 f303 	lsr.w	r3, r2, r3
 800ac42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac44:	e01e      	b.n	800ac84 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ac46:	4b63      	ldr	r3, [pc, #396]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ac4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ac52:	d106      	bne.n	800ac62 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800ac54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac5a:	d102      	bne.n	800ac62 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ac5c:	4b5f      	ldr	r3, [pc, #380]	@ (800addc <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ac5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac60:	e010      	b.n	800ac84 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ac62:	4b5c      	ldr	r3, [pc, #368]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ac6a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ac6e:	d106      	bne.n	800ac7e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800ac70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ac76:	d102      	bne.n	800ac7e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ac78:	4b59      	ldr	r3, [pc, #356]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ac7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ac7c:	e002      	b.n	800ac84 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ac82:	e2da      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800ac84:	e2d9      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ac86:	4b57      	ldr	r3, [pc, #348]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800ac88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac8a:	e2d6      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ac90:	e2d3      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800ac92:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac96:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800ac9a:	430b      	orrs	r3, r1
 800ac9c:	f040 80a7 	bne.w	800adee <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800aca0:	4b4c      	ldr	r3, [pc, #304]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800aca2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aca4:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800aca8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800acaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800acb0:	d055      	beq.n	800ad5e <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800acb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acb4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800acb8:	f200 8096 	bhi.w	800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800acbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acbe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800acc2:	f000 8084 	beq.w	800adce <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800acc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acc8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800accc:	f200 808c 	bhi.w	800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800acd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800acd6:	d030      	beq.n	800ad3a <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800acd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800acde:	f200 8083 	bhi.w	800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800ace2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	d004      	beq.n	800acf2 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800ace8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800acea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800acee:	d012      	beq.n	800ad16 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800acf0:	e07a      	b.n	800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800acf2:	4b38      	ldr	r3, [pc, #224]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800acfa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800acfe:	d107      	bne.n	800ad10 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ad00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ad04:	4618      	mov	r0, r3
 800ad06:	f000 fd63 	bl	800b7d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ad0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad0e:	e294      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad10:	2300      	movs	r3, #0
 800ad12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad14:	e291      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ad16:	4b2f      	ldr	r3, [pc, #188]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ad1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ad22:	d107      	bne.n	800ad34 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad24:	f107 0318 	add.w	r3, r7, #24
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f000 faa9 	bl	800b280 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ad2e:	69bb      	ldr	r3, [r7, #24]
 800ad30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad32:	e282      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad34:	2300      	movs	r3, #0
 800ad36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad38:	e27f      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ad3a:	4b26      	ldr	r3, [pc, #152]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ad42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ad46:	d107      	bne.n	800ad58 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad48:	f107 030c 	add.w	r3, r7, #12
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	f000 fbeb 	bl	800b528 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ad56:	e270      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ad58:	2300      	movs	r3, #0
 800ad5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad5c:	e26d      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800ad5e:	4b1d      	ldr	r3, [pc, #116]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ad62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800ad66:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ad68:	4b1a      	ldr	r3, [pc, #104]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	f003 0304 	and.w	r3, r3, #4
 800ad70:	2b04      	cmp	r3, #4
 800ad72:	d10c      	bne.n	800ad8e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800ad74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d109      	bne.n	800ad8e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ad7a:	4b16      	ldr	r3, [pc, #88]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	08db      	lsrs	r3, r3, #3
 800ad80:	f003 0303 	and.w	r3, r3, #3
 800ad84:	4a14      	ldr	r2, [pc, #80]	@ (800add8 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800ad86:	fa22 f303 	lsr.w	r3, r2, r3
 800ad8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ad8c:	e01e      	b.n	800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ad8e:	4b11      	ldr	r3, [pc, #68]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ad96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad9a:	d106      	bne.n	800adaa <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800ad9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ada2:	d102      	bne.n	800adaa <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800ada4:	4b0d      	ldr	r3, [pc, #52]	@ (800addc <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800ada6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ada8:	e010      	b.n	800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800adaa:	4b0a      	ldr	r3, [pc, #40]	@ (800add4 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800adb2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800adb6:	d106      	bne.n	800adc6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800adb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800adbe:	d102      	bne.n	800adc6 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800adc0:	4b07      	ldr	r3, [pc, #28]	@ (800ade0 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800adc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800adc4:	e002      	b.n	800adcc <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800adc6:	2300      	movs	r3, #0
 800adc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800adca:	e236      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800adcc:	e235      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800adce:	4b05      	ldr	r3, [pc, #20]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800add0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800add2:	e232      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800add4:	58024400 	.word	0x58024400
 800add8:	03d09000 	.word	0x03d09000
 800addc:	003d0900 	.word	0x003d0900
 800ade0:	00f42400 	.word	0x00f42400
 800ade4:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800ade8:	2300      	movs	r3, #0
 800adea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800adec:	e225      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800adee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800adf2:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800adf6:	430b      	orrs	r3, r1
 800adf8:	f040 8085 	bne.w	800af06 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800adfc:	4b9c      	ldr	r3, [pc, #624]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800adfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae00:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800ae04:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800ae06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae08:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ae0c:	d06b      	beq.n	800aee6 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800ae0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800ae14:	d874      	bhi.n	800af00 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ae16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae18:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ae1c:	d056      	beq.n	800aecc <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800ae1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae20:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ae24:	d86c      	bhi.n	800af00 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ae26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae28:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ae2c:	d03b      	beq.n	800aea6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800ae2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae30:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ae34:	d864      	bhi.n	800af00 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ae36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae38:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae3c:	d021      	beq.n	800ae82 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800ae3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae44:	d85c      	bhi.n	800af00 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800ae46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d004      	beq.n	800ae56 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800ae4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae52:	d004      	beq.n	800ae5e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800ae54:	e054      	b.n	800af00 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800ae56:	f7fe fb75 	bl	8009544 <HAL_RCC_GetPCLK1Freq>
 800ae5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ae5c:	e1ed      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ae5e:	4b84      	ldr	r3, [pc, #528]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ae66:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ae6a:	d107      	bne.n	800ae7c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ae6c:	f107 0318 	add.w	r3, r7, #24
 800ae70:	4618      	mov	r0, r3
 800ae72:	f000 fa05 	bl	800b280 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ae76:	69fb      	ldr	r3, [r7, #28]
 800ae78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae7a:	e1de      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ae80:	e1db      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ae82:	4b7b      	ldr	r3, [pc, #492]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ae8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ae8e:	d107      	bne.n	800aea0 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae90:	f107 030c 	add.w	r3, r7, #12
 800ae94:	4618      	mov	r0, r3
 800ae96:	f000 fb47 	bl	800b528 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ae9a:	693b      	ldr	r3, [r7, #16]
 800ae9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ae9e:	e1cc      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aea0:	2300      	movs	r3, #0
 800aea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aea4:	e1c9      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800aea6:	4b72      	ldr	r3, [pc, #456]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f003 0304 	and.w	r3, r3, #4
 800aeae:	2b04      	cmp	r3, #4
 800aeb0:	d109      	bne.n	800aec6 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800aeb2:	4b6f      	ldr	r3, [pc, #444]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	08db      	lsrs	r3, r3, #3
 800aeb8:	f003 0303 	and.w	r3, r3, #3
 800aebc:	4a6d      	ldr	r2, [pc, #436]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800aebe:	fa22 f303 	lsr.w	r3, r2, r3
 800aec2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aec4:	e1b9      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aec6:	2300      	movs	r3, #0
 800aec8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aeca:	e1b6      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800aecc:	4b68      	ldr	r3, [pc, #416]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800aece:	681b      	ldr	r3, [r3, #0]
 800aed0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aed4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aed8:	d102      	bne.n	800aee0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800aeda:	4b67      	ldr	r3, [pc, #412]	@ (800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800aedc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aede:	e1ac      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aee0:	2300      	movs	r3, #0
 800aee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aee4:	e1a9      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800aee6:	4b62      	ldr	r3, [pc, #392]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aeee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800aef2:	d102      	bne.n	800aefa <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800aef4:	4b61      	ldr	r3, [pc, #388]	@ (800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800aef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800aef8:	e19f      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800aefa:	2300      	movs	r3, #0
 800aefc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aefe:	e19c      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800af00:	2300      	movs	r3, #0
 800af02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af04:	e199      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800af06:	e9d7 2300 	ldrd	r2, r3, [r7]
 800af0a:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800af0e:	430b      	orrs	r3, r1
 800af10:	d173      	bne.n	800affa <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800af12:	4b57      	ldr	r3, [pc, #348]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800af16:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800af1a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800af1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af1e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af22:	d02f      	beq.n	800af84 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800af24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800af2a:	d863      	bhi.n	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800af2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d004      	beq.n	800af3c <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800af32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800af38:	d012      	beq.n	800af60 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800af3a:	e05b      	b.n	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800af3c:	4b4c      	ldr	r3, [pc, #304]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800af44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800af48:	d107      	bne.n	800af5a <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af4a:	f107 0318 	add.w	r3, r7, #24
 800af4e:	4618      	mov	r0, r3
 800af50:	f000 f996 	bl	800b280 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800af54:	69bb      	ldr	r3, [r7, #24]
 800af56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af58:	e16f      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af5a:	2300      	movs	r3, #0
 800af5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af5e:	e16c      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800af60:	4b43      	ldr	r3, [pc, #268]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800af68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800af6c:	d107      	bne.n	800af7e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af6e:	f107 030c 	add.w	r3, r7, #12
 800af72:	4618      	mov	r0, r3
 800af74:	f000 fad8 	bl	800b528 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800af78:	697b      	ldr	r3, [r7, #20]
 800af7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800af7c:	e15d      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800af7e:	2300      	movs	r3, #0
 800af80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af82:	e15a      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800af84:	4b3a      	ldr	r3, [pc, #232]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af88:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800af8c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800af8e:	4b38      	ldr	r3, [pc, #224]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f003 0304 	and.w	r3, r3, #4
 800af96:	2b04      	cmp	r3, #4
 800af98:	d10c      	bne.n	800afb4 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800af9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d109      	bne.n	800afb4 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800afa0:	4b33      	ldr	r3, [pc, #204]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	08db      	lsrs	r3, r3, #3
 800afa6:	f003 0303 	and.w	r3, r3, #3
 800afaa:	4a32      	ldr	r2, [pc, #200]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800afac:	fa22 f303 	lsr.w	r3, r2, r3
 800afb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800afb2:	e01e      	b.n	800aff2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800afb4:	4b2e      	ldr	r3, [pc, #184]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800afbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800afc0:	d106      	bne.n	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800afc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afc4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800afc8:	d102      	bne.n	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800afca:	4b2b      	ldr	r3, [pc, #172]	@ (800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800afcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800afce:	e010      	b.n	800aff2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800afd0:	4b27      	ldr	r3, [pc, #156]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800afd8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800afdc:	d106      	bne.n	800afec <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800afde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800afe0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800afe4:	d102      	bne.n	800afec <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800afe6:	4b25      	ldr	r3, [pc, #148]	@ (800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800afe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800afea:	e002      	b.n	800aff2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800afec:	2300      	movs	r3, #0
 800afee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800aff0:	e123      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800aff2:	e122      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800aff4:	2300      	movs	r3, #0
 800aff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800aff8:	e11f      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800affa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800affe:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800b002:	430b      	orrs	r3, r1
 800b004:	d13c      	bne.n	800b080 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800b006:	4b1a      	ldr	r3, [pc, #104]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b008:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b00a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800b00e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b012:	2b00      	cmp	r3, #0
 800b014:	d004      	beq.n	800b020 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800b016:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b01c:	d012      	beq.n	800b044 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800b01e:	e023      	b.n	800b068 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b020:	4b13      	ldr	r3, [pc, #76]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b028:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b02c:	d107      	bne.n	800b03e <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b02e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b032:	4618      	mov	r0, r3
 800b034:	f000 fbcc 	bl	800b7d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b038:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b03a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b03c:	e0fd      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b03e:	2300      	movs	r3, #0
 800b040:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b042:	e0fa      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b044:	4b0a      	ldr	r3, [pc, #40]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b04c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b050:	d107      	bne.n	800b062 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b052:	f107 0318 	add.w	r3, r7, #24
 800b056:	4618      	mov	r0, r3
 800b058:	f000 f912 	bl	800b280 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800b05c:	6a3b      	ldr	r3, [r7, #32]
 800b05e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b060:	e0eb      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b062:	2300      	movs	r3, #0
 800b064:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b066:	e0e8      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800b068:	2300      	movs	r3, #0
 800b06a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b06c:	e0e5      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800b06e:	bf00      	nop
 800b070:	58024400 	.word	0x58024400
 800b074:	03d09000 	.word	0x03d09000
 800b078:	003d0900 	.word	0x003d0900
 800b07c:	00f42400 	.word	0x00f42400
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800b080:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b084:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800b088:	430b      	orrs	r3, r1
 800b08a:	f040 8085 	bne.w	800b198 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800b08e:	4b6d      	ldr	r3, [pc, #436]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b090:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b092:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800b096:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b09a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b09e:	d06b      	beq.n	800b178 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800b0a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b0a6:	d874      	bhi.n	800b192 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b0a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b0ae:	d056      	beq.n	800b15e <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800b0b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b0b6:	d86c      	bhi.n	800b192 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b0b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b0be:	d03b      	beq.n	800b138 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800b0c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b0c6:	d864      	bhi.n	800b192 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b0c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0ce:	d021      	beq.n	800b114 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800b0d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b0d6:	d85c      	bhi.n	800b192 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800b0d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d004      	beq.n	800b0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800b0de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b0e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b0e4:	d004      	beq.n	800b0f0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800b0e6:	e054      	b.n	800b192 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800b0e8:	f000 f8b4 	bl	800b254 <HAL_RCCEx_GetD3PCLK1Freq>
 800b0ec:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b0ee:	e0a4      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b0f0:	4b54      	ldr	r3, [pc, #336]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b0f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b0fc:	d107      	bne.n	800b10e <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b0fe:	f107 0318 	add.w	r3, r7, #24
 800b102:	4618      	mov	r0, r3
 800b104:	f000 f8bc 	bl	800b280 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b108:	69fb      	ldr	r3, [r7, #28]
 800b10a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b10c:	e095      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b10e:	2300      	movs	r3, #0
 800b110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b112:	e092      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800b114:	4b4b      	ldr	r3, [pc, #300]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800b11c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b120:	d107      	bne.n	800b132 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b122:	f107 030c 	add.w	r3, r7, #12
 800b126:	4618      	mov	r0, r3
 800b128:	f000 f9fe 	bl	800b528 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800b12c:	693b      	ldr	r3, [r7, #16]
 800b12e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b130:	e083      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b132:	2300      	movs	r3, #0
 800b134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b136:	e080      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800b138:	4b42      	ldr	r3, [pc, #264]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	f003 0304 	and.w	r3, r3, #4
 800b140:	2b04      	cmp	r3, #4
 800b142:	d109      	bne.n	800b158 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b144:	4b3f      	ldr	r3, [pc, #252]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	08db      	lsrs	r3, r3, #3
 800b14a:	f003 0303 	and.w	r3, r3, #3
 800b14e:	4a3e      	ldr	r2, [pc, #248]	@ (800b248 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800b150:	fa22 f303 	lsr.w	r3, r2, r3
 800b154:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b156:	e070      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b158:	2300      	movs	r3, #0
 800b15a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b15c:	e06d      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800b15e:	4b39      	ldr	r3, [pc, #228]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b166:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b16a:	d102      	bne.n	800b172 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800b16c:	4b37      	ldr	r3, [pc, #220]	@ (800b24c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800b16e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b170:	e063      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b172:	2300      	movs	r3, #0
 800b174:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b176:	e060      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b178:	4b32      	ldr	r3, [pc, #200]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b180:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b184:	d102      	bne.n	800b18c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800b186:	4b32      	ldr	r3, [pc, #200]	@ (800b250 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800b188:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b18a:	e056      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b18c:	2300      	movs	r3, #0
 800b18e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b190:	e053      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800b192:	2300      	movs	r3, #0
 800b194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b196:	e050      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800b198:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b19c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800b1a0:	430b      	orrs	r3, r1
 800b1a2:	d148      	bne.n	800b236 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b1a4:	4b27      	ldr	r3, [pc, #156]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b1a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b1a8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800b1ac:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800b1ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1b4:	d02a      	beq.n	800b20c <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800b1b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b1bc:	d838      	bhi.n	800b230 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800b1be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d004      	beq.n	800b1ce <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800b1c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b1ca:	d00d      	beq.n	800b1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800b1cc:	e030      	b.n	800b230 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800b1ce:	4b1d      	ldr	r3, [pc, #116]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b1d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b1da:	d102      	bne.n	800b1e2 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800b1dc:	4b1c      	ldr	r3, [pc, #112]	@ (800b250 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800b1de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b1e0:	e02b      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b1e6:	e028      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800b1e8:	4b16      	ldr	r3, [pc, #88]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b1f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b1f4:	d107      	bne.n	800b206 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b1f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f000 fae8 	bl	800b7d0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b200:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b202:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b204:	e019      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b206:	2300      	movs	r3, #0
 800b208:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b20a:	e016      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800b20c:	4b0d      	ldr	r3, [pc, #52]	@ (800b244 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b214:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b218:	d107      	bne.n	800b22a <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b21a:	f107 0318 	add.w	r3, r7, #24
 800b21e:	4618      	mov	r0, r3
 800b220:	f000 f82e 	bl	800b280 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b224:	69fb      	ldr	r3, [r7, #28]
 800b226:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800b228:	e007      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800b22a:	2300      	movs	r3, #0
 800b22c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b22e:	e004      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800b230:	2300      	movs	r3, #0
 800b232:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b234:	e001      	b.n	800b23a <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800b236:	2300      	movs	r3, #0
 800b238:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800b23a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800b23c:	4618      	mov	r0, r3
 800b23e:	3740      	adds	r7, #64	@ 0x40
 800b240:	46bd      	mov	sp, r7
 800b242:	bd80      	pop	{r7, pc}
 800b244:	58024400 	.word	0x58024400
 800b248:	03d09000 	.word	0x03d09000
 800b24c:	003d0900 	.word	0x003d0900
 800b250:	00f42400 	.word	0x00f42400

0800b254 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800b258:	f7fe f944 	bl	80094e4 <HAL_RCC_GetHCLKFreq>
 800b25c:	4602      	mov	r2, r0
 800b25e:	4b06      	ldr	r3, [pc, #24]	@ (800b278 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800b260:	6a1b      	ldr	r3, [r3, #32]
 800b262:	091b      	lsrs	r3, r3, #4
 800b264:	f003 0307 	and.w	r3, r3, #7
 800b268:	4904      	ldr	r1, [pc, #16]	@ (800b27c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800b26a:	5ccb      	ldrb	r3, [r1, r3]
 800b26c:	f003 031f 	and.w	r3, r3, #31
 800b270:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800b274:	4618      	mov	r0, r3
 800b276:	bd80      	pop	{r7, pc}
 800b278:	58024400 	.word	0x58024400
 800b27c:	0807b94c 	.word	0x0807b94c

0800b280 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800b280:	b480      	push	{r7}
 800b282:	b089      	sub	sp, #36	@ 0x24
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b288:	4ba1      	ldr	r3, [pc, #644]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b28a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b28c:	f003 0303 	and.w	r3, r3, #3
 800b290:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800b292:	4b9f      	ldr	r3, [pc, #636]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b296:	0b1b      	lsrs	r3, r3, #12
 800b298:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b29c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800b29e:	4b9c      	ldr	r3, [pc, #624]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2a2:	091b      	lsrs	r3, r3, #4
 800b2a4:	f003 0301 	and.w	r3, r3, #1
 800b2a8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800b2aa:	4b99      	ldr	r3, [pc, #612]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2ae:	08db      	lsrs	r3, r3, #3
 800b2b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b2b4:	693a      	ldr	r2, [r7, #16]
 800b2b6:	fb02 f303 	mul.w	r3, r2, r3
 800b2ba:	ee07 3a90 	vmov	s15, r3
 800b2be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2c2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	f000 8111 	beq.w	800b4f0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800b2ce:	69bb      	ldr	r3, [r7, #24]
 800b2d0:	2b02      	cmp	r3, #2
 800b2d2:	f000 8083 	beq.w	800b3dc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800b2d6:	69bb      	ldr	r3, [r7, #24]
 800b2d8:	2b02      	cmp	r3, #2
 800b2da:	f200 80a1 	bhi.w	800b420 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800b2de:	69bb      	ldr	r3, [r7, #24]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d003      	beq.n	800b2ec <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800b2e4:	69bb      	ldr	r3, [r7, #24]
 800b2e6:	2b01      	cmp	r3, #1
 800b2e8:	d056      	beq.n	800b398 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800b2ea:	e099      	b.n	800b420 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b2ec:	4b88      	ldr	r3, [pc, #544]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	f003 0320 	and.w	r3, r3, #32
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d02d      	beq.n	800b354 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b2f8:	4b85      	ldr	r3, [pc, #532]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	08db      	lsrs	r3, r3, #3
 800b2fe:	f003 0303 	and.w	r3, r3, #3
 800b302:	4a84      	ldr	r2, [pc, #528]	@ (800b514 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800b304:	fa22 f303 	lsr.w	r3, r2, r3
 800b308:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b30a:	68bb      	ldr	r3, [r7, #8]
 800b30c:	ee07 3a90 	vmov	s15, r3
 800b310:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b314:	697b      	ldr	r3, [r7, #20]
 800b316:	ee07 3a90 	vmov	s15, r3
 800b31a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b31e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b322:	4b7b      	ldr	r3, [pc, #492]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b326:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b32a:	ee07 3a90 	vmov	s15, r3
 800b32e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b332:	ed97 6a03 	vldr	s12, [r7, #12]
 800b336:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b518 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b33a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b33e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b342:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b346:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b34a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b34e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b352:	e087      	b.n	800b464 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b354:	697b      	ldr	r3, [r7, #20]
 800b356:	ee07 3a90 	vmov	s15, r3
 800b35a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b35e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b51c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800b362:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b366:	4b6a      	ldr	r3, [pc, #424]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b36a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b36e:	ee07 3a90 	vmov	s15, r3
 800b372:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b376:	ed97 6a03 	vldr	s12, [r7, #12]
 800b37a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b518 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b37e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b382:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b386:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b38a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b38e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b392:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b396:	e065      	b.n	800b464 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	ee07 3a90 	vmov	s15, r3
 800b39e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3a2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b520 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b3a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3aa:	4b59      	ldr	r3, [pc, #356]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3b2:	ee07 3a90 	vmov	s15, r3
 800b3b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800b3be:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b518 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b3c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3da:	e043      	b.n	800b464 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b3dc:	697b      	ldr	r3, [r7, #20]
 800b3de:	ee07 3a90 	vmov	s15, r3
 800b3e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3e6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b524 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800b3ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3ee:	4b48      	ldr	r3, [pc, #288]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b3f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3f6:	ee07 3a90 	vmov	s15, r3
 800b3fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800b402:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b518 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b406:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b40a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b40e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b412:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b416:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b41a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b41e:	e021      	b.n	800b464 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800b420:	697b      	ldr	r3, [r7, #20]
 800b422:	ee07 3a90 	vmov	s15, r3
 800b426:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b42a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b520 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800b42e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b432:	4b37      	ldr	r3, [pc, #220]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b436:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b43a:	ee07 3a90 	vmov	s15, r3
 800b43e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b442:	ed97 6a03 	vldr	s12, [r7, #12]
 800b446:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b518 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800b44a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b44e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b452:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b456:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b45a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b45e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b462:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800b464:	4b2a      	ldr	r3, [pc, #168]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b468:	0a5b      	lsrs	r3, r3, #9
 800b46a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b46e:	ee07 3a90 	vmov	s15, r3
 800b472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b476:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b47a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b47e:	edd7 6a07 	vldr	s13, [r7, #28]
 800b482:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b486:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b48a:	ee17 2a90 	vmov	r2, s15
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800b492:	4b1f      	ldr	r3, [pc, #124]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b494:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b496:	0c1b      	lsrs	r3, r3, #16
 800b498:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b49c:	ee07 3a90 	vmov	s15, r3
 800b4a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4a4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b4a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4ac:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4b8:	ee17 2a90 	vmov	r2, s15
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800b4c0:	4b13      	ldr	r3, [pc, #76]	@ (800b510 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800b4c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4c4:	0e1b      	lsrs	r3, r3, #24
 800b4c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b4ca:	ee07 3a90 	vmov	s15, r3
 800b4ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b4d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b4da:	edd7 6a07 	vldr	s13, [r7, #28]
 800b4de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b4e6:	ee17 2a90 	vmov	r2, s15
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800b4ee:	e008      	b.n	800b502 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	2200      	movs	r2, #0
 800b4f4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2200      	movs	r2, #0
 800b500:	609a      	str	r2, [r3, #8]
}
 800b502:	bf00      	nop
 800b504:	3724      	adds	r7, #36	@ 0x24
 800b506:	46bd      	mov	sp, r7
 800b508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50c:	4770      	bx	lr
 800b50e:	bf00      	nop
 800b510:	58024400 	.word	0x58024400
 800b514:	03d09000 	.word	0x03d09000
 800b518:	46000000 	.word	0x46000000
 800b51c:	4c742400 	.word	0x4c742400
 800b520:	4a742400 	.word	0x4a742400
 800b524:	4b742400 	.word	0x4b742400

0800b528 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800b528:	b480      	push	{r7}
 800b52a:	b089      	sub	sp, #36	@ 0x24
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b530:	4ba1      	ldr	r3, [pc, #644]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b534:	f003 0303 	and.w	r3, r3, #3
 800b538:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800b53a:	4b9f      	ldr	r3, [pc, #636]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b53c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b53e:	0d1b      	lsrs	r3, r3, #20
 800b540:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b544:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800b546:	4b9c      	ldr	r3, [pc, #624]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b54a:	0a1b      	lsrs	r3, r3, #8
 800b54c:	f003 0301 	and.w	r3, r3, #1
 800b550:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800b552:	4b99      	ldr	r3, [pc, #612]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b556:	08db      	lsrs	r3, r3, #3
 800b558:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b55c:	693a      	ldr	r2, [r7, #16]
 800b55e:	fb02 f303 	mul.w	r3, r2, r3
 800b562:	ee07 3a90 	vmov	s15, r3
 800b566:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b56a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800b56e:	697b      	ldr	r3, [r7, #20]
 800b570:	2b00      	cmp	r3, #0
 800b572:	f000 8111 	beq.w	800b798 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800b576:	69bb      	ldr	r3, [r7, #24]
 800b578:	2b02      	cmp	r3, #2
 800b57a:	f000 8083 	beq.w	800b684 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800b57e:	69bb      	ldr	r3, [r7, #24]
 800b580:	2b02      	cmp	r3, #2
 800b582:	f200 80a1 	bhi.w	800b6c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800b586:	69bb      	ldr	r3, [r7, #24]
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d003      	beq.n	800b594 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800b58c:	69bb      	ldr	r3, [r7, #24]
 800b58e:	2b01      	cmp	r3, #1
 800b590:	d056      	beq.n	800b640 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800b592:	e099      	b.n	800b6c8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b594:	4b88      	ldr	r3, [pc, #544]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	f003 0320 	and.w	r3, r3, #32
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d02d      	beq.n	800b5fc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b5a0:	4b85      	ldr	r3, [pc, #532]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	08db      	lsrs	r3, r3, #3
 800b5a6:	f003 0303 	and.w	r3, r3, #3
 800b5aa:	4a84      	ldr	r2, [pc, #528]	@ (800b7bc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800b5ac:	fa22 f303 	lsr.w	r3, r2, r3
 800b5b0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b5b2:	68bb      	ldr	r3, [r7, #8]
 800b5b4:	ee07 3a90 	vmov	s15, r3
 800b5b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5bc:	697b      	ldr	r3, [r7, #20]
 800b5be:	ee07 3a90 	vmov	s15, r3
 800b5c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5ca:	4b7b      	ldr	r3, [pc, #492]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b5cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b5ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5d2:	ee07 3a90 	vmov	s15, r3
 800b5d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5da:	ed97 6a03 	vldr	s12, [r7, #12]
 800b5de:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800b7c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b5e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b5ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5f6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b5fa:	e087      	b.n	800b70c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b5fc:	697b      	ldr	r3, [r7, #20]
 800b5fe:	ee07 3a90 	vmov	s15, r3
 800b602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b606:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800b7c4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800b60a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b60e:	4b6a      	ldr	r3, [pc, #424]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b616:	ee07 3a90 	vmov	s15, r3
 800b61a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b61e:	ed97 6a03 	vldr	s12, [r7, #12]
 800b622:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800b7c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b626:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b62a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b62e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b632:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b636:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b63a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b63e:	e065      	b.n	800b70c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b640:	697b      	ldr	r3, [r7, #20]
 800b642:	ee07 3a90 	vmov	s15, r3
 800b646:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b64a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800b7c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b64e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b652:	4b59      	ldr	r3, [pc, #356]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b656:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b65a:	ee07 3a90 	vmov	s15, r3
 800b65e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b662:	ed97 6a03 	vldr	s12, [r7, #12]
 800b666:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800b7c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b66a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b66e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b672:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b676:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b67a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b67e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b682:	e043      	b.n	800b70c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b684:	697b      	ldr	r3, [r7, #20]
 800b686:	ee07 3a90 	vmov	s15, r3
 800b68a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b68e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800b7cc <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800b692:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b696:	4b48      	ldr	r3, [pc, #288]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b69a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b69e:	ee07 3a90 	vmov	s15, r3
 800b6a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6a6:	ed97 6a03 	vldr	s12, [r7, #12]
 800b6aa:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800b7c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b6ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b6ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b6be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b6c2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b6c6:	e021      	b.n	800b70c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800b6c8:	697b      	ldr	r3, [r7, #20]
 800b6ca:	ee07 3a90 	vmov	s15, r3
 800b6ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b6d2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800b7c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800b6d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b6da:	4b37      	ldr	r3, [pc, #220]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b6dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6e2:	ee07 3a90 	vmov	s15, r3
 800b6e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b6ea:	ed97 6a03 	vldr	s12, [r7, #12]
 800b6ee:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800b7c0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800b6f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b6f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b6fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b6fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b702:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b706:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b70a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800b70c:	4b2a      	ldr	r3, [pc, #168]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b70e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b710:	0a5b      	lsrs	r3, r3, #9
 800b712:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b716:	ee07 3a90 	vmov	s15, r3
 800b71a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b71e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b722:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b726:	edd7 6a07 	vldr	s13, [r7, #28]
 800b72a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b72e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b732:	ee17 2a90 	vmov	r2, s15
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800b73a:	4b1f      	ldr	r3, [pc, #124]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b73c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b73e:	0c1b      	lsrs	r3, r3, #16
 800b740:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b744:	ee07 3a90 	vmov	s15, r3
 800b748:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b74c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b750:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b754:	edd7 6a07 	vldr	s13, [r7, #28]
 800b758:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b75c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b760:	ee17 2a90 	vmov	r2, s15
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800b768:	4b13      	ldr	r3, [pc, #76]	@ (800b7b8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800b76a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b76c:	0e1b      	lsrs	r3, r3, #24
 800b76e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b772:	ee07 3a90 	vmov	s15, r3
 800b776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b77a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b77e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b782:	edd7 6a07 	vldr	s13, [r7, #28]
 800b786:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b78a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b78e:	ee17 2a90 	vmov	r2, s15
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800b796:	e008      	b.n	800b7aa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2200      	movs	r2, #0
 800b79c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2200      	movs	r2, #0
 800b7a2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	609a      	str	r2, [r3, #8]
}
 800b7aa:	bf00      	nop
 800b7ac:	3724      	adds	r7, #36	@ 0x24
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b4:	4770      	bx	lr
 800b7b6:	bf00      	nop
 800b7b8:	58024400 	.word	0x58024400
 800b7bc:	03d09000 	.word	0x03d09000
 800b7c0:	46000000 	.word	0x46000000
 800b7c4:	4c742400 	.word	0x4c742400
 800b7c8:	4a742400 	.word	0x4a742400
 800b7cc:	4b742400 	.word	0x4b742400

0800b7d0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	b089      	sub	sp, #36	@ 0x24
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b7d8:	4ba0      	ldr	r3, [pc, #640]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7dc:	f003 0303 	and.w	r3, r3, #3
 800b7e0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800b7e2:	4b9e      	ldr	r3, [pc, #632]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b7e6:	091b      	lsrs	r3, r3, #4
 800b7e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b7ec:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800b7ee:	4b9b      	ldr	r3, [pc, #620]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7f2:	f003 0301 	and.w	r3, r3, #1
 800b7f6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b7f8:	4b98      	ldr	r3, [pc, #608]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b7fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7fc:	08db      	lsrs	r3, r3, #3
 800b7fe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b802:	693a      	ldr	r2, [r7, #16]
 800b804:	fb02 f303 	mul.w	r3, r2, r3
 800b808:	ee07 3a90 	vmov	s15, r3
 800b80c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b810:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800b814:	697b      	ldr	r3, [r7, #20]
 800b816:	2b00      	cmp	r3, #0
 800b818:	f000 8111 	beq.w	800ba3e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800b81c:	69bb      	ldr	r3, [r7, #24]
 800b81e:	2b02      	cmp	r3, #2
 800b820:	f000 8083 	beq.w	800b92a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800b824:	69bb      	ldr	r3, [r7, #24]
 800b826:	2b02      	cmp	r3, #2
 800b828:	f200 80a1 	bhi.w	800b96e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800b82c:	69bb      	ldr	r3, [r7, #24]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d003      	beq.n	800b83a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800b832:	69bb      	ldr	r3, [r7, #24]
 800b834:	2b01      	cmp	r3, #1
 800b836:	d056      	beq.n	800b8e6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800b838:	e099      	b.n	800b96e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b83a:	4b88      	ldr	r3, [pc, #544]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	f003 0320 	and.w	r3, r3, #32
 800b842:	2b00      	cmp	r3, #0
 800b844:	d02d      	beq.n	800b8a2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b846:	4b85      	ldr	r3, [pc, #532]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	08db      	lsrs	r3, r3, #3
 800b84c:	f003 0303 	and.w	r3, r3, #3
 800b850:	4a83      	ldr	r2, [pc, #524]	@ (800ba60 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800b852:	fa22 f303 	lsr.w	r3, r2, r3
 800b856:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	ee07 3a90 	vmov	s15, r3
 800b85e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b862:	697b      	ldr	r3, [r7, #20]
 800b864:	ee07 3a90 	vmov	s15, r3
 800b868:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b86c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b870:	4b7a      	ldr	r3, [pc, #488]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b874:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b878:	ee07 3a90 	vmov	s15, r3
 800b87c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b880:	ed97 6a03 	vldr	s12, [r7, #12]
 800b884:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800ba64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b888:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b88c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b890:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b894:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b898:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b89c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800b8a0:	e087      	b.n	800b9b2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b8a2:	697b      	ldr	r3, [r7, #20]
 800b8a4:	ee07 3a90 	vmov	s15, r3
 800b8a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8ac:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800ba68 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b8b0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8b4:	4b69      	ldr	r3, [pc, #420]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8bc:	ee07 3a90 	vmov	s15, r3
 800b8c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b8c4:	ed97 6a03 	vldr	s12, [r7, #12]
 800b8c8:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800ba64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b8cc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b8d0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b8d4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b8d8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b8dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b8e0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b8e4:	e065      	b.n	800b9b2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b8e6:	697b      	ldr	r3, [r7, #20]
 800b8e8:	ee07 3a90 	vmov	s15, r3
 800b8ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b8f0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800ba6c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800b8f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b8f8:	4b58      	ldr	r3, [pc, #352]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b8fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b900:	ee07 3a90 	vmov	s15, r3
 800b904:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b908:	ed97 6a03 	vldr	s12, [r7, #12]
 800b90c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800ba64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b910:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b914:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b918:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b91c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b920:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b924:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b928:	e043      	b.n	800b9b2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b92a:	697b      	ldr	r3, [r7, #20]
 800b92c:	ee07 3a90 	vmov	s15, r3
 800b930:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b934:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800ba70 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800b938:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b93c:	4b47      	ldr	r3, [pc, #284]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b93e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b940:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b944:	ee07 3a90 	vmov	s15, r3
 800b948:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b94c:	ed97 6a03 	vldr	s12, [r7, #12]
 800b950:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800ba64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b954:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b958:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b95c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b960:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b964:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b968:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b96c:	e021      	b.n	800b9b2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b96e:	697b      	ldr	r3, [r7, #20]
 800b970:	ee07 3a90 	vmov	s15, r3
 800b974:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b978:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800ba68 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800b97c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b980:	4b36      	ldr	r3, [pc, #216]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b984:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b988:	ee07 3a90 	vmov	s15, r3
 800b98c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b990:	ed97 6a03 	vldr	s12, [r7, #12]
 800b994:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ba64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800b998:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b99c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b9a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b9a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b9a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b9ac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b9b0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800b9b2:	4b2a      	ldr	r3, [pc, #168]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b9b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9b6:	0a5b      	lsrs	r3, r3, #9
 800b9b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9bc:	ee07 3a90 	vmov	s15, r3
 800b9c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9c4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b9c8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b9cc:	edd7 6a07 	vldr	s13, [r7, #28]
 800b9d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b9d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b9d8:	ee17 2a90 	vmov	r2, s15
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800b9e0:	4b1e      	ldr	r3, [pc, #120]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800b9e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9e4:	0c1b      	lsrs	r3, r3, #16
 800b9e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b9ea:	ee07 3a90 	vmov	s15, r3
 800b9ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b9f2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b9f6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800b9fa:	edd7 6a07 	vldr	s13, [r7, #28]
 800b9fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba06:	ee17 2a90 	vmov	r2, s15
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800ba0e:	4b13      	ldr	r3, [pc, #76]	@ (800ba5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ba10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba12:	0e1b      	lsrs	r3, r3, #24
 800ba14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ba18:	ee07 3a90 	vmov	s15, r3
 800ba1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ba20:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800ba24:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ba28:	edd7 6a07 	vldr	s13, [r7, #28]
 800ba2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ba30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ba34:	ee17 2a90 	vmov	r2, s15
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800ba3c:	e008      	b.n	800ba50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	2200      	movs	r2, #0
 800ba42:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	2200      	movs	r2, #0
 800ba48:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	609a      	str	r2, [r3, #8]
}
 800ba50:	bf00      	nop
 800ba52:	3724      	adds	r7, #36	@ 0x24
 800ba54:	46bd      	mov	sp, r7
 800ba56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba5a:	4770      	bx	lr
 800ba5c:	58024400 	.word	0x58024400
 800ba60:	03d09000 	.word	0x03d09000
 800ba64:	46000000 	.word	0x46000000
 800ba68:	4c742400 	.word	0x4c742400
 800ba6c:	4a742400 	.word	0x4a742400
 800ba70:	4b742400 	.word	0x4b742400

0800ba74 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b084      	sub	sp, #16
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
 800ba7c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ba7e:	2300      	movs	r3, #0
 800ba80:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ba82:	4b53      	ldr	r3, [pc, #332]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800ba84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba86:	f003 0303 	and.w	r3, r3, #3
 800ba8a:	2b03      	cmp	r3, #3
 800ba8c:	d101      	bne.n	800ba92 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800ba8e:	2301      	movs	r3, #1
 800ba90:	e099      	b.n	800bbc6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800ba92:	4b4f      	ldr	r3, [pc, #316]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	4a4e      	ldr	r2, [pc, #312]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800ba98:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800ba9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ba9e:	f7f6 f95d 	bl	8001d5c <HAL_GetTick>
 800baa2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800baa4:	e008      	b.n	800bab8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800baa6:	f7f6 f959 	bl	8001d5c <HAL_GetTick>
 800baaa:	4602      	mov	r2, r0
 800baac:	68bb      	ldr	r3, [r7, #8]
 800baae:	1ad3      	subs	r3, r2, r3
 800bab0:	2b02      	cmp	r3, #2
 800bab2:	d901      	bls.n	800bab8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bab4:	2303      	movs	r3, #3
 800bab6:	e086      	b.n	800bbc6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bab8:	4b45      	ldr	r3, [pc, #276]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d1f0      	bne.n	800baa6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800bac4:	4b42      	ldr	r3, [pc, #264]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bac8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	031b      	lsls	r3, r3, #12
 800bad2:	493f      	ldr	r1, [pc, #252]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bad4:	4313      	orrs	r3, r2
 800bad6:	628b      	str	r3, [r1, #40]	@ 0x28
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	685b      	ldr	r3, [r3, #4]
 800badc:	3b01      	subs	r3, #1
 800bade:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	689b      	ldr	r3, [r3, #8]
 800bae6:	3b01      	subs	r3, #1
 800bae8:	025b      	lsls	r3, r3, #9
 800baea:	b29b      	uxth	r3, r3
 800baec:	431a      	orrs	r2, r3
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	68db      	ldr	r3, [r3, #12]
 800baf2:	3b01      	subs	r3, #1
 800baf4:	041b      	lsls	r3, r3, #16
 800baf6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bafa:	431a      	orrs	r2, r3
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	691b      	ldr	r3, [r3, #16]
 800bb00:	3b01      	subs	r3, #1
 800bb02:	061b      	lsls	r3, r3, #24
 800bb04:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bb08:	4931      	ldr	r1, [pc, #196]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb0a:	4313      	orrs	r3, r2
 800bb0c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800bb0e:	4b30      	ldr	r3, [pc, #192]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb12:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	695b      	ldr	r3, [r3, #20]
 800bb1a:	492d      	ldr	r1, [pc, #180]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb1c:	4313      	orrs	r3, r2
 800bb1e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800bb20:	4b2b      	ldr	r3, [pc, #172]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb24:	f023 0220 	bic.w	r2, r3, #32
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	699b      	ldr	r3, [r3, #24]
 800bb2c:	4928      	ldr	r1, [pc, #160]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb2e:	4313      	orrs	r3, r2
 800bb30:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800bb32:	4b27      	ldr	r3, [pc, #156]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb36:	4a26      	ldr	r2, [pc, #152]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb38:	f023 0310 	bic.w	r3, r3, #16
 800bb3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800bb3e:	4b24      	ldr	r3, [pc, #144]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bb42:	4b24      	ldr	r3, [pc, #144]	@ (800bbd4 <RCCEx_PLL2_Config+0x160>)
 800bb44:	4013      	ands	r3, r2
 800bb46:	687a      	ldr	r2, [r7, #4]
 800bb48:	69d2      	ldr	r2, [r2, #28]
 800bb4a:	00d2      	lsls	r2, r2, #3
 800bb4c:	4920      	ldr	r1, [pc, #128]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb4e:	4313      	orrs	r3, r2
 800bb50:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800bb52:	4b1f      	ldr	r3, [pc, #124]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb56:	4a1e      	ldr	r2, [pc, #120]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb58:	f043 0310 	orr.w	r3, r3, #16
 800bb5c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d106      	bne.n	800bb72 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800bb64:	4b1a      	ldr	r3, [pc, #104]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb68:	4a19      	ldr	r2, [pc, #100]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb6a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bb6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bb70:	e00f      	b.n	800bb92 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bb72:	683b      	ldr	r3, [r7, #0]
 800bb74:	2b01      	cmp	r3, #1
 800bb76:	d106      	bne.n	800bb86 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800bb78:	4b15      	ldr	r3, [pc, #84]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb7c:	4a14      	ldr	r2, [pc, #80]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bb82:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bb84:	e005      	b.n	800bb92 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800bb86:	4b12      	ldr	r3, [pc, #72]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb8a:	4a11      	ldr	r2, [pc, #68]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb8c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800bb90:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800bb92:	4b0f      	ldr	r3, [pc, #60]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	4a0e      	ldr	r2, [pc, #56]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bb98:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bb9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bb9e:	f7f6 f8dd 	bl	8001d5c <HAL_GetTick>
 800bba2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bba4:	e008      	b.n	800bbb8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bba6:	f7f6 f8d9 	bl	8001d5c <HAL_GetTick>
 800bbaa:	4602      	mov	r2, r0
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	1ad3      	subs	r3, r2, r3
 800bbb0:	2b02      	cmp	r3, #2
 800bbb2:	d901      	bls.n	800bbb8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bbb4:	2303      	movs	r3, #3
 800bbb6:	e006      	b.n	800bbc6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800bbb8:	4b05      	ldr	r3, [pc, #20]	@ (800bbd0 <RCCEx_PLL2_Config+0x15c>)
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d0f0      	beq.n	800bba6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800bbc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	3710      	adds	r7, #16
 800bbca:	46bd      	mov	sp, r7
 800bbcc:	bd80      	pop	{r7, pc}
 800bbce:	bf00      	nop
 800bbd0:	58024400 	.word	0x58024400
 800bbd4:	ffff0007 	.word	0xffff0007

0800bbd8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b084      	sub	sp, #16
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
 800bbe0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800bbe6:	4b53      	ldr	r3, [pc, #332]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bbe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbea:	f003 0303 	and.w	r3, r3, #3
 800bbee:	2b03      	cmp	r3, #3
 800bbf0:	d101      	bne.n	800bbf6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	e099      	b.n	800bd2a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800bbf6:	4b4f      	ldr	r3, [pc, #316]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	4a4e      	ldr	r2, [pc, #312]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bbfc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bc00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bc02:	f7f6 f8ab 	bl	8001d5c <HAL_GetTick>
 800bc06:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bc08:	e008      	b.n	800bc1c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bc0a:	f7f6 f8a7 	bl	8001d5c <HAL_GetTick>
 800bc0e:	4602      	mov	r2, r0
 800bc10:	68bb      	ldr	r3, [r7, #8]
 800bc12:	1ad3      	subs	r3, r2, r3
 800bc14:	2b02      	cmp	r3, #2
 800bc16:	d901      	bls.n	800bc1c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800bc18:	2303      	movs	r3, #3
 800bc1a:	e086      	b.n	800bd2a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800bc1c:	4b45      	ldr	r3, [pc, #276]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d1f0      	bne.n	800bc0a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800bc28:	4b42      	ldr	r3, [pc, #264]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bc2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc2c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	051b      	lsls	r3, r3, #20
 800bc36:	493f      	ldr	r1, [pc, #252]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bc38:	4313      	orrs	r3, r2
 800bc3a:	628b      	str	r3, [r1, #40]	@ 0x28
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	685b      	ldr	r3, [r3, #4]
 800bc40:	3b01      	subs	r3, #1
 800bc42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	689b      	ldr	r3, [r3, #8]
 800bc4a:	3b01      	subs	r3, #1
 800bc4c:	025b      	lsls	r3, r3, #9
 800bc4e:	b29b      	uxth	r3, r3
 800bc50:	431a      	orrs	r2, r3
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	68db      	ldr	r3, [r3, #12]
 800bc56:	3b01      	subs	r3, #1
 800bc58:	041b      	lsls	r3, r3, #16
 800bc5a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bc5e:	431a      	orrs	r2, r3
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	691b      	ldr	r3, [r3, #16]
 800bc64:	3b01      	subs	r3, #1
 800bc66:	061b      	lsls	r3, r3, #24
 800bc68:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bc6c:	4931      	ldr	r1, [pc, #196]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bc6e:	4313      	orrs	r3, r2
 800bc70:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800bc72:	4b30      	ldr	r3, [pc, #192]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bc74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc76:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bc7a:	687b      	ldr	r3, [r7, #4]
 800bc7c:	695b      	ldr	r3, [r3, #20]
 800bc7e:	492d      	ldr	r1, [pc, #180]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bc80:	4313      	orrs	r3, r2
 800bc82:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800bc84:	4b2b      	ldr	r3, [pc, #172]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bc86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc88:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	699b      	ldr	r3, [r3, #24]
 800bc90:	4928      	ldr	r1, [pc, #160]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bc92:	4313      	orrs	r3, r2
 800bc94:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800bc96:	4b27      	ldr	r3, [pc, #156]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bc98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc9a:	4a26      	ldr	r2, [pc, #152]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bc9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bca0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800bca2:	4b24      	ldr	r3, [pc, #144]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bca4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bca6:	4b24      	ldr	r3, [pc, #144]	@ (800bd38 <RCCEx_PLL3_Config+0x160>)
 800bca8:	4013      	ands	r3, r2
 800bcaa:	687a      	ldr	r2, [r7, #4]
 800bcac:	69d2      	ldr	r2, [r2, #28]
 800bcae:	00d2      	lsls	r2, r2, #3
 800bcb0:	4920      	ldr	r1, [pc, #128]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bcb2:	4313      	orrs	r3, r2
 800bcb4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800bcb6:	4b1f      	ldr	r3, [pc, #124]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bcb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcba:	4a1e      	ldr	r2, [pc, #120]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bcbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bcc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800bcc2:	683b      	ldr	r3, [r7, #0]
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d106      	bne.n	800bcd6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800bcc8:	4b1a      	ldr	r3, [pc, #104]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bcca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bccc:	4a19      	ldr	r2, [pc, #100]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bcce:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bcd2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bcd4:	e00f      	b.n	800bcf6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	d106      	bne.n	800bcea <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800bcdc:	4b15      	ldr	r3, [pc, #84]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bcde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bce0:	4a14      	ldr	r2, [pc, #80]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bce2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bce6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800bce8:	e005      	b.n	800bcf6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800bcea:	4b12      	ldr	r3, [pc, #72]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bcec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcee:	4a11      	ldr	r2, [pc, #68]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bcf0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bcf4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800bcf6:	4b0f      	ldr	r3, [pc, #60]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	4a0e      	ldr	r2, [pc, #56]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bcfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bd02:	f7f6 f82b 	bl	8001d5c <HAL_GetTick>
 800bd06:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bd08:	e008      	b.n	800bd1c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800bd0a:	f7f6 f827 	bl	8001d5c <HAL_GetTick>
 800bd0e:	4602      	mov	r2, r0
 800bd10:	68bb      	ldr	r3, [r7, #8]
 800bd12:	1ad3      	subs	r3, r2, r3
 800bd14:	2b02      	cmp	r3, #2
 800bd16:	d901      	bls.n	800bd1c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800bd18:	2303      	movs	r3, #3
 800bd1a:	e006      	b.n	800bd2a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800bd1c:	4b05      	ldr	r3, [pc, #20]	@ (800bd34 <RCCEx_PLL3_Config+0x15c>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bd24:	2b00      	cmp	r3, #0
 800bd26:	d0f0      	beq.n	800bd0a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800bd28:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3710      	adds	r7, #16
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}
 800bd32:	bf00      	nop
 800bd34:	58024400 	.word	0x58024400
 800bd38:	ffff0007 	.word	0xffff0007

0800bd3c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b082      	sub	sp, #8
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d101      	bne.n	800bd4e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	e049      	b.n	800bde2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bd54:	b2db      	uxtb	r3, r3
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d106      	bne.n	800bd68 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	2200      	movs	r2, #0
 800bd5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bd62:	6878      	ldr	r0, [r7, #4]
 800bd64:	f7f5 ff20 	bl	8001ba8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	2202      	movs	r2, #2
 800bd6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681a      	ldr	r2, [r3, #0]
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	3304      	adds	r3, #4
 800bd78:	4619      	mov	r1, r3
 800bd7a:	4610      	mov	r0, r2
 800bd7c:	f000 fb12 	bl	800c3a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	2201      	movs	r2, #1
 800bd84:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	2201      	movs	r2, #1
 800bd94:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	2201      	movs	r2, #1
 800bd9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	2201      	movs	r2, #1
 800bda4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2201      	movs	r2, #1
 800bdac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	2201      	movs	r2, #1
 800bdb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	2201      	movs	r2, #1
 800bdbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2201      	movs	r2, #1
 800bdc4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	2201      	movs	r2, #1
 800bdcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	2201      	movs	r2, #1
 800bdd4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	2201      	movs	r2, #1
 800bddc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800bde0:	2300      	movs	r3, #0
}
 800bde2:	4618      	mov	r0, r3
 800bde4:	3708      	adds	r7, #8
 800bde6:	46bd      	mov	sp, r7
 800bde8:	bd80      	pop	{r7, pc}
	...

0800bdec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bdec:	b480      	push	{r7}
 800bdee:	b085      	sub	sp, #20
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800bdfa:	b2db      	uxtb	r3, r3
 800bdfc:	2b01      	cmp	r3, #1
 800bdfe:	d001      	beq.n	800be04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800be00:	2301      	movs	r3, #1
 800be02:	e05e      	b.n	800bec2 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2202      	movs	r2, #2
 800be08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	68da      	ldr	r2, [r3, #12]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f042 0201 	orr.w	r2, r2, #1
 800be1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	4a2b      	ldr	r2, [pc, #172]	@ (800bed0 <HAL_TIM_Base_Start_IT+0xe4>)
 800be22:	4293      	cmp	r3, r2
 800be24:	d02c      	beq.n	800be80 <HAL_TIM_Base_Start_IT+0x94>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be2e:	d027      	beq.n	800be80 <HAL_TIM_Base_Start_IT+0x94>
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	4a27      	ldr	r2, [pc, #156]	@ (800bed4 <HAL_TIM_Base_Start_IT+0xe8>)
 800be36:	4293      	cmp	r3, r2
 800be38:	d022      	beq.n	800be80 <HAL_TIM_Base_Start_IT+0x94>
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	4a26      	ldr	r2, [pc, #152]	@ (800bed8 <HAL_TIM_Base_Start_IT+0xec>)
 800be40:	4293      	cmp	r3, r2
 800be42:	d01d      	beq.n	800be80 <HAL_TIM_Base_Start_IT+0x94>
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	4a24      	ldr	r2, [pc, #144]	@ (800bedc <HAL_TIM_Base_Start_IT+0xf0>)
 800be4a:	4293      	cmp	r3, r2
 800be4c:	d018      	beq.n	800be80 <HAL_TIM_Base_Start_IT+0x94>
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	4a23      	ldr	r2, [pc, #140]	@ (800bee0 <HAL_TIM_Base_Start_IT+0xf4>)
 800be54:	4293      	cmp	r3, r2
 800be56:	d013      	beq.n	800be80 <HAL_TIM_Base_Start_IT+0x94>
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	4a21      	ldr	r2, [pc, #132]	@ (800bee4 <HAL_TIM_Base_Start_IT+0xf8>)
 800be5e:	4293      	cmp	r3, r2
 800be60:	d00e      	beq.n	800be80 <HAL_TIM_Base_Start_IT+0x94>
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	4a20      	ldr	r2, [pc, #128]	@ (800bee8 <HAL_TIM_Base_Start_IT+0xfc>)
 800be68:	4293      	cmp	r3, r2
 800be6a:	d009      	beq.n	800be80 <HAL_TIM_Base_Start_IT+0x94>
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	4a1e      	ldr	r2, [pc, #120]	@ (800beec <HAL_TIM_Base_Start_IT+0x100>)
 800be72:	4293      	cmp	r3, r2
 800be74:	d004      	beq.n	800be80 <HAL_TIM_Base_Start_IT+0x94>
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	4a1d      	ldr	r2, [pc, #116]	@ (800bef0 <HAL_TIM_Base_Start_IT+0x104>)
 800be7c:	4293      	cmp	r3, r2
 800be7e:	d115      	bne.n	800beac <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	689a      	ldr	r2, [r3, #8]
 800be86:	4b1b      	ldr	r3, [pc, #108]	@ (800bef4 <HAL_TIM_Base_Start_IT+0x108>)
 800be88:	4013      	ands	r3, r2
 800be8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	2b06      	cmp	r3, #6
 800be90:	d015      	beq.n	800bebe <HAL_TIM_Base_Start_IT+0xd2>
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be98:	d011      	beq.n	800bebe <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	681a      	ldr	r2, [r3, #0]
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	f042 0201 	orr.w	r2, r2, #1
 800bea8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800beaa:	e008      	b.n	800bebe <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	681a      	ldr	r2, [r3, #0]
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	f042 0201 	orr.w	r2, r2, #1
 800beba:	601a      	str	r2, [r3, #0]
 800bebc:	e000      	b.n	800bec0 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bebe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800bec0:	2300      	movs	r3, #0
}
 800bec2:	4618      	mov	r0, r3
 800bec4:	3714      	adds	r7, #20
 800bec6:	46bd      	mov	sp, r7
 800bec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800becc:	4770      	bx	lr
 800bece:	bf00      	nop
 800bed0:	40010000 	.word	0x40010000
 800bed4:	40000400 	.word	0x40000400
 800bed8:	40000800 	.word	0x40000800
 800bedc:	40000c00 	.word	0x40000c00
 800bee0:	40010400 	.word	0x40010400
 800bee4:	40001800 	.word	0x40001800
 800bee8:	40014000 	.word	0x40014000
 800beec:	4000e000 	.word	0x4000e000
 800bef0:	4000e400 	.word	0x4000e400
 800bef4:	00010007 	.word	0x00010007

0800bef8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800bef8:	b480      	push	{r7}
 800befa:	b083      	sub	sp, #12
 800befc:	af00      	add	r7, sp, #0
 800befe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	68da      	ldr	r2, [r3, #12]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	f022 0201 	bic.w	r2, r2, #1
 800bf0e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	6a1a      	ldr	r2, [r3, #32]
 800bf16:	f241 1311 	movw	r3, #4369	@ 0x1111
 800bf1a:	4013      	ands	r3, r2
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d10f      	bne.n	800bf40 <HAL_TIM_Base_Stop_IT+0x48>
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	681b      	ldr	r3, [r3, #0]
 800bf24:	6a1a      	ldr	r2, [r3, #32]
 800bf26:	f240 4344 	movw	r3, #1092	@ 0x444
 800bf2a:	4013      	ands	r3, r2
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d107      	bne.n	800bf40 <HAL_TIM_Base_Stop_IT+0x48>
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	681a      	ldr	r2, [r3, #0]
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	f022 0201 	bic.w	r2, r2, #1
 800bf3e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	2201      	movs	r2, #1
 800bf44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800bf48:	2300      	movs	r3, #0
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	370c      	adds	r7, #12
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf54:	4770      	bx	lr

0800bf56 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bf56:	b580      	push	{r7, lr}
 800bf58:	b084      	sub	sp, #16
 800bf5a:	af00      	add	r7, sp, #0
 800bf5c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	68db      	ldr	r3, [r3, #12]
 800bf64:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	691b      	ldr	r3, [r3, #16]
 800bf6c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800bf6e:	68bb      	ldr	r3, [r7, #8]
 800bf70:	f003 0302 	and.w	r3, r3, #2
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d020      	beq.n	800bfba <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	f003 0302 	and.w	r3, r3, #2
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d01b      	beq.n	800bfba <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	f06f 0202 	mvn.w	r2, #2
 800bf8a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2201      	movs	r2, #1
 800bf90:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	699b      	ldr	r3, [r3, #24]
 800bf98:	f003 0303 	and.w	r3, r3, #3
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d003      	beq.n	800bfa8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f000 f9e1 	bl	800c368 <HAL_TIM_IC_CaptureCallback>
 800bfa6:	e005      	b.n	800bfb4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f000 f9d3 	bl	800c354 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bfae:	6878      	ldr	r0, [r7, #4]
 800bfb0:	f000 f9e4 	bl	800c37c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800bfba:	68bb      	ldr	r3, [r7, #8]
 800bfbc:	f003 0304 	and.w	r3, r3, #4
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d020      	beq.n	800c006 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800bfc4:	68fb      	ldr	r3, [r7, #12]
 800bfc6:	f003 0304 	and.w	r3, r3, #4
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d01b      	beq.n	800c006 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	f06f 0204 	mvn.w	r2, #4
 800bfd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2202      	movs	r2, #2
 800bfdc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	699b      	ldr	r3, [r3, #24]
 800bfe4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d003      	beq.n	800bff4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bfec:	6878      	ldr	r0, [r7, #4]
 800bfee:	f000 f9bb 	bl	800c368 <HAL_TIM_IC_CaptureCallback>
 800bff2:	e005      	b.n	800c000 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f000 f9ad 	bl	800c354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bffa:	6878      	ldr	r0, [r7, #4]
 800bffc:	f000 f9be 	bl	800c37c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2200      	movs	r2, #0
 800c004:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800c006:	68bb      	ldr	r3, [r7, #8]
 800c008:	f003 0308 	and.w	r3, r3, #8
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d020      	beq.n	800c052 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	f003 0308 	and.w	r3, r3, #8
 800c016:	2b00      	cmp	r3, #0
 800c018:	d01b      	beq.n	800c052 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f06f 0208 	mvn.w	r2, #8
 800c022:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2204      	movs	r2, #4
 800c028:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	69db      	ldr	r3, [r3, #28]
 800c030:	f003 0303 	and.w	r3, r3, #3
 800c034:	2b00      	cmp	r3, #0
 800c036:	d003      	beq.n	800c040 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c038:	6878      	ldr	r0, [r7, #4]
 800c03a:	f000 f995 	bl	800c368 <HAL_TIM_IC_CaptureCallback>
 800c03e:	e005      	b.n	800c04c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f000 f987 	bl	800c354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c046:	6878      	ldr	r0, [r7, #4]
 800c048:	f000 f998 	bl	800c37c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2200      	movs	r2, #0
 800c050:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	f003 0310 	and.w	r3, r3, #16
 800c058:	2b00      	cmp	r3, #0
 800c05a:	d020      	beq.n	800c09e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	f003 0310 	and.w	r3, r3, #16
 800c062:	2b00      	cmp	r3, #0
 800c064:	d01b      	beq.n	800c09e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	f06f 0210 	mvn.w	r2, #16
 800c06e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	2208      	movs	r2, #8
 800c074:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	69db      	ldr	r3, [r3, #28]
 800c07c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c080:	2b00      	cmp	r3, #0
 800c082:	d003      	beq.n	800c08c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c084:	6878      	ldr	r0, [r7, #4]
 800c086:	f000 f96f 	bl	800c368 <HAL_TIM_IC_CaptureCallback>
 800c08a:	e005      	b.n	800c098 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c08c:	6878      	ldr	r0, [r7, #4]
 800c08e:	f000 f961 	bl	800c354 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c092:	6878      	ldr	r0, [r7, #4]
 800c094:	f000 f972 	bl	800c37c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	2200      	movs	r2, #0
 800c09c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	f003 0301 	and.w	r3, r3, #1
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d00c      	beq.n	800c0c2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	f003 0301 	and.w	r3, r3, #1
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d007      	beq.n	800c0c2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	f06f 0201 	mvn.w	r2, #1
 800c0ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c0bc:	6878      	ldr	r0, [r7, #4]
 800c0be:	f7f4 ffff 	bl	80010c0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c0c2:	68bb      	ldr	r3, [r7, #8]
 800c0c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d104      	bne.n	800c0d6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800c0cc:	68bb      	ldr	r3, [r7, #8]
 800c0ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d00c      	beq.n	800c0f0 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d007      	beq.n	800c0f0 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800c0e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f000 fb4a 	bl	800c784 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800c0f0:	68bb      	ldr	r3, [r7, #8]
 800c0f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d00c      	beq.n	800c114 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c100:	2b00      	cmp	r3, #0
 800c102:	d007      	beq.n	800c114 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800c10c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	f000 fb42 	bl	800c798 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800c114:	68bb      	ldr	r3, [r7, #8]
 800c116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d00c      	beq.n	800c138 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800c11e:	68fb      	ldr	r3, [r7, #12]
 800c120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c124:	2b00      	cmp	r3, #0
 800c126:	d007      	beq.n	800c138 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800c130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f000 f92c 	bl	800c390 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	f003 0320 	and.w	r3, r3, #32
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d00c      	beq.n	800c15c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	f003 0320 	and.w	r3, r3, #32
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d007      	beq.n	800c15c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	f06f 0220 	mvn.w	r2, #32
 800c154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f000 fb0a 	bl	800c770 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c15c:	bf00      	nop
 800c15e:	3710      	adds	r7, #16
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}

0800c164 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b084      	sub	sp, #16
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
 800c16c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c16e:	2300      	movs	r3, #0
 800c170:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c178:	2b01      	cmp	r3, #1
 800c17a:	d101      	bne.n	800c180 <HAL_TIM_ConfigClockSource+0x1c>
 800c17c:	2302      	movs	r3, #2
 800c17e:	e0dc      	b.n	800c33a <HAL_TIM_ConfigClockSource+0x1d6>
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2201      	movs	r2, #1
 800c184:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2202      	movs	r2, #2
 800c18c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681b      	ldr	r3, [r3, #0]
 800c194:	689b      	ldr	r3, [r3, #8]
 800c196:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c198:	68ba      	ldr	r2, [r7, #8]
 800c19a:	4b6a      	ldr	r3, [pc, #424]	@ (800c344 <HAL_TIM_ConfigClockSource+0x1e0>)
 800c19c:	4013      	ands	r3, r2
 800c19e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c1a0:	68bb      	ldr	r3, [r7, #8]
 800c1a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c1a6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	68ba      	ldr	r2, [r7, #8]
 800c1ae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	4a64      	ldr	r2, [pc, #400]	@ (800c348 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c1b6:	4293      	cmp	r3, r2
 800c1b8:	f000 80a9 	beq.w	800c30e <HAL_TIM_ConfigClockSource+0x1aa>
 800c1bc:	4a62      	ldr	r2, [pc, #392]	@ (800c348 <HAL_TIM_ConfigClockSource+0x1e4>)
 800c1be:	4293      	cmp	r3, r2
 800c1c0:	f200 80ae 	bhi.w	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c1c4:	4a61      	ldr	r2, [pc, #388]	@ (800c34c <HAL_TIM_ConfigClockSource+0x1e8>)
 800c1c6:	4293      	cmp	r3, r2
 800c1c8:	f000 80a1 	beq.w	800c30e <HAL_TIM_ConfigClockSource+0x1aa>
 800c1cc:	4a5f      	ldr	r2, [pc, #380]	@ (800c34c <HAL_TIM_ConfigClockSource+0x1e8>)
 800c1ce:	4293      	cmp	r3, r2
 800c1d0:	f200 80a6 	bhi.w	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c1d4:	4a5e      	ldr	r2, [pc, #376]	@ (800c350 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c1d6:	4293      	cmp	r3, r2
 800c1d8:	f000 8099 	beq.w	800c30e <HAL_TIM_ConfigClockSource+0x1aa>
 800c1dc:	4a5c      	ldr	r2, [pc, #368]	@ (800c350 <HAL_TIM_ConfigClockSource+0x1ec>)
 800c1de:	4293      	cmp	r3, r2
 800c1e0:	f200 809e 	bhi.w	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c1e4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c1e8:	f000 8091 	beq.w	800c30e <HAL_TIM_ConfigClockSource+0x1aa>
 800c1ec:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800c1f0:	f200 8096 	bhi.w	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c1f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c1f8:	f000 8089 	beq.w	800c30e <HAL_TIM_ConfigClockSource+0x1aa>
 800c1fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c200:	f200 808e 	bhi.w	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c204:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c208:	d03e      	beq.n	800c288 <HAL_TIM_ConfigClockSource+0x124>
 800c20a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c20e:	f200 8087 	bhi.w	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c212:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c216:	f000 8086 	beq.w	800c326 <HAL_TIM_ConfigClockSource+0x1c2>
 800c21a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c21e:	d87f      	bhi.n	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c220:	2b70      	cmp	r3, #112	@ 0x70
 800c222:	d01a      	beq.n	800c25a <HAL_TIM_ConfigClockSource+0xf6>
 800c224:	2b70      	cmp	r3, #112	@ 0x70
 800c226:	d87b      	bhi.n	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c228:	2b60      	cmp	r3, #96	@ 0x60
 800c22a:	d050      	beq.n	800c2ce <HAL_TIM_ConfigClockSource+0x16a>
 800c22c:	2b60      	cmp	r3, #96	@ 0x60
 800c22e:	d877      	bhi.n	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c230:	2b50      	cmp	r3, #80	@ 0x50
 800c232:	d03c      	beq.n	800c2ae <HAL_TIM_ConfigClockSource+0x14a>
 800c234:	2b50      	cmp	r3, #80	@ 0x50
 800c236:	d873      	bhi.n	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c238:	2b40      	cmp	r3, #64	@ 0x40
 800c23a:	d058      	beq.n	800c2ee <HAL_TIM_ConfigClockSource+0x18a>
 800c23c:	2b40      	cmp	r3, #64	@ 0x40
 800c23e:	d86f      	bhi.n	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c240:	2b30      	cmp	r3, #48	@ 0x30
 800c242:	d064      	beq.n	800c30e <HAL_TIM_ConfigClockSource+0x1aa>
 800c244:	2b30      	cmp	r3, #48	@ 0x30
 800c246:	d86b      	bhi.n	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c248:	2b20      	cmp	r3, #32
 800c24a:	d060      	beq.n	800c30e <HAL_TIM_ConfigClockSource+0x1aa>
 800c24c:	2b20      	cmp	r3, #32
 800c24e:	d867      	bhi.n	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
 800c250:	2b00      	cmp	r3, #0
 800c252:	d05c      	beq.n	800c30e <HAL_TIM_ConfigClockSource+0x1aa>
 800c254:	2b10      	cmp	r3, #16
 800c256:	d05a      	beq.n	800c30e <HAL_TIM_ConfigClockSource+0x1aa>
 800c258:	e062      	b.n	800c320 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c266:	683b      	ldr	r3, [r7, #0]
 800c268:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c26a:	f000 f9c5 	bl	800c5f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	689b      	ldr	r3, [r3, #8]
 800c274:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c276:	68bb      	ldr	r3, [r7, #8]
 800c278:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800c27c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	68ba      	ldr	r2, [r7, #8]
 800c284:	609a      	str	r2, [r3, #8]
      break;
 800c286:	e04f      	b.n	800c328 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800c28c:	683b      	ldr	r3, [r7, #0]
 800c28e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800c290:	683b      	ldr	r3, [r7, #0]
 800c292:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800c294:	683b      	ldr	r3, [r7, #0]
 800c296:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800c298:	f000 f9ae 	bl	800c5f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	689a      	ldr	r2, [r3, #8]
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c2aa:	609a      	str	r2, [r3, #8]
      break;
 800c2ac:	e03c      	b.n	800c328 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c2b2:	683b      	ldr	r3, [r7, #0]
 800c2b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c2b6:	683b      	ldr	r3, [r7, #0]
 800c2b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c2ba:	461a      	mov	r2, r3
 800c2bc:	f000 f91e 	bl	800c4fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	2150      	movs	r1, #80	@ 0x50
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	f000 f978 	bl	800c5bc <TIM_ITRx_SetConfig>
      break;
 800c2cc:	e02c      	b.n	800c328 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c2da:	461a      	mov	r2, r3
 800c2dc:	f000 f93d 	bl	800c55a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	2160      	movs	r1, #96	@ 0x60
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f000 f968 	bl	800c5bc <TIM_ITRx_SetConfig>
      break;
 800c2ec:	e01c      	b.n	800c328 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800c2f2:	683b      	ldr	r3, [r7, #0]
 800c2f4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800c2f6:	683b      	ldr	r3, [r7, #0]
 800c2f8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c2fa:	461a      	mov	r2, r3
 800c2fc:	f000 f8fe 	bl	800c4fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	2140      	movs	r1, #64	@ 0x40
 800c306:	4618      	mov	r0, r3
 800c308:	f000 f958 	bl	800c5bc <TIM_ITRx_SetConfig>
      break;
 800c30c:	e00c      	b.n	800c328 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	681a      	ldr	r2, [r3, #0]
 800c312:	683b      	ldr	r3, [r7, #0]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	4619      	mov	r1, r3
 800c318:	4610      	mov	r0, r2
 800c31a:	f000 f94f 	bl	800c5bc <TIM_ITRx_SetConfig>
      break;
 800c31e:	e003      	b.n	800c328 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800c320:	2301      	movs	r3, #1
 800c322:	73fb      	strb	r3, [r7, #15]
      break;
 800c324:	e000      	b.n	800c328 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800c326:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2201      	movs	r2, #1
 800c32c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	2200      	movs	r2, #0
 800c334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800c338:	7bfb      	ldrb	r3, [r7, #15]
}
 800c33a:	4618      	mov	r0, r3
 800c33c:	3710      	adds	r7, #16
 800c33e:	46bd      	mov	sp, r7
 800c340:	bd80      	pop	{r7, pc}
 800c342:	bf00      	nop
 800c344:	ffceff88 	.word	0xffceff88
 800c348:	00100040 	.word	0x00100040
 800c34c:	00100030 	.word	0x00100030
 800c350:	00100020 	.word	0x00100020

0800c354 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c354:	b480      	push	{r7}
 800c356:	b083      	sub	sp, #12
 800c358:	af00      	add	r7, sp, #0
 800c35a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c35c:	bf00      	nop
 800c35e:	370c      	adds	r7, #12
 800c360:	46bd      	mov	sp, r7
 800c362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c366:	4770      	bx	lr

0800c368 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c368:	b480      	push	{r7}
 800c36a:	b083      	sub	sp, #12
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c370:	bf00      	nop
 800c372:	370c      	adds	r7, #12
 800c374:	46bd      	mov	sp, r7
 800c376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37a:	4770      	bx	lr

0800c37c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c37c:	b480      	push	{r7}
 800c37e:	b083      	sub	sp, #12
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c384:	bf00      	nop
 800c386:	370c      	adds	r7, #12
 800c388:	46bd      	mov	sp, r7
 800c38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c38e:	4770      	bx	lr

0800c390 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c390:	b480      	push	{r7}
 800c392:	b083      	sub	sp, #12
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c398:	bf00      	nop
 800c39a:	370c      	adds	r7, #12
 800c39c:	46bd      	mov	sp, r7
 800c39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a2:	4770      	bx	lr

0800c3a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800c3a4:	b480      	push	{r7}
 800c3a6:	b085      	sub	sp, #20
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
 800c3ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	4a47      	ldr	r2, [pc, #284]	@ (800c4d4 <TIM_Base_SetConfig+0x130>)
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	d013      	beq.n	800c3e4 <TIM_Base_SetConfig+0x40>
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c3c2:	d00f      	beq.n	800c3e4 <TIM_Base_SetConfig+0x40>
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	4a44      	ldr	r2, [pc, #272]	@ (800c4d8 <TIM_Base_SetConfig+0x134>)
 800c3c8:	4293      	cmp	r3, r2
 800c3ca:	d00b      	beq.n	800c3e4 <TIM_Base_SetConfig+0x40>
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	4a43      	ldr	r2, [pc, #268]	@ (800c4dc <TIM_Base_SetConfig+0x138>)
 800c3d0:	4293      	cmp	r3, r2
 800c3d2:	d007      	beq.n	800c3e4 <TIM_Base_SetConfig+0x40>
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	4a42      	ldr	r2, [pc, #264]	@ (800c4e0 <TIM_Base_SetConfig+0x13c>)
 800c3d8:	4293      	cmp	r3, r2
 800c3da:	d003      	beq.n	800c3e4 <TIM_Base_SetConfig+0x40>
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	4a41      	ldr	r2, [pc, #260]	@ (800c4e4 <TIM_Base_SetConfig+0x140>)
 800c3e0:	4293      	cmp	r3, r2
 800c3e2:	d108      	bne.n	800c3f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c3ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c3ec:	683b      	ldr	r3, [r7, #0]
 800c3ee:	685b      	ldr	r3, [r3, #4]
 800c3f0:	68fa      	ldr	r2, [r7, #12]
 800c3f2:	4313      	orrs	r3, r2
 800c3f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	4a36      	ldr	r2, [pc, #216]	@ (800c4d4 <TIM_Base_SetConfig+0x130>)
 800c3fa:	4293      	cmp	r3, r2
 800c3fc:	d027      	beq.n	800c44e <TIM_Base_SetConfig+0xaa>
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c404:	d023      	beq.n	800c44e <TIM_Base_SetConfig+0xaa>
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	4a33      	ldr	r2, [pc, #204]	@ (800c4d8 <TIM_Base_SetConfig+0x134>)
 800c40a:	4293      	cmp	r3, r2
 800c40c:	d01f      	beq.n	800c44e <TIM_Base_SetConfig+0xaa>
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	4a32      	ldr	r2, [pc, #200]	@ (800c4dc <TIM_Base_SetConfig+0x138>)
 800c412:	4293      	cmp	r3, r2
 800c414:	d01b      	beq.n	800c44e <TIM_Base_SetConfig+0xaa>
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	4a31      	ldr	r2, [pc, #196]	@ (800c4e0 <TIM_Base_SetConfig+0x13c>)
 800c41a:	4293      	cmp	r3, r2
 800c41c:	d017      	beq.n	800c44e <TIM_Base_SetConfig+0xaa>
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	4a30      	ldr	r2, [pc, #192]	@ (800c4e4 <TIM_Base_SetConfig+0x140>)
 800c422:	4293      	cmp	r3, r2
 800c424:	d013      	beq.n	800c44e <TIM_Base_SetConfig+0xaa>
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	4a2f      	ldr	r2, [pc, #188]	@ (800c4e8 <TIM_Base_SetConfig+0x144>)
 800c42a:	4293      	cmp	r3, r2
 800c42c:	d00f      	beq.n	800c44e <TIM_Base_SetConfig+0xaa>
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	4a2e      	ldr	r2, [pc, #184]	@ (800c4ec <TIM_Base_SetConfig+0x148>)
 800c432:	4293      	cmp	r3, r2
 800c434:	d00b      	beq.n	800c44e <TIM_Base_SetConfig+0xaa>
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	4a2d      	ldr	r2, [pc, #180]	@ (800c4f0 <TIM_Base_SetConfig+0x14c>)
 800c43a:	4293      	cmp	r3, r2
 800c43c:	d007      	beq.n	800c44e <TIM_Base_SetConfig+0xaa>
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	4a2c      	ldr	r2, [pc, #176]	@ (800c4f4 <TIM_Base_SetConfig+0x150>)
 800c442:	4293      	cmp	r3, r2
 800c444:	d003      	beq.n	800c44e <TIM_Base_SetConfig+0xaa>
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	4a2b      	ldr	r2, [pc, #172]	@ (800c4f8 <TIM_Base_SetConfig+0x154>)
 800c44a:	4293      	cmp	r3, r2
 800c44c:	d108      	bne.n	800c460 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800c454:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c456:	683b      	ldr	r3, [r7, #0]
 800c458:	68db      	ldr	r3, [r3, #12]
 800c45a:	68fa      	ldr	r2, [r7, #12]
 800c45c:	4313      	orrs	r3, r2
 800c45e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	695b      	ldr	r3, [r3, #20]
 800c46a:	4313      	orrs	r3, r2
 800c46c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	689a      	ldr	r2, [r3, #8]
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	681a      	ldr	r2, [r3, #0]
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	4a14      	ldr	r2, [pc, #80]	@ (800c4d4 <TIM_Base_SetConfig+0x130>)
 800c482:	4293      	cmp	r3, r2
 800c484:	d00f      	beq.n	800c4a6 <TIM_Base_SetConfig+0x102>
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	4a16      	ldr	r2, [pc, #88]	@ (800c4e4 <TIM_Base_SetConfig+0x140>)
 800c48a:	4293      	cmp	r3, r2
 800c48c:	d00b      	beq.n	800c4a6 <TIM_Base_SetConfig+0x102>
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	4a15      	ldr	r2, [pc, #84]	@ (800c4e8 <TIM_Base_SetConfig+0x144>)
 800c492:	4293      	cmp	r3, r2
 800c494:	d007      	beq.n	800c4a6 <TIM_Base_SetConfig+0x102>
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	4a14      	ldr	r2, [pc, #80]	@ (800c4ec <TIM_Base_SetConfig+0x148>)
 800c49a:	4293      	cmp	r3, r2
 800c49c:	d003      	beq.n	800c4a6 <TIM_Base_SetConfig+0x102>
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	4a13      	ldr	r2, [pc, #76]	@ (800c4f0 <TIM_Base_SetConfig+0x14c>)
 800c4a2:	4293      	cmp	r3, r2
 800c4a4:	d103      	bne.n	800c4ae <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c4a6:	683b      	ldr	r3, [r7, #0]
 800c4a8:	691a      	ldr	r2, [r3, #16]
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f043 0204 	orr.w	r2, r3, #4
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2201      	movs	r2, #1
 800c4be:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	68fa      	ldr	r2, [r7, #12]
 800c4c4:	601a      	str	r2, [r3, #0]
}
 800c4c6:	bf00      	nop
 800c4c8:	3714      	adds	r7, #20
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d0:	4770      	bx	lr
 800c4d2:	bf00      	nop
 800c4d4:	40010000 	.word	0x40010000
 800c4d8:	40000400 	.word	0x40000400
 800c4dc:	40000800 	.word	0x40000800
 800c4e0:	40000c00 	.word	0x40000c00
 800c4e4:	40010400 	.word	0x40010400
 800c4e8:	40014000 	.word	0x40014000
 800c4ec:	40014400 	.word	0x40014400
 800c4f0:	40014800 	.word	0x40014800
 800c4f4:	4000e000 	.word	0x4000e000
 800c4f8:	4000e400 	.word	0x4000e400

0800c4fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c4fc:	b480      	push	{r7}
 800c4fe:	b087      	sub	sp, #28
 800c500:	af00      	add	r7, sp, #0
 800c502:	60f8      	str	r0, [r7, #12]
 800c504:	60b9      	str	r1, [r7, #8]
 800c506:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	6a1b      	ldr	r3, [r3, #32]
 800c50c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	6a1b      	ldr	r3, [r3, #32]
 800c512:	f023 0201 	bic.w	r2, r3, #1
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	699b      	ldr	r3, [r3, #24]
 800c51e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c520:	693b      	ldr	r3, [r7, #16]
 800c522:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800c526:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	011b      	lsls	r3, r3, #4
 800c52c:	693a      	ldr	r2, [r7, #16]
 800c52e:	4313      	orrs	r3, r2
 800c530:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	f023 030a 	bic.w	r3, r3, #10
 800c538:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c53a:	697a      	ldr	r2, [r7, #20]
 800c53c:	68bb      	ldr	r3, [r7, #8]
 800c53e:	4313      	orrs	r3, r2
 800c540:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	693a      	ldr	r2, [r7, #16]
 800c546:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	697a      	ldr	r2, [r7, #20]
 800c54c:	621a      	str	r2, [r3, #32]
}
 800c54e:	bf00      	nop
 800c550:	371c      	adds	r7, #28
 800c552:	46bd      	mov	sp, r7
 800c554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c558:	4770      	bx	lr

0800c55a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c55a:	b480      	push	{r7}
 800c55c:	b087      	sub	sp, #28
 800c55e:	af00      	add	r7, sp, #0
 800c560:	60f8      	str	r0, [r7, #12]
 800c562:	60b9      	str	r1, [r7, #8]
 800c564:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	6a1b      	ldr	r3, [r3, #32]
 800c56a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	6a1b      	ldr	r3, [r3, #32]
 800c570:	f023 0210 	bic.w	r2, r3, #16
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	699b      	ldr	r3, [r3, #24]
 800c57c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c57e:	693b      	ldr	r3, [r7, #16]
 800c580:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800c584:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	031b      	lsls	r3, r3, #12
 800c58a:	693a      	ldr	r2, [r7, #16]
 800c58c:	4313      	orrs	r3, r2
 800c58e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c590:	697b      	ldr	r3, [r7, #20]
 800c592:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800c596:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c598:	68bb      	ldr	r3, [r7, #8]
 800c59a:	011b      	lsls	r3, r3, #4
 800c59c:	697a      	ldr	r2, [r7, #20]
 800c59e:	4313      	orrs	r3, r2
 800c5a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	693a      	ldr	r2, [r7, #16]
 800c5a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	697a      	ldr	r2, [r7, #20]
 800c5ac:	621a      	str	r2, [r3, #32]
}
 800c5ae:	bf00      	nop
 800c5b0:	371c      	adds	r7, #28
 800c5b2:	46bd      	mov	sp, r7
 800c5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5b8:	4770      	bx	lr
	...

0800c5bc <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c5bc:	b480      	push	{r7}
 800c5be:	b085      	sub	sp, #20
 800c5c0:	af00      	add	r7, sp, #0
 800c5c2:	6078      	str	r0, [r7, #4]
 800c5c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	689b      	ldr	r3, [r3, #8]
 800c5ca:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c5cc:	68fa      	ldr	r2, [r7, #12]
 800c5ce:	4b09      	ldr	r3, [pc, #36]	@ (800c5f4 <TIM_ITRx_SetConfig+0x38>)
 800c5d0:	4013      	ands	r3, r2
 800c5d2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c5d4:	683a      	ldr	r2, [r7, #0]
 800c5d6:	68fb      	ldr	r3, [r7, #12]
 800c5d8:	4313      	orrs	r3, r2
 800c5da:	f043 0307 	orr.w	r3, r3, #7
 800c5de:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c5e0:	687b      	ldr	r3, [r7, #4]
 800c5e2:	68fa      	ldr	r2, [r7, #12]
 800c5e4:	609a      	str	r2, [r3, #8]
}
 800c5e6:	bf00      	nop
 800c5e8:	3714      	adds	r7, #20
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5f0:	4770      	bx	lr
 800c5f2:	bf00      	nop
 800c5f4:	ffcfff8f 	.word	0xffcfff8f

0800c5f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b087      	sub	sp, #28
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	60f8      	str	r0, [r7, #12]
 800c600:	60b9      	str	r1, [r7, #8]
 800c602:	607a      	str	r2, [r7, #4]
 800c604:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	689b      	ldr	r3, [r3, #8]
 800c60a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c60c:	697b      	ldr	r3, [r7, #20]
 800c60e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c612:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	021a      	lsls	r2, r3, #8
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	431a      	orrs	r2, r3
 800c61c:	68bb      	ldr	r3, [r7, #8]
 800c61e:	4313      	orrs	r3, r2
 800c620:	697a      	ldr	r2, [r7, #20]
 800c622:	4313      	orrs	r3, r2
 800c624:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	697a      	ldr	r2, [r7, #20]
 800c62a:	609a      	str	r2, [r3, #8]
}
 800c62c:	bf00      	nop
 800c62e:	371c      	adds	r7, #28
 800c630:	46bd      	mov	sp, r7
 800c632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c636:	4770      	bx	lr

0800c638 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c638:	b480      	push	{r7}
 800c63a:	b085      	sub	sp, #20
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
 800c640:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800c648:	2b01      	cmp	r3, #1
 800c64a:	d101      	bne.n	800c650 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c64c:	2302      	movs	r3, #2
 800c64e:	e077      	b.n	800c740 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2201      	movs	r2, #1
 800c654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2202      	movs	r2, #2
 800c65c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	681b      	ldr	r3, [r3, #0]
 800c664:	685b      	ldr	r3, [r3, #4]
 800c666:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	689b      	ldr	r3, [r3, #8]
 800c66e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	681b      	ldr	r3, [r3, #0]
 800c674:	4a35      	ldr	r2, [pc, #212]	@ (800c74c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c676:	4293      	cmp	r3, r2
 800c678:	d004      	beq.n	800c684 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	4a34      	ldr	r2, [pc, #208]	@ (800c750 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c680:	4293      	cmp	r3, r2
 800c682:	d108      	bne.n	800c696 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800c68a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c68c:	683b      	ldr	r3, [r7, #0]
 800c68e:	685b      	ldr	r3, [r3, #4]
 800c690:	68fa      	ldr	r2, [r7, #12]
 800c692:	4313      	orrs	r3, r2
 800c694:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c69c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c69e:	683b      	ldr	r3, [r7, #0]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	68fa      	ldr	r2, [r7, #12]
 800c6a4:	4313      	orrs	r3, r2
 800c6a6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	68fa      	ldr	r2, [r7, #12]
 800c6ae:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	4a25      	ldr	r2, [pc, #148]	@ (800c74c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800c6b6:	4293      	cmp	r3, r2
 800c6b8:	d02c      	beq.n	800c714 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6c2:	d027      	beq.n	800c714 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	4a22      	ldr	r2, [pc, #136]	@ (800c754 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800c6ca:	4293      	cmp	r3, r2
 800c6cc:	d022      	beq.n	800c714 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	4a21      	ldr	r2, [pc, #132]	@ (800c758 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800c6d4:	4293      	cmp	r3, r2
 800c6d6:	d01d      	beq.n	800c714 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	4a1f      	ldr	r2, [pc, #124]	@ (800c75c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800c6de:	4293      	cmp	r3, r2
 800c6e0:	d018      	beq.n	800c714 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	4a1a      	ldr	r2, [pc, #104]	@ (800c750 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800c6e8:	4293      	cmp	r3, r2
 800c6ea:	d013      	beq.n	800c714 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	4a1b      	ldr	r2, [pc, #108]	@ (800c760 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800c6f2:	4293      	cmp	r3, r2
 800c6f4:	d00e      	beq.n	800c714 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	4a1a      	ldr	r2, [pc, #104]	@ (800c764 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800c6fc:	4293      	cmp	r3, r2
 800c6fe:	d009      	beq.n	800c714 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	4a18      	ldr	r2, [pc, #96]	@ (800c768 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800c706:	4293      	cmp	r3, r2
 800c708:	d004      	beq.n	800c714 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	4a17      	ldr	r2, [pc, #92]	@ (800c76c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800c710:	4293      	cmp	r3, r2
 800c712:	d10c      	bne.n	800c72e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c714:	68bb      	ldr	r3, [r7, #8]
 800c716:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c71a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c71c:	683b      	ldr	r3, [r7, #0]
 800c71e:	689b      	ldr	r3, [r3, #8]
 800c720:	68ba      	ldr	r2, [r7, #8]
 800c722:	4313      	orrs	r3, r2
 800c724:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	68ba      	ldr	r2, [r7, #8]
 800c72c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	2201      	movs	r2, #1
 800c732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	2200      	movs	r2, #0
 800c73a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800c73e:	2300      	movs	r3, #0
}
 800c740:	4618      	mov	r0, r3
 800c742:	3714      	adds	r7, #20
 800c744:	46bd      	mov	sp, r7
 800c746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c74a:	4770      	bx	lr
 800c74c:	40010000 	.word	0x40010000
 800c750:	40010400 	.word	0x40010400
 800c754:	40000400 	.word	0x40000400
 800c758:	40000800 	.word	0x40000800
 800c75c:	40000c00 	.word	0x40000c00
 800c760:	40001800 	.word	0x40001800
 800c764:	40014000 	.word	0x40014000
 800c768:	4000e000 	.word	0x4000e000
 800c76c:	4000e400 	.word	0x4000e400

0800c770 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c770:	b480      	push	{r7}
 800c772:	b083      	sub	sp, #12
 800c774:	af00      	add	r7, sp, #0
 800c776:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c778:	bf00      	nop
 800c77a:	370c      	adds	r7, #12
 800c77c:	46bd      	mov	sp, r7
 800c77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c782:	4770      	bx	lr

0800c784 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c784:	b480      	push	{r7}
 800c786:	b083      	sub	sp, #12
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c78c:	bf00      	nop
 800c78e:	370c      	adds	r7, #12
 800c790:	46bd      	mov	sp, r7
 800c792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c796:	4770      	bx	lr

0800c798 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c798:	b480      	push	{r7}
 800c79a:	b083      	sub	sp, #12
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c7a0:	bf00      	nop
 800c7a2:	370c      	adds	r7, #12
 800c7a4:	46bd      	mov	sp, r7
 800c7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7aa:	4770      	bx	lr

0800c7ac <memset>:
 800c7ac:	4402      	add	r2, r0
 800c7ae:	4603      	mov	r3, r0
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d100      	bne.n	800c7b6 <memset+0xa>
 800c7b4:	4770      	bx	lr
 800c7b6:	f803 1b01 	strb.w	r1, [r3], #1
 800c7ba:	e7f9      	b.n	800c7b0 <memset+0x4>

0800c7bc <__libc_init_array>:
 800c7bc:	b570      	push	{r4, r5, r6, lr}
 800c7be:	4d0d      	ldr	r5, [pc, #52]	@ (800c7f4 <__libc_init_array+0x38>)
 800c7c0:	4c0d      	ldr	r4, [pc, #52]	@ (800c7f8 <__libc_init_array+0x3c>)
 800c7c2:	1b64      	subs	r4, r4, r5
 800c7c4:	10a4      	asrs	r4, r4, #2
 800c7c6:	2600      	movs	r6, #0
 800c7c8:	42a6      	cmp	r6, r4
 800c7ca:	d109      	bne.n	800c7e0 <__libc_init_array+0x24>
 800c7cc:	4d0b      	ldr	r5, [pc, #44]	@ (800c7fc <__libc_init_array+0x40>)
 800c7ce:	4c0c      	ldr	r4, [pc, #48]	@ (800c800 <__libc_init_array+0x44>)
 800c7d0:	f000 f826 	bl	800c820 <_init>
 800c7d4:	1b64      	subs	r4, r4, r5
 800c7d6:	10a4      	asrs	r4, r4, #2
 800c7d8:	2600      	movs	r6, #0
 800c7da:	42a6      	cmp	r6, r4
 800c7dc:	d105      	bne.n	800c7ea <__libc_init_array+0x2e>
 800c7de:	bd70      	pop	{r4, r5, r6, pc}
 800c7e0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7e4:	4798      	blx	r3
 800c7e6:	3601      	adds	r6, #1
 800c7e8:	e7ee      	b.n	800c7c8 <__libc_init_array+0xc>
 800c7ea:	f855 3b04 	ldr.w	r3, [r5], #4
 800c7ee:	4798      	blx	r3
 800c7f0:	3601      	adds	r6, #1
 800c7f2:	e7f2      	b.n	800c7da <__libc_init_array+0x1e>
 800c7f4:	0807b974 	.word	0x0807b974
 800c7f8:	0807b974 	.word	0x0807b974
 800c7fc:	0807b974 	.word	0x0807b974
 800c800:	0807b978 	.word	0x0807b978

0800c804 <memcpy>:
 800c804:	440a      	add	r2, r1
 800c806:	4291      	cmp	r1, r2
 800c808:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800c80c:	d100      	bne.n	800c810 <memcpy+0xc>
 800c80e:	4770      	bx	lr
 800c810:	b510      	push	{r4, lr}
 800c812:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c816:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c81a:	4291      	cmp	r1, r2
 800c81c:	d1f9      	bne.n	800c812 <memcpy+0xe>
 800c81e:	bd10      	pop	{r4, pc}

0800c820 <_init>:
 800c820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c822:	bf00      	nop
 800c824:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c826:	bc08      	pop	{r3}
 800c828:	469e      	mov	lr, r3
 800c82a:	4770      	bx	lr

0800c82c <_fini>:
 800c82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c82e:	bf00      	nop
 800c830:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c832:	bc08      	pop	{r3}
 800c834:	469e      	mov	lr, r3
 800c836:	4770      	bx	lr
