----------------------------------------------------------------------
Report for cell top.sample_arch

Register bits: 5 of 1280 (0%)
PIC Latch:       0
I/O cells:       1
                                          Cell usage:
                               cell       count    Res Usage(%)
                              CCU2D        3       100.0
                            FD1S3AX        5       100.0
                                GSR        1       100.0
                                 OB        1       100.0
                               OSCH        1       100.0
                                PUR        1       100.0
                                VHI        1       100.0
                                VLO        1       100.0
                            
                         TOTAL            14           
