{
  "name": "core::core_arch::aarch64::neon::generated::vcopyq_lane_p64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/aarch64/neon/generated.rs:4544:1: 4547:16",
  "mir": "fn core::core_arch::aarch64::neon::generated::vcopyq_lane_p64(_1: core_arch::arm_shared::neon::poly64x2_t, _2: core_arch::arm_shared::neon::poly64x1_t) -> core_arch::arm_shared::neon::poly64x2_t {\n    let mut _0: core_arch::arm_shared::neon::poly64x2_t;\n    let  _3: core_arch::arm_shared::neon::poly64x2_t;\n    let mut _4: i32;\n    let mut _5: !;\n    debug a => _1;\n    debug b => _2;\n    debug b => _3;\n    bb0: {\n        _3 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::poly64x1_t, core_arch::macros::SimdShuffleIdx<2>, core_arch::arm_shared::neon::poly64x2_t>(_2, _2, core_arch::aarch64::neon::generated::vcopyq_lane_p64::<LANE1, LANE2>::{constant#2}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_4);\n        _4 = BitAnd(LANE1, 1_i32);\n        switchInt(_4) -> [0: bb4, 1: bb3, otherwise: bb2];\n    }\n    bb2: {\n        _5 = hint::unreachable_unchecked() -> unwind unreachable;\n    }\n    bb3: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::poly64x2_t, core_arch::macros::SimdShuffleIdx<2>, core_arch::arm_shared::neon::poly64x2_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_p64::<LANE1, LANE2>::{constant#4}) -> [return: bb6, unwind unreachable];\n    }\n    bb4: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::poly64x2_t, core_arch::macros::SimdShuffleIdx<2>, core_arch::arm_shared::neon::poly64x2_t>(_1, _3, core_arch::aarch64::neon::generated::vcopyq_lane_p64::<LANE1, LANE2>::{constant#3}) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        goto -> bb7;\n    }\n    bb6: {\n        goto -> bb7;\n    }\n    bb7: {\n        StorageDead(_4);\n        return;\n    }\n}\n"
}