// Seed: 1398420342
module module_0 (
    input tri0  id_0,
    input uwire id_1,
    input wire  id_2
);
  logic id_4 = id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd17
) (
    input wor id_0
);
  wire _id_2;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  for (id_3 = id_2; 1; id_3 = 1) begin : LABEL_0
    wire [id_2 : -1 'b0] id_4, id_5;
  end
  assign id_3 = -1;
endmodule
module module_2 #(
    parameter id_13 = 32'd17,
    parameter id_14 = 32'd58,
    parameter id_37 = 32'd36
) (
    input wire id_0,
    output uwire id_1,
    output tri id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wor id_5,
    output tri0 id_6,
    output supply0 id_7,
    input wor id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wor id_11,
    input tri1 id_12,
    input supply0 _id_13,
    output tri1 _id_14,
    output supply0 id_15,
    output supply1 id_16,
    input supply1 id_17,
    input wor id_18,
    input wor id_19,
    input wor id_20,
    output wand id_21,
    input tri0 id_22,
    output tri id_23,
    input tri1 id_24,
    input wor id_25[id_37 : id_14  .  id_13],
    input tri0 id_26,
    input wire id_27,
    input wor id_28,
    output tri id_29,
    output wand id_30,
    input tri id_31,
    output supply1 id_32,
    input supply0 id_33,
    input tri1 id_34,
    input tri id_35#(.id_50(1)),
    input uwire id_36,
    input wire _id_37,
    output uwire id_38,
    input tri id_39,
    input wand id_40,
    input tri1 id_41,
    input supply0 id_42,
    output supply1 id_43,
    input supply0 id_44
    , id_51,
    input wand id_45,
    output tri1 id_46,
    input tri0 id_47#(
        .id_52(-1'b0),
        .id_53(1),
        .id_54(1)
    ),
    input tri id_48
);
  tri id_55 = id_19, id_56 = 1;
  logic id_57, id_58;
  module_0 modCall_1 (
      id_47,
      id_11,
      id_47
  );
  assign modCall_1.id_2 = 0;
endmodule
