

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               aba409cdbdcf5d87e4fb869062f2b691  /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt+idem/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt+idem/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt+idem/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt+idem/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt+idem/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_wt+idem/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j : hostFun 0x0x4123e6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x1c0 (global memory space) 1
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=192
GPGPU-Sim PTX: Kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' : regs=80, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41c4c0; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 192 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (192 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6bf9c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46bf9c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
Set Device to current
Resetting device
Allocating light with size: 16907456
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
Generating DAG for GPU #0 with dagBytes: 1082130304 gridSize: 4
fullRuns=16512
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf98..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x080 (main.1.sm_70.ptx:47) @%p4102 bra BB0_2580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bae0 (main.1.sm_70.ptx:26706) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (main.1.sm_70.ptx:58) @%p4103 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140 (main.1.sm_70.ptx:79) cvt.u64.u32%rd3, %r5993;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x158 (main.1.sm_70.ptx:82) @%p4104 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (main.1.sm_70.ptx:94) shl.b64 %rd6298, %rd7648, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x168 (main.1.sm_70.ptx:85) bra.uni BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190 (main.1.sm_70.ptx:94) shl.b64 %rd6298, %rd7648, 6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb20 (main.1.sm_70.ptx:605) @%p4105 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb28 (main.1.sm_70.ptx:607) mov.u32 %r24702, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbd8 (main.1.sm_70.ptx:631) @%p4107 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc40 (main.1.sm_70.ptx:647) shfl.sync.idx.b32 %r17|%p5, %r6084, %r6051, %r6081, %r6082;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc60 (main.1.sm_70.ptx:651) @%p4107 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (main.1.sm_70.ptx:667) shfl.sync.idx.b32 %r21|%p9, %r6084, %r6061, %r6081, %r6082;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xce8 (main.1.sm_70.ptx:671) @%p4107 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd50 (main.1.sm_70.ptx:687) shfl.sync.idx.b32 %r25|%p13, %r6084, %r6052, %r6081, %r6082;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd70 (main.1.sm_70.ptx:691) @%p4107 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd8 (main.1.sm_70.ptx:707) add.s32 %r24735, %r24735, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xde8 (main.1.sm_70.ptx:709) @%p4111 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (main.1.sm_70.ptx:711) xor.b32 %r6147, %r6043, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe78 (main.1.sm_70.ptx:730) @%p4113 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee0 (main.1.sm_70.ptx:746) shfl.sync.idx.b32 %r40|%p21, %r6156, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xf00 (main.1.sm_70.ptx:750) @%p4113 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf68 (main.1.sm_70.ptx:766) shfl.sync.idx.b32 %r44|%p25, %r6156, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xf88 (main.1.sm_70.ptx:770) @%p4113 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff0 (main.1.sm_70.ptx:786) shfl.sync.idx.b32 %r48|%p29, %r6156, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1010 (main.1.sm_70.ptx:790) @%p4113 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1078 (main.1.sm_70.ptx:806) add.s32 %r24736, %r24736, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1088 (main.1.sm_70.ptx:808) @%p4117 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (main.1.sm_70.ptx:810) xor.b32 %r6219, %r6043, 2;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1118 (main.1.sm_70.ptx:829) @%p4119 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1180 (main.1.sm_70.ptx:845) shfl.sync.idx.b32 %r63|%p37, %r6228, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x11a0 (main.1.sm_70.ptx:849) @%p4119 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1208 (main.1.sm_70.ptx:865) shfl.sync.idx.b32 %r67|%p41, %r6228, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1228 (main.1.sm_70.ptx:869) @%p4119 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1290 (main.1.sm_70.ptx:885) shfl.sync.idx.b32 %r71|%p45, %r6228, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x12b0 (main.1.sm_70.ptx:889) @%p4119 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1318 (main.1.sm_70.ptx:905) add.s32 %r24737, %r24737, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1328 (main.1.sm_70.ptx:907) @%p4123 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1330 (main.1.sm_70.ptx:909) xor.b32 %r6291, %r6043, 3;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x13b8 (main.1.sm_70.ptx:928) @%p4125 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1420 (main.1.sm_70.ptx:944) shfl.sync.idx.b32 %r86|%p53, %r6300, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1440 (main.1.sm_70.ptx:948) @%p4125 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a8 (main.1.sm_70.ptx:964) shfl.sync.idx.b32 %r90|%p57, %r6300, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x14c8 (main.1.sm_70.ptx:968) @%p4125 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1530 (main.1.sm_70.ptx:984) shfl.sync.idx.b32 %r94|%p61, %r6300, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1550 (main.1.sm_70.ptx:988) @%p4125 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b8 (main.1.sm_70.ptx:1004) add.s32 %r24738, %r24738, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x15c8 (main.1.sm_70.ptx:1006) @%p4129 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d0 (main.1.sm_70.ptx:1008) xor.b32 %r6363, %r6043, 4;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1658 (main.1.sm_70.ptx:1027) @%p4131 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c0 (main.1.sm_70.ptx:1043) shfl.sync.idx.b32 %r109|%p69, %r6372, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x16e0 (main.1.sm_70.ptx:1047) @%p4131 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1748 (main.1.sm_70.ptx:1063) shfl.sync.idx.b32 %r113|%p73, %r6372, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1768 (main.1.sm_70.ptx:1067) @%p4131 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d0 (main.1.sm_70.ptx:1083) shfl.sync.idx.b32 %r117|%p77, %r6372, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17f0 (main.1.sm_70.ptx:1087) @%p4131 bra BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1858 (main.1.sm_70.ptx:1103) add.s32 %r24739, %r24739, 1;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (main.1.sm_70.ptx:1105) @%p4135 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1870 (main.1.sm_70.ptx:1107) xor.b32 %r6435, %r6043, 5;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x18f8 (main.1.sm_70.ptx:1126) @%p4137 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1960 (main.1.sm_70.ptx:1142) shfl.sync.idx.b32 %r132|%p85, %r6444, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1980 (main.1.sm_70.ptx:1146) @%p4137 bra BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e8 (main.1.sm_70.ptx:1162) shfl.sync.idx.b32 %r136|%p89, %r6444, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1a08 (main.1.sm_70.ptx:1166) @%p4137 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (main.1.sm_70.ptx:1182) shfl.sync.idx.b32 %r140|%p93, %r6444, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1a90 (main.1.sm_70.ptx:1186) @%p4137 bra BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (main.1.sm_70.ptx:1202) add.s32 %r24740, %r24740, 1;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1b08 (main.1.sm_70.ptx:1204) @%p4141 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (main.1.sm_70.ptx:1206) xor.b32 %r6507, %r6043, 6;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1b98 (main.1.sm_70.ptx:1225) @%p4143 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c00 (main.1.sm_70.ptx:1241) shfl.sync.idx.b32 %r155|%p101, %r6516, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1c20 (main.1.sm_70.ptx:1245) @%p4143 bra BB0_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c88 (main.1.sm_70.ptx:1261) shfl.sync.idx.b32 %r159|%p105, %r6516, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1ca8 (main.1.sm_70.ptx:1265) @%p4143 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d10 (main.1.sm_70.ptx:1281) shfl.sync.idx.b32 %r163|%p109, %r6516, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1d30 (main.1.sm_70.ptx:1285) @%p4143 bra BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d98 (main.1.sm_70.ptx:1301) add.s32 %r24741, %r24741, 1;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1da8 (main.1.sm_70.ptx:1303) @%p4147 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db0 (main.1.sm_70.ptx:1305) xor.b32 %r6579, %r6043, 7;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1e38 (main.1.sm_70.ptx:1324) @%p4149 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea0 (main.1.sm_70.ptx:1340) shfl.sync.idx.b32 %r178|%p117, %r6588, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1ec0 (main.1.sm_70.ptx:1344) @%p4149 bra BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f28 (main.1.sm_70.ptx:1360) shfl.sync.idx.b32 %r182|%p121, %r6588, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1f48 (main.1.sm_70.ptx:1364) @%p4149 bra BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (main.1.sm_70.ptx:1380) shfl.sync.idx.b32 %r186|%p125, %r6588, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1fd0 (main.1.sm_70.ptx:1384) @%p4149 bra BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (main.1.sm_70.ptx:1400) add.s32 %r24742, %r24742, 1;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2048 (main.1.sm_70.ptx:1402) @%p4153 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2050 (main.1.sm_70.ptx:1404) xor.b32 %r6651, %r6043, 8;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x20d8 (main.1.sm_70.ptx:1423) @%p4155 bra BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2140 (main.1.sm_70.ptx:1439) shfl.sync.idx.b32 %r201|%p133, %r6660, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2160 (main.1.sm_70.ptx:1443) @%p4155 bra BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c8 (main.1.sm_70.ptx:1459) shfl.sync.idx.b32 %r205|%p137, %r6660, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x21e8 (main.1.sm_70.ptx:1463) @%p4155 bra BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2250 (main.1.sm_70.ptx:1479) shfl.sync.idx.b32 %r209|%p141, %r6660, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2270 (main.1.sm_70.ptx:1483) @%p4155 bra BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d8 (main.1.sm_70.ptx:1499) add.s32 %r24743, %r24743, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x22e8 (main.1.sm_70.ptx:1501) @%p4159 bra BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f0 (main.1.sm_70.ptx:1503) xor.b32 %r6723, %r6043, 9;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2378 (main.1.sm_70.ptx:1522) @%p4161 bra BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e0 (main.1.sm_70.ptx:1538) shfl.sync.idx.b32 %r224|%p149, %r6732, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2400 (main.1.sm_70.ptx:1542) @%p4161 bra BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2468 (main.1.sm_70.ptx:1558) shfl.sync.idx.b32 %r228|%p153, %r6732, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2488 (main.1.sm_70.ptx:1562) @%p4161 bra BB0_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f0 (main.1.sm_70.ptx:1578) shfl.sync.idx.b32 %r232|%p157, %r6732, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2510 (main.1.sm_70.ptx:1582) @%p4161 bra BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (main.1.sm_70.ptx:1598) add.s32 %r24744, %r24744, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2588 (main.1.sm_70.ptx:1600) @%p4165 bra BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (main.1.sm_70.ptx:1602) xor.b32 %r6795, %r6043, 10;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2618 (main.1.sm_70.ptx:1621) @%p4167 bra BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2680 (main.1.sm_70.ptx:1637) shfl.sync.idx.b32 %r247|%p165, %r6804, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x26a0 (main.1.sm_70.ptx:1641) @%p4167 bra BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2708 (main.1.sm_70.ptx:1657) shfl.sync.idx.b32 %r251|%p169, %r6804, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2728 (main.1.sm_70.ptx:1661) @%p4167 bra BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2790 (main.1.sm_70.ptx:1677) shfl.sync.idx.b32 %r255|%p173, %r6804, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x27b0 (main.1.sm_70.ptx:1681) @%p4167 bra BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2818 (main.1.sm_70.ptx:1697) add.s32 %r24745, %r24745, 1;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2828 (main.1.sm_70.ptx:1699) @%p4171 bra BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2830 (main.1.sm_70.ptx:1701) xor.b32 %r6867, %r6043, 11;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x28b8 (main.1.sm_70.ptx:1720) @%p4173 bra BB0_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2920 (main.1.sm_70.ptx:1736) shfl.sync.idx.b32 %r270|%p181, %r6876, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2940 (main.1.sm_70.ptx:1740) @%p4173 bra BB0_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a8 (main.1.sm_70.ptx:1756) shfl.sync.idx.b32 %r274|%p185, %r6876, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x29c8 (main.1.sm_70.ptx:1760) @%p4173 bra BB0_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (main.1.sm_70.ptx:1776) shfl.sync.idx.b32 %r278|%p189, %r6876, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2a50 (main.1.sm_70.ptx:1780) @%p4173 bra BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab8 (main.1.sm_70.ptx:1796) add.s32 %r24746, %r24746, 1;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ac8 (main.1.sm_70.ptx:1798) @%p4177 bra BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad0 (main.1.sm_70.ptx:1800) xor.b32 %r6939, %r6043, 12;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2b58 (main.1.sm_70.ptx:1819) @%p4179 bra BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc0 (main.1.sm_70.ptx:1835) shfl.sync.idx.b32 %r293|%p197, %r6948, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2be0 (main.1.sm_70.ptx:1839) @%p4179 bra BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c48 (main.1.sm_70.ptx:1855) shfl.sync.idx.b32 %r297|%p201, %r6948, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c68 (main.1.sm_70.ptx:1859) @%p4179 bra BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (main.1.sm_70.ptx:1875) shfl.sync.idx.b32 %r301|%p205, %r6948, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2cf0 (main.1.sm_70.ptx:1879) @%p4179 bra BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d58 (main.1.sm_70.ptx:1895) add.s32 %r24747, %r24747, 1;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2d68 (main.1.sm_70.ptx:1897) @%p4183 bra BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d70 (main.1.sm_70.ptx:1899) xor.b32 %r7011, %r6043, 13;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2df8 (main.1.sm_70.ptx:1918) @%p4185 bra BB0_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e60 (main.1.sm_70.ptx:1934) shfl.sync.idx.b32 %r316|%p213, %r7020, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2e80 (main.1.sm_70.ptx:1938) @%p4185 bra BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ee8 (main.1.sm_70.ptx:1954) shfl.sync.idx.b32 %r320|%p217, %r7020, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2f08 (main.1.sm_70.ptx:1958) @%p4185 bra BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f70 (main.1.sm_70.ptx:1974) shfl.sync.idx.b32 %r324|%p221, %r7020, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2f90 (main.1.sm_70.ptx:1978) @%p4185 bra BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff8 (main.1.sm_70.ptx:1994) add.s32 %r24748, %r24748, 1;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x3008 (main.1.sm_70.ptx:1996) @%p4189 bra BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3010 (main.1.sm_70.ptx:1998) xor.b32 %r7083, %r6043, 14;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3098 (main.1.sm_70.ptx:2017) @%p4191 bra BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3100 (main.1.sm_70.ptx:2033) shfl.sync.idx.b32 %r339|%p229, %r7092, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x3120 (main.1.sm_70.ptx:2037) @%p4191 bra BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3188 (main.1.sm_70.ptx:2053) shfl.sync.idx.b32 %r343|%p233, %r7092, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x31a8 (main.1.sm_70.ptx:2057) @%p4191 bra BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3210 (main.1.sm_70.ptx:2073) shfl.sync.idx.b32 %r347|%p237, %r7092, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x3230 (main.1.sm_70.ptx:2077) @%p4191 bra BB0_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3298 (main.1.sm_70.ptx:2093) add.s32 %r24749, %r24749, 1;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x32a8 (main.1.sm_70.ptx:2095) @%p4195 bra BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32b0 (main.1.sm_70.ptx:2097) xor.b32 %r7155, %r6043, 15;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3338 (main.1.sm_70.ptx:2116) @%p4197 bra BB0_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a0 (main.1.sm_70.ptx:2132) shfl.sync.idx.b32 %r362|%p245, %r7164, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x33c0 (main.1.sm_70.ptx:2136) @%p4197 bra BB0_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3428 (main.1.sm_70.ptx:2152) shfl.sync.idx.b32 %r366|%p249, %r7164, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3448 (main.1.sm_70.ptx:2156) @%p4197 bra BB0_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b0 (main.1.sm_70.ptx:2172) shfl.sync.idx.b32 %r370|%p253, %r7164, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x34d0 (main.1.sm_70.ptx:2176) @%p4197 bra BB0_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (main.1.sm_70.ptx:2192) add.s32 %r24750, %r24750, 1;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3548 (main.1.sm_70.ptx:2194) @%p4201 bra BB0_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (main.1.sm_70.ptx:2196) xor.b32 %r7227, %r6043, 16;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x35d8 (main.1.sm_70.ptx:2215) @%p4203 bra BB0_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3640 (main.1.sm_70.ptx:2231) shfl.sync.idx.b32 %r385|%p261, %r7236, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3660 (main.1.sm_70.ptx:2235) @%p4203 bra BB0_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36c8 (main.1.sm_70.ptx:2251) shfl.sync.idx.b32 %r389|%p265, %r7236, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x36e8 (main.1.sm_70.ptx:2255) @%p4203 bra BB0_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3750 (main.1.sm_70.ptx:2271) shfl.sync.idx.b32 %r393|%p269, %r7236, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3770 (main.1.sm_70.ptx:2275) @%p4203 bra BB0_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d8 (main.1.sm_70.ptx:2291) add.s32 %r24751, %r24751, 1;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x37e8 (main.1.sm_70.ptx:2293) @%p4207 bra BB0_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f0 (main.1.sm_70.ptx:2295) xor.b32 %r7299, %r6043, 17;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3878 (main.1.sm_70.ptx:2314) @%p4209 bra BB0_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e0 (main.1.sm_70.ptx:2330) shfl.sync.idx.b32 %r408|%p277, %r7308, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3900 (main.1.sm_70.ptx:2334) @%p4209 bra BB0_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3968 (main.1.sm_70.ptx:2350) shfl.sync.idx.b32 %r412|%p281, %r7308, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3988 (main.1.sm_70.ptx:2354) @%p4209 bra BB0_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39f0 (main.1.sm_70.ptx:2370) shfl.sync.idx.b32 %r416|%p285, %r7308, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x3a10 (main.1.sm_70.ptx:2374) @%p4209 bra BB0_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a78 (main.1.sm_70.ptx:2390) add.s32 %r24752, %r24752, 1;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3a88 (main.1.sm_70.ptx:2392) @%p4213 bra BB0_179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (main.1.sm_70.ptx:2394) xor.b32 %r7371, %r6043, 18;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3b18 (main.1.sm_70.ptx:2413) @%p4215 bra BB0_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b80 (main.1.sm_70.ptx:2429) shfl.sync.idx.b32 %r431|%p293, %r7380, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3ba0 (main.1.sm_70.ptx:2433) @%p4215 bra BB0_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c08 (main.1.sm_70.ptx:2449) shfl.sync.idx.b32 %r435|%p297, %r7380, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3c28 (main.1.sm_70.ptx:2453) @%p4215 bra BB0_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c90 (main.1.sm_70.ptx:2469) shfl.sync.idx.b32 %r439|%p301, %r7380, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3cb0 (main.1.sm_70.ptx:2473) @%p4215 bra BB0_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d18 (main.1.sm_70.ptx:2489) add.s32 %r24753, %r24753, 1;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3d28 (main.1.sm_70.ptx:2491) @%p4219 bra BB0_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d30 (main.1.sm_70.ptx:2493) xor.b32 %r7443, %r6043, 19;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3db8 (main.1.sm_70.ptx:2512) @%p4221 bra BB0_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e20 (main.1.sm_70.ptx:2528) shfl.sync.idx.b32 %r454|%p309, %r7452, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3e40 (main.1.sm_70.ptx:2532) @%p4221 bra BB0_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (main.1.sm_70.ptx:2548) shfl.sync.idx.b32 %r458|%p313, %r7452, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3ec8 (main.1.sm_70.ptx:2552) @%p4221 bra BB0_205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f30 (main.1.sm_70.ptx:2568) shfl.sync.idx.b32 %r462|%p317, %r7452, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3f50 (main.1.sm_70.ptx:2572) @%p4221 bra BB0_207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fb8 (main.1.sm_70.ptx:2588) add.s32 %r24754, %r24754, 1;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3fc8 (main.1.sm_70.ptx:2590) @%p4225 bra BB0_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3fd0 (main.1.sm_70.ptx:2592) xor.b32 %r7515, %r6043, 20;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x4058 (main.1.sm_70.ptx:2611) @%p4227 bra BB0_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40c0 (main.1.sm_70.ptx:2627) shfl.sync.idx.b32 %r477|%p325, %r7524, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x40e0 (main.1.sm_70.ptx:2631) @%p4227 bra BB0_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4148 (main.1.sm_70.ptx:2647) shfl.sync.idx.b32 %r481|%p329, %r7524, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x4168 (main.1.sm_70.ptx:2651) @%p4227 bra BB0_215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41d0 (main.1.sm_70.ptx:2667) shfl.sync.idx.b32 %r485|%p333, %r7524, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x41f0 (main.1.sm_70.ptx:2671) @%p4227 bra BB0_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4258 (main.1.sm_70.ptx:2687) add.s32 %r24755, %r24755, 1;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x4268 (main.1.sm_70.ptx:2689) @%p4231 bra BB0_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4270 (main.1.sm_70.ptx:2691) xor.b32 %r7587, %r6043, 21;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x42f8 (main.1.sm_70.ptx:2710) @%p4233 bra BB0_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (main.1.sm_70.ptx:2726) shfl.sync.idx.b32 %r500|%p341, %r7596, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x4380 (main.1.sm_70.ptx:2730) @%p4233 bra BB0_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43e8 (main.1.sm_70.ptx:2746) shfl.sync.idx.b32 %r504|%p345, %r7596, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x4408 (main.1.sm_70.ptx:2750) @%p4233 bra BB0_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4470 (main.1.sm_70.ptx:2766) shfl.sync.idx.b32 %r508|%p349, %r7596, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4490 (main.1.sm_70.ptx:2770) @%p4233 bra BB0_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x44f8 (main.1.sm_70.ptx:2786) add.s32 %r24756, %r24756, 1;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x4508 (main.1.sm_70.ptx:2788) @%p4237 bra BB0_219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4510 (main.1.sm_70.ptx:2790) xor.b32 %r7659, %r6043, 22;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4598 (main.1.sm_70.ptx:2809) @%p4239 bra BB0_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4600 (main.1.sm_70.ptx:2825) shfl.sync.idx.b32 %r523|%p357, %r7668, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4620 (main.1.sm_70.ptx:2829) @%p4239 bra BB0_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4688 (main.1.sm_70.ptx:2845) shfl.sync.idx.b32 %r527|%p361, %r7668, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x46a8 (main.1.sm_70.ptx:2849) @%p4239 bra BB0_235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4710 (main.1.sm_70.ptx:2865) shfl.sync.idx.b32 %r531|%p365, %r7668, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x4730 (main.1.sm_70.ptx:2869) @%p4239 bra BB0_237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4798 (main.1.sm_70.ptx:2885) add.s32 %r24757, %r24757, 1;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x47a8 (main.1.sm_70.ptx:2887) @%p4243 bra BB0_229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47b0 (main.1.sm_70.ptx:2889) xor.b32 %r7731, %r6043, 23;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x4838 (main.1.sm_70.ptx:2908) @%p4245 bra BB0_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48a0 (main.1.sm_70.ptx:2924) shfl.sync.idx.b32 %r546|%p373, %r7740, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x48c0 (main.1.sm_70.ptx:2928) @%p4245 bra BB0_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4928 (main.1.sm_70.ptx:2944) shfl.sync.idx.b32 %r550|%p377, %r7740, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4948 (main.1.sm_70.ptx:2948) @%p4245 bra BB0_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49b0 (main.1.sm_70.ptx:2964) shfl.sync.idx.b32 %r554|%p381, %r7740, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x49d0 (main.1.sm_70.ptx:2968) @%p4245 bra BB0_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a38 (main.1.sm_70.ptx:2984) add.s32 %r24758, %r24758, 1;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4a48 (main.1.sm_70.ptx:2986) @%p4249 bra BB0_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a50 (main.1.sm_70.ptx:2988) xor.b32 %r7803, %r6043, 24;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4ad8 (main.1.sm_70.ptx:3007) @%p4251 bra BB0_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b40 (main.1.sm_70.ptx:3023) shfl.sync.idx.b32 %r569|%p389, %r7812, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4b60 (main.1.sm_70.ptx:3027) @%p4251 bra BB0_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc8 (main.1.sm_70.ptx:3043) shfl.sync.idx.b32 %r573|%p393, %r7812, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4be8 (main.1.sm_70.ptx:3047) @%p4251 bra BB0_255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c50 (main.1.sm_70.ptx:3063) shfl.sync.idx.b32 %r577|%p397, %r7812, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4c70 (main.1.sm_70.ptx:3067) @%p4251 bra BB0_257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cd8 (main.1.sm_70.ptx:3083) add.s32 %r24759, %r24759, 1;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4ce8 (main.1.sm_70.ptx:3085) @%p4255 bra BB0_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf0 (main.1.sm_70.ptx:3087) xor.b32 %r7875, %r6043, 25;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4d78 (main.1.sm_70.ptx:3106) @%p4257 bra BB0_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4de0 (main.1.sm_70.ptx:3122) shfl.sync.idx.b32 %r592|%p405, %r7884, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4e00 (main.1.sm_70.ptx:3126) @%p4257 bra BB0_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e68 (main.1.sm_70.ptx:3142) shfl.sync.idx.b32 %r596|%p409, %r7884, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4e88 (main.1.sm_70.ptx:3146) @%p4257 bra BB0_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ef0 (main.1.sm_70.ptx:3162) shfl.sync.idx.b32 %r600|%p413, %r7884, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f10 (main.1.sm_70.ptx:3166) @%p4257 bra BB0_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f78 (main.1.sm_70.ptx:3182) add.s32 %r24760, %r24760, 1;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x4f88 (main.1.sm_70.ptx:3184) @%p4261 bra BB0_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f90 (main.1.sm_70.ptx:3186) xor.b32 %r7947, %r6043, 26;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5018 (main.1.sm_70.ptx:3205) @%p4263 bra BB0_271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5080 (main.1.sm_70.ptx:3221) shfl.sync.idx.b32 %r615|%p421, %r7956, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x50a0 (main.1.sm_70.ptx:3225) @%p4263 bra BB0_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5108 (main.1.sm_70.ptx:3241) shfl.sync.idx.b32 %r619|%p425, %r7956, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5128 (main.1.sm_70.ptx:3245) @%p4263 bra BB0_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5190 (main.1.sm_70.ptx:3261) shfl.sync.idx.b32 %r623|%p429, %r7956, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x51b0 (main.1.sm_70.ptx:3265) @%p4263 bra BB0_277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5218 (main.1.sm_70.ptx:3281) add.s32 %r24761, %r24761, 1;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x5228 (main.1.sm_70.ptx:3283) @%p4267 bra BB0_269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5230 (main.1.sm_70.ptx:3285) xor.b32 %r8019, %r6043, 27;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x52b8 (main.1.sm_70.ptx:3304) @%p4269 bra BB0_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5320 (main.1.sm_70.ptx:3320) shfl.sync.idx.b32 %r638|%p437, %r8028, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x5340 (main.1.sm_70.ptx:3324) @%p4269 bra BB0_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x53a8 (main.1.sm_70.ptx:3340) shfl.sync.idx.b32 %r642|%p441, %r8028, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x53c8 (main.1.sm_70.ptx:3344) @%p4269 bra BB0_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5430 (main.1.sm_70.ptx:3360) shfl.sync.idx.b32 %r646|%p445, %r8028, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5450 (main.1.sm_70.ptx:3364) @%p4269 bra BB0_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54b8 (main.1.sm_70.ptx:3380) add.s32 %r24762, %r24762, 1;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x54c8 (main.1.sm_70.ptx:3382) @%p4273 bra BB0_279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54d0 (main.1.sm_70.ptx:3384) xor.b32 %r8091, %r6043, 28;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5558 (main.1.sm_70.ptx:3403) @%p4275 bra BB0_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55c0 (main.1.sm_70.ptx:3419) shfl.sync.idx.b32 %r661|%p453, %r8100, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x55e0 (main.1.sm_70.ptx:3423) @%p4275 bra BB0_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5648 (main.1.sm_70.ptx:3439) shfl.sync.idx.b32 %r665|%p457, %r8100, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x5668 (main.1.sm_70.ptx:3443) @%p4275 bra BB0_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56d0 (main.1.sm_70.ptx:3459) shfl.sync.idx.b32 %r669|%p461, %r8100, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x56f0 (main.1.sm_70.ptx:3463) @%p4275 bra BB0_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5758 (main.1.sm_70.ptx:3479) add.s32 %r24763, %r24763, 1;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x5768 (main.1.sm_70.ptx:3481) @%p4279 bra BB0_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5770 (main.1.sm_70.ptx:3483) xor.b32 %r8163, %r6043, 29;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x57f8 (main.1.sm_70.ptx:3502) @%p4281 bra BB0_301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5860 (main.1.sm_70.ptx:3518) shfl.sync.idx.b32 %r684|%p469, %r8172, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5880 (main.1.sm_70.ptx:3522) @%p4281 bra BB0_303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58e8 (main.1.sm_70.ptx:3538) shfl.sync.idx.b32 %r688|%p473, %r8172, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5908 (main.1.sm_70.ptx:3542) @%p4281 bra BB0_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5970 (main.1.sm_70.ptx:3558) shfl.sync.idx.b32 %r692|%p477, %r8172, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x5990 (main.1.sm_70.ptx:3562) @%p4281 bra BB0_307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59f8 (main.1.sm_70.ptx:3578) add.s32 %r24764, %r24764, 1;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5a08 (main.1.sm_70.ptx:3580) @%p4285 bra BB0_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a10 (main.1.sm_70.ptx:3582) xor.b32 %r8235, %r6043, 30;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5a98 (main.1.sm_70.ptx:3601) @%p4287 bra BB0_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b00 (main.1.sm_70.ptx:3617) shfl.sync.idx.b32 %r707|%p485, %r8244, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5b20 (main.1.sm_70.ptx:3621) @%p4287 bra BB0_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b88 (main.1.sm_70.ptx:3637) shfl.sync.idx.b32 %r711|%p489, %r8244, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5ba8 (main.1.sm_70.ptx:3641) @%p4287 bra BB0_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c10 (main.1.sm_70.ptx:3657) shfl.sync.idx.b32 %r715|%p493, %r8244, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5c30 (main.1.sm_70.ptx:3661) @%p4287 bra BB0_317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c98 (main.1.sm_70.ptx:3677) add.s32 %r24765, %r24765, 1;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5ca8 (main.1.sm_70.ptx:3679) @%p4291 bra BB0_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cb0 (main.1.sm_70.ptx:3681) xor.b32 %r8307, %r6043, 31;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5d38 (main.1.sm_70.ptx:3700) @%p4293 bra BB0_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da0 (main.1.sm_70.ptx:3716) shfl.sync.idx.b32 %r730|%p501, %r8316, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5dc0 (main.1.sm_70.ptx:3720) @%p4293 bra BB0_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e28 (main.1.sm_70.ptx:3736) shfl.sync.idx.b32 %r734|%p505, %r8316, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5e48 (main.1.sm_70.ptx:3740) @%p4293 bra BB0_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5eb0 (main.1.sm_70.ptx:3756) shfl.sync.idx.b32 %r738|%p509, %r8316, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5ed0 (main.1.sm_70.ptx:3760) @%p4293 bra BB0_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f38 (main.1.sm_70.ptx:3776) add.s32 %r24766, %r24766, 1;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x5f48 (main.1.sm_70.ptx:3778) @%p4297 bra BB0_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f50 (main.1.sm_70.ptx:3780) xor.b32 %r8379, %r6043, 32;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x5fd8 (main.1.sm_70.ptx:3799) @%p4299 bra BB0_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (main.1.sm_70.ptx:3815) shfl.sync.idx.b32 %r753|%p517, %r8388, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x6060 (main.1.sm_70.ptx:3819) @%p4299 bra BB0_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60c8 (main.1.sm_70.ptx:3835) shfl.sync.idx.b32 %r757|%p521, %r8388, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x60e8 (main.1.sm_70.ptx:3839) @%p4299 bra BB0_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (main.1.sm_70.ptx:3855) shfl.sync.idx.b32 %r761|%p525, %r8388, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x6170 (main.1.sm_70.ptx:3859) @%p4299 bra BB0_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x61d8 (main.1.sm_70.ptx:3875) add.s32 %r24767, %r24767, 1;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x61e8 (main.1.sm_70.ptx:3877) @%p4303 bra BB0_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x61f0 (main.1.sm_70.ptx:3879) xor.b32 %r8451, %r6043, 33;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x6278 (main.1.sm_70.ptx:3898) @%p4305 bra BB0_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62e0 (main.1.sm_70.ptx:3914) shfl.sync.idx.b32 %r776|%p533, %r8460, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6300 (main.1.sm_70.ptx:3918) @%p4305 bra BB0_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6368 (main.1.sm_70.ptx:3934) shfl.sync.idx.b32 %r780|%p537, %r8460, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x6388 (main.1.sm_70.ptx:3938) @%p4305 bra BB0_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63f0 (main.1.sm_70.ptx:3954) shfl.sync.idx.b32 %r784|%p541, %r8460, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x6410 (main.1.sm_70.ptx:3958) @%p4305 bra BB0_347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6478 (main.1.sm_70.ptx:3974) add.s32 %r24768, %r24768, 1;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6488 (main.1.sm_70.ptx:3976) @%p4309 bra BB0_339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6490 (main.1.sm_70.ptx:3978) xor.b32 %r8523, %r6043, 34;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6518 (main.1.sm_70.ptx:3997) @%p4311 bra BB0_351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6580 (main.1.sm_70.ptx:4013) shfl.sync.idx.b32 %r799|%p549, %r8532, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x65a0 (main.1.sm_70.ptx:4017) @%p4311 bra BB0_353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6608 (main.1.sm_70.ptx:4033) shfl.sync.idx.b32 %r803|%p553, %r8532, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6628 (main.1.sm_70.ptx:4037) @%p4311 bra BB0_355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6690 (main.1.sm_70.ptx:4053) shfl.sync.idx.b32 %r807|%p557, %r8532, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x66b0 (main.1.sm_70.ptx:4057) @%p4311 bra BB0_357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6718 (main.1.sm_70.ptx:4073) add.s32 %r24769, %r24769, 1;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x6728 (main.1.sm_70.ptx:4075) @%p4315 bra BB0_349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6730 (main.1.sm_70.ptx:4077) xor.b32 %r8595, %r6043, 35;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x67b8 (main.1.sm_70.ptx:4096) @%p4317 bra BB0_361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6820 (main.1.sm_70.ptx:4112) shfl.sync.idx.b32 %r822|%p565, %r8604, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6840 (main.1.sm_70.ptx:4116) @%p4317 bra BB0_363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68a8 (main.1.sm_70.ptx:4132) shfl.sync.idx.b32 %r826|%p569, %r8604, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x68c8 (main.1.sm_70.ptx:4136) @%p4317 bra BB0_365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6930 (main.1.sm_70.ptx:4152) shfl.sync.idx.b32 %r830|%p573, %r8604, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6950 (main.1.sm_70.ptx:4156) @%p4317 bra BB0_367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69b8 (main.1.sm_70.ptx:4172) add.s32 %r24770, %r24770, 1;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x69c8 (main.1.sm_70.ptx:4174) @%p4321 bra BB0_359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69d0 (main.1.sm_70.ptx:4176) xor.b32 %r8667, %r6043, 36;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6a58 (main.1.sm_70.ptx:4195) @%p4323 bra BB0_371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ac0 (main.1.sm_70.ptx:4211) shfl.sync.idx.b32 %r845|%p581, %r8676, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6ae0 (main.1.sm_70.ptx:4215) @%p4323 bra BB0_373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b48 (main.1.sm_70.ptx:4231) shfl.sync.idx.b32 %r849|%p585, %r8676, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6b68 (main.1.sm_70.ptx:4235) @%p4323 bra BB0_375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bd0 (main.1.sm_70.ptx:4251) shfl.sync.idx.b32 %r853|%p589, %r8676, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6bf0 (main.1.sm_70.ptx:4255) @%p4323 bra BB0_377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c58 (main.1.sm_70.ptx:4271) add.s32 %r24771, %r24771, 1;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c68 (main.1.sm_70.ptx:4273) @%p4327 bra BB0_369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c70 (main.1.sm_70.ptx:4275) xor.b32 %r8739, %r6043, 37;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6cf8 (main.1.sm_70.ptx:4294) @%p4329 bra BB0_381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d60 (main.1.sm_70.ptx:4310) shfl.sync.idx.b32 %r868|%p597, %r8748, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6d80 (main.1.sm_70.ptx:4314) @%p4329 bra BB0_383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6de8 (main.1.sm_70.ptx:4330) shfl.sync.idx.b32 %r872|%p601, %r8748, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6e08 (main.1.sm_70.ptx:4334) @%p4329 bra BB0_385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e70 (main.1.sm_70.ptx:4350) shfl.sync.idx.b32 %r876|%p605, %r8748, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6e90 (main.1.sm_70.ptx:4354) @%p4329 bra BB0_387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ef8 (main.1.sm_70.ptx:4370) add.s32 %r24772, %r24772, 1;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6f08 (main.1.sm_70.ptx:4372) @%p4333 bra BB0_379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f10 (main.1.sm_70.ptx:4374) xor.b32 %r8811, %r6043, 38;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6f98 (main.1.sm_70.ptx:4393) @%p4335 bra BB0_391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7000 (main.1.sm_70.ptx:4409) shfl.sync.idx.b32 %r891|%p613, %r8820, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x7020 (main.1.sm_70.ptx:4413) @%p4335 bra BB0_393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7088 (main.1.sm_70.ptx:4429) shfl.sync.idx.b32 %r895|%p617, %r8820, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x70a8 (main.1.sm_70.ptx:4433) @%p4335 bra BB0_395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7110 (main.1.sm_70.ptx:4449) shfl.sync.idx.b32 %r899|%p621, %r8820, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7130 (main.1.sm_70.ptx:4453) @%p4335 bra BB0_397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7198 (main.1.sm_70.ptx:4469) add.s32 %r24773, %r24773, 1;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x71a8 (main.1.sm_70.ptx:4471) @%p4339 bra BB0_389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b0 (main.1.sm_70.ptx:4473) xor.b32 %r8883, %r6043, 39;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7238 (main.1.sm_70.ptx:4492) @%p4341 bra BB0_401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x72a0 (main.1.sm_70.ptx:4508) shfl.sync.idx.b32 %r914|%p629, %r8892, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x72c0 (main.1.sm_70.ptx:4512) @%p4341 bra BB0_403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7328 (main.1.sm_70.ptx:4528) shfl.sync.idx.b32 %r918|%p633, %r8892, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7348 (main.1.sm_70.ptx:4532) @%p4341 bra BB0_405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73b0 (main.1.sm_70.ptx:4548) shfl.sync.idx.b32 %r922|%p637, %r8892, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x73d0 (main.1.sm_70.ptx:4552) @%p4341 bra BB0_407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7438 (main.1.sm_70.ptx:4568) add.s32 %r24774, %r24774, 1;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x7448 (main.1.sm_70.ptx:4570) @%p4345 bra BB0_399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7450 (main.1.sm_70.ptx:4572) xor.b32 %r8955, %r6043, 40;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x74d8 (main.1.sm_70.ptx:4591) @%p4347 bra BB0_411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7540 (main.1.sm_70.ptx:4607) shfl.sync.idx.b32 %r937|%p645, %r8964, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x7560 (main.1.sm_70.ptx:4611) @%p4347 bra BB0_413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75c8 (main.1.sm_70.ptx:4627) shfl.sync.idx.b32 %r941|%p649, %r8964, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x75e8 (main.1.sm_70.ptx:4631) @%p4347 bra BB0_415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7650 (main.1.sm_70.ptx:4647) shfl.sync.idx.b32 %r945|%p653, %r8964, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7670 (main.1.sm_70.ptx:4651) @%p4347 bra BB0_417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x76d8 (main.1.sm_70.ptx:4667) add.s32 %r24775, %r24775, 1;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x76e8 (main.1.sm_70.ptx:4669) @%p4351 bra BB0_409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x76f0 (main.1.sm_70.ptx:4671) xor.b32 %r9027, %r6043, 41;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x7778 (main.1.sm_70.ptx:4690) @%p4353 bra BB0_421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77e0 (main.1.sm_70.ptx:4706) shfl.sync.idx.b32 %r960|%p661, %r9036, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7800 (main.1.sm_70.ptx:4710) @%p4353 bra BB0_423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7868 (main.1.sm_70.ptx:4726) shfl.sync.idx.b32 %r964|%p665, %r9036, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7888 (main.1.sm_70.ptx:4730) @%p4353 bra BB0_425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78f0 (main.1.sm_70.ptx:4746) shfl.sync.idx.b32 %r968|%p669, %r9036, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7910 (main.1.sm_70.ptx:4750) @%p4353 bra BB0_427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7978 (main.1.sm_70.ptx:4766) add.s32 %r24776, %r24776, 1;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7988 (main.1.sm_70.ptx:4768) @%p4357 bra BB0_419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7990 (main.1.sm_70.ptx:4770) xor.b32 %r9099, %r6043, 42;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x7a18 (main.1.sm_70.ptx:4789) @%p4359 bra BB0_431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a80 (main.1.sm_70.ptx:4805) shfl.sync.idx.b32 %r983|%p677, %r9108, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x7aa0 (main.1.sm_70.ptx:4809) @%p4359 bra BB0_433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b08 (main.1.sm_70.ptx:4825) shfl.sync.idx.b32 %r987|%p681, %r9108, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x7b28 (main.1.sm_70.ptx:4829) @%p4359 bra BB0_435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b90 (main.1.sm_70.ptx:4845) shfl.sync.idx.b32 %r991|%p685, %r9108, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7bb0 (main.1.sm_70.ptx:4849) @%p4359 bra BB0_437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c18 (main.1.sm_70.ptx:4865) add.s32 %r24777, %r24777, 1;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x7c28 (main.1.sm_70.ptx:4867) @%p4363 bra BB0_429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c30 (main.1.sm_70.ptx:4869) xor.b32 %r9171, %r6043, 43;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x7cb8 (main.1.sm_70.ptx:4888) @%p4365 bra BB0_441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (main.1.sm_70.ptx:4904) shfl.sync.idx.b32 %r1006|%p693, %r9180, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x7d40 (main.1.sm_70.ptx:4908) @%p4365 bra BB0_443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7da8 (main.1.sm_70.ptx:4924) shfl.sync.idx.b32 %r1010|%p697, %r9180, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7dc8 (main.1.sm_70.ptx:4928) @%p4365 bra BB0_445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e30 (main.1.sm_70.ptx:4944) shfl.sync.idx.b32 %r1014|%p701, %r9180, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7e50 (main.1.sm_70.ptx:4948) @%p4365 bra BB0_447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7eb8 (main.1.sm_70.ptx:4964) add.s32 %r24778, %r24778, 1;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7ec8 (main.1.sm_70.ptx:4966) @%p4369 bra BB0_439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ed0 (main.1.sm_70.ptx:4968) xor.b32 %r9243, %r6043, 44;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7f58 (main.1.sm_70.ptx:4987) @%p4371 bra BB0_451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fc0 (main.1.sm_70.ptx:5003) shfl.sync.idx.b32 %r1029|%p709, %r9252, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7fe0 (main.1.sm_70.ptx:5007) @%p4371 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8048 (main.1.sm_70.ptx:5023) shfl.sync.idx.b32 %r1033|%p713, %r9252, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x8068 (main.1.sm_70.ptx:5027) @%p4371 bra BB0_455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80d0 (main.1.sm_70.ptx:5043) shfl.sync.idx.b32 %r1037|%p717, %r9252, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x80f0 (main.1.sm_70.ptx:5047) @%p4371 bra BB0_457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8158 (main.1.sm_70.ptx:5063) add.s32 %r24779, %r24779, 1;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x8168 (main.1.sm_70.ptx:5065) @%p4375 bra BB0_449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8170 (main.1.sm_70.ptx:5067) xor.b32 %r9315, %r6043, 45;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x81f8 (main.1.sm_70.ptx:5086) @%p4377 bra BB0_461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8260 (main.1.sm_70.ptx:5102) shfl.sync.idx.b32 %r1052|%p725, %r9324, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x8280 (main.1.sm_70.ptx:5106) @%p4377 bra BB0_463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82e8 (main.1.sm_70.ptx:5122) shfl.sync.idx.b32 %r1056|%p729, %r9324, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x8308 (main.1.sm_70.ptx:5126) @%p4377 bra BB0_465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8370 (main.1.sm_70.ptx:5142) shfl.sync.idx.b32 %r1060|%p733, %r9324, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x8390 (main.1.sm_70.ptx:5146) @%p4377 bra BB0_467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f8 (main.1.sm_70.ptx:5162) add.s32 %r24780, %r24780, 1;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x8408 (main.1.sm_70.ptx:5164) @%p4381 bra BB0_459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8410 (main.1.sm_70.ptx:5166) xor.b32 %r9387, %r6043, 46;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x8498 (main.1.sm_70.ptx:5185) @%p4383 bra BB0_471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8500 (main.1.sm_70.ptx:5201) shfl.sync.idx.b32 %r1075|%p741, %r9396, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x8520 (main.1.sm_70.ptx:5205) @%p4383 bra BB0_473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8588 (main.1.sm_70.ptx:5221) shfl.sync.idx.b32 %r1079|%p745, %r9396, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x85a8 (main.1.sm_70.ptx:5225) @%p4383 bra BB0_475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8610 (main.1.sm_70.ptx:5241) shfl.sync.idx.b32 %r1083|%p749, %r9396, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8630 (main.1.sm_70.ptx:5245) @%p4383 bra BB0_477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8698 (main.1.sm_70.ptx:5261) add.s32 %r24781, %r24781, 1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x86a8 (main.1.sm_70.ptx:5263) @%p4387 bra BB0_469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b0 (main.1.sm_70.ptx:5265) xor.b32 %r9459, %r6043, 47;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8738 (main.1.sm_70.ptx:5284) @%p4389 bra BB0_481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (main.1.sm_70.ptx:5300) shfl.sync.idx.b32 %r1098|%p757, %r9468, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x87c0 (main.1.sm_70.ptx:5304) @%p4389 bra BB0_483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8828 (main.1.sm_70.ptx:5320) shfl.sync.idx.b32 %r1102|%p761, %r9468, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8848 (main.1.sm_70.ptx:5324) @%p4389 bra BB0_485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88b0 (main.1.sm_70.ptx:5340) shfl.sync.idx.b32 %r1106|%p765, %r9468, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x88d0 (main.1.sm_70.ptx:5344) @%p4389 bra BB0_487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8938 (main.1.sm_70.ptx:5360) add.s32 %r24782, %r24782, 1;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8948 (main.1.sm_70.ptx:5362) @%p4393 bra BB0_479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8950 (main.1.sm_70.ptx:5364) xor.b32 %r9531, %r6043, 48;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x89d8 (main.1.sm_70.ptx:5383) @%p4395 bra BB0_491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a40 (main.1.sm_70.ptx:5399) shfl.sync.idx.b32 %r1121|%p773, %r9540, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x8a60 (main.1.sm_70.ptx:5403) @%p4395 bra BB0_493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ac8 (main.1.sm_70.ptx:5419) shfl.sync.idx.b32 %r1125|%p777, %r9540, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8ae8 (main.1.sm_70.ptx:5423) @%p4395 bra BB0_495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b50 (main.1.sm_70.ptx:5439) shfl.sync.idx.b32 %r1129|%p781, %r9540, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8b70 (main.1.sm_70.ptx:5443) @%p4395 bra BB0_497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8bd8 (main.1.sm_70.ptx:5459) add.s32 %r24783, %r24783, 1;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8be8 (main.1.sm_70.ptx:5461) @%p4399 bra BB0_489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8bf0 (main.1.sm_70.ptx:5463) xor.b32 %r9603, %r6043, 49;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x8c78 (main.1.sm_70.ptx:5482) @%p4401 bra BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ce0 (main.1.sm_70.ptx:5498) shfl.sync.idx.b32 %r1144|%p789, %r9612, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x8d00 (main.1.sm_70.ptx:5502) @%p4401 bra BB0_503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d68 (main.1.sm_70.ptx:5518) shfl.sync.idx.b32 %r1148|%p793, %r9612, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8d88 (main.1.sm_70.ptx:5522) @%p4401 bra BB0_505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8df0 (main.1.sm_70.ptx:5538) shfl.sync.idx.b32 %r1152|%p797, %r9612, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8e10 (main.1.sm_70.ptx:5542) @%p4401 bra BB0_507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e78 (main.1.sm_70.ptx:5558) add.s32 %r24784, %r24784, 1;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8e88 (main.1.sm_70.ptx:5560) @%p4405 bra BB0_499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e90 (main.1.sm_70.ptx:5562) xor.b32 %r9675, %r6043, 50;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8f18 (main.1.sm_70.ptx:5581) @%p4407 bra BB0_511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f80 (main.1.sm_70.ptx:5597) shfl.sync.idx.b32 %r1167|%p805, %r9684, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8fa0 (main.1.sm_70.ptx:5601) @%p4407 bra BB0_513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9008 (main.1.sm_70.ptx:5617) shfl.sync.idx.b32 %r1171|%p809, %r9684, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x9028 (main.1.sm_70.ptx:5621) @%p4407 bra BB0_515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9090 (main.1.sm_70.ptx:5637) shfl.sync.idx.b32 %r1175|%p813, %r9684, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x90b0 (main.1.sm_70.ptx:5641) @%p4407 bra BB0_517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9118 (main.1.sm_70.ptx:5657) add.s32 %r24785, %r24785, 1;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x9128 (main.1.sm_70.ptx:5659) @%p4411 bra BB0_509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9130 (main.1.sm_70.ptx:5661) xor.b32 %r9747, %r6043, 51;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x91b8 (main.1.sm_70.ptx:5680) @%p4413 bra BB0_521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9220 (main.1.sm_70.ptx:5696) shfl.sync.idx.b32 %r1190|%p821, %r9756, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x9240 (main.1.sm_70.ptx:5700) @%p4413 bra BB0_523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92a8 (main.1.sm_70.ptx:5716) shfl.sync.idx.b32 %r1194|%p825, %r9756, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x92c8 (main.1.sm_70.ptx:5720) @%p4413 bra BB0_525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9330 (main.1.sm_70.ptx:5736) shfl.sync.idx.b32 %r1198|%p829, %r9756, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x9350 (main.1.sm_70.ptx:5740) @%p4413 bra BB0_527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x93b8 (main.1.sm_70.ptx:5756) add.s32 %r24786, %r24786, 1;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x93c8 (main.1.sm_70.ptx:5758) @%p4417 bra BB0_519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x93d0 (main.1.sm_70.ptx:5760) xor.b32 %r9819, %r6043, 52;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x9458 (main.1.sm_70.ptx:5779) @%p4419 bra BB0_531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x94c0 (main.1.sm_70.ptx:5795) shfl.sync.idx.b32 %r1213|%p837, %r9828, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x94e0 (main.1.sm_70.ptx:5799) @%p4419 bra BB0_533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9548 (main.1.sm_70.ptx:5815) shfl.sync.idx.b32 %r1217|%p841, %r9828, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x9568 (main.1.sm_70.ptx:5819) @%p4419 bra BB0_535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95d0 (main.1.sm_70.ptx:5835) shfl.sync.idx.b32 %r1221|%p845, %r9828, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x95f0 (main.1.sm_70.ptx:5839) @%p4419 bra BB0_537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9658 (main.1.sm_70.ptx:5855) add.s32 %r24787, %r24787, 1;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x9668 (main.1.sm_70.ptx:5857) @%p4423 bra BB0_529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9670 (main.1.sm_70.ptx:5859) xor.b32 %r9891, %r6043, 53;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x96f8 (main.1.sm_70.ptx:5878) @%p4425 bra BB0_541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9760 (main.1.sm_70.ptx:5894) shfl.sync.idx.b32 %r1236|%p853, %r9900, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x9780 (main.1.sm_70.ptx:5898) @%p4425 bra BB0_543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97e8 (main.1.sm_70.ptx:5914) shfl.sync.idx.b32 %r1240|%p857, %r9900, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x9808 (main.1.sm_70.ptx:5918) @%p4425 bra BB0_545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9870 (main.1.sm_70.ptx:5934) shfl.sync.idx.b32 %r1244|%p861, %r9900, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x9890 (main.1.sm_70.ptx:5938) @%p4425 bra BB0_547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98f8 (main.1.sm_70.ptx:5954) add.s32 %r24788, %r24788, 1;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x9908 (main.1.sm_70.ptx:5956) @%p4429 bra BB0_539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9910 (main.1.sm_70.ptx:5958) xor.b32 %r9963, %r6043, 54;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x9998 (main.1.sm_70.ptx:5977) @%p4431 bra BB0_551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a00 (main.1.sm_70.ptx:5993) shfl.sync.idx.b32 %r1259|%p869, %r9972, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x9a20 (main.1.sm_70.ptx:5997) @%p4431 bra BB0_553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a88 (main.1.sm_70.ptx:6013) shfl.sync.idx.b32 %r1263|%p873, %r9972, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x9aa8 (main.1.sm_70.ptx:6017) @%p4431 bra BB0_555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b10 (main.1.sm_70.ptx:6033) shfl.sync.idx.b32 %r1267|%p877, %r9972, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x9b30 (main.1.sm_70.ptx:6037) @%p4431 bra BB0_557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b98 (main.1.sm_70.ptx:6053) add.s32 %r24789, %r24789, 1;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x9ba8 (main.1.sm_70.ptx:6055) @%p4435 bra BB0_549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9bb0 (main.1.sm_70.ptx:6057) xor.b32 %r10035, %r6043, 55;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x9c38 (main.1.sm_70.ptx:6076) @%p4437 bra BB0_561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ca0 (main.1.sm_70.ptx:6092) shfl.sync.idx.b32 %r1282|%p885, %r10044, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x9cc0 (main.1.sm_70.ptx:6096) @%p4437 bra BB0_563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d28 (main.1.sm_70.ptx:6112) shfl.sync.idx.b32 %r1286|%p889, %r10044, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x9d48 (main.1.sm_70.ptx:6116) @%p4437 bra BB0_565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9db0 (main.1.sm_70.ptx:6132) shfl.sync.idx.b32 %r1290|%p893, %r10044, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x9dd0 (main.1.sm_70.ptx:6136) @%p4437 bra BB0_567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e38 (main.1.sm_70.ptx:6152) add.s32 %r24790, %r24790, 1;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x9e48 (main.1.sm_70.ptx:6154) @%p4441 bra BB0_559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e50 (main.1.sm_70.ptx:6156) xor.b32 %r10107, %r6043, 56;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x9ed8 (main.1.sm_70.ptx:6175) @%p4443 bra BB0_571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f40 (main.1.sm_70.ptx:6191) shfl.sync.idx.b32 %r1305|%p901, %r10116, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x9f60 (main.1.sm_70.ptx:6195) @%p4443 bra BB0_573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9fc8 (main.1.sm_70.ptx:6211) shfl.sync.idx.b32 %r1309|%p905, %r10116, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x9fe8 (main.1.sm_70.ptx:6215) @%p4443 bra BB0_575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa050 (main.1.sm_70.ptx:6231) shfl.sync.idx.b32 %r1313|%p909, %r10116, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0xa070 (main.1.sm_70.ptx:6235) @%p4443 bra BB0_577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0d8 (main.1.sm_70.ptx:6251) add.s32 %r24791, %r24791, 1;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0xa0e8 (main.1.sm_70.ptx:6253) @%p4447 bra BB0_569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0f0 (main.1.sm_70.ptx:6255) xor.b32 %r10179, %r6043, 57;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0xa178 (main.1.sm_70.ptx:6274) @%p4449 bra BB0_581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa1e0 (main.1.sm_70.ptx:6290) shfl.sync.idx.b32 %r1328|%p917, %r10188, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0xa200 (main.1.sm_70.ptx:6294) @%p4449 bra BB0_583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa268 (main.1.sm_70.ptx:6310) shfl.sync.idx.b32 %r1332|%p921, %r10188, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0xa288 (main.1.sm_70.ptx:6314) @%p4449 bra BB0_585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2f0 (main.1.sm_70.ptx:6330) shfl.sync.idx.b32 %r1336|%p925, %r10188, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0xa310 (main.1.sm_70.ptx:6334) @%p4449 bra BB0_587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa378 (main.1.sm_70.ptx:6350) add.s32 %r24792, %r24792, 1;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0xa388 (main.1.sm_70.ptx:6352) @%p4453 bra BB0_579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa390 (main.1.sm_70.ptx:6354) xor.b32 %r10251, %r6043, 58;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0xa418 (main.1.sm_70.ptx:6373) @%p4455 bra BB0_591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa480 (main.1.sm_70.ptx:6389) shfl.sync.idx.b32 %r1351|%p933, %r10260, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0xa4a0 (main.1.sm_70.ptx:6393) @%p4455 bra BB0_593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa508 (main.1.sm_70.ptx:6409) shfl.sync.idx.b32 %r1355|%p937, %r10260, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0xa528 (main.1.sm_70.ptx:6413) @%p4455 bra BB0_595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa590 (main.1.sm_70.ptx:6429) shfl.sync.idx.b32 %r1359|%p941, %r10260, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0xa5b0 (main.1.sm_70.ptx:6433) @%p4455 bra BB0_597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa618 (main.1.sm_70.ptx:6449) add.s32 %r24793, %r24793, 1;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0xa628 (main.1.sm_70.ptx:6451) @%p4459 bra BB0_589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa630 (main.1.sm_70.ptx:6453) xor.b32 %r10323, %r6043, 59;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0xa6b8 (main.1.sm_70.ptx:6472) @%p4461 bra BB0_601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa720 (main.1.sm_70.ptx:6488) shfl.sync.idx.b32 %r1374|%p949, %r10332, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0xa740 (main.1.sm_70.ptx:6492) @%p4461 bra BB0_603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa7a8 (main.1.sm_70.ptx:6508) shfl.sync.idx.b32 %r1378|%p953, %r10332, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0xa7c8 (main.1.sm_70.ptx:6512) @%p4461 bra BB0_605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa830 (main.1.sm_70.ptx:6528) shfl.sync.idx.b32 %r1382|%p957, %r10332, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0xa850 (main.1.sm_70.ptx:6532) @%p4461 bra BB0_607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8b8 (main.1.sm_70.ptx:6548) add.s32 %r24794, %r24794, 1;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0xa8c8 (main.1.sm_70.ptx:6550) @%p4465 bra BB0_599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa8d0 (main.1.sm_70.ptx:6552) xor.b32 %r10395, %r6043, 60;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0xa958 (main.1.sm_70.ptx:6571) @%p4467 bra BB0_611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9c0 (main.1.sm_70.ptx:6587) shfl.sync.idx.b32 %r1397|%p965, %r10404, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0xa9e0 (main.1.sm_70.ptx:6591) @%p4467 bra BB0_613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa48 (main.1.sm_70.ptx:6607) shfl.sync.idx.b32 %r1401|%p969, %r10404, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0xaa68 (main.1.sm_70.ptx:6611) @%p4467 bra BB0_615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaad0 (main.1.sm_70.ptx:6627) shfl.sync.idx.b32 %r1405|%p973, %r10404, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0xaaf0 (main.1.sm_70.ptx:6631) @%p4467 bra BB0_617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab58 (main.1.sm_70.ptx:6647) add.s32 %r24795, %r24795, 1;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0xab68 (main.1.sm_70.ptx:6649) @%p4471 bra BB0_609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab70 (main.1.sm_70.ptx:6651) xor.b32 %r10467, %r6043, 61;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0xabf8 (main.1.sm_70.ptx:6670) @%p4473 bra BB0_621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac60 (main.1.sm_70.ptx:6686) shfl.sync.idx.b32 %r1420|%p981, %r10476, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0xac80 (main.1.sm_70.ptx:6690) @%p4473 bra BB0_623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xace8 (main.1.sm_70.ptx:6706) shfl.sync.idx.b32 %r1424|%p985, %r10476, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0xad08 (main.1.sm_70.ptx:6710) @%p4473 bra BB0_625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad70 (main.1.sm_70.ptx:6726) shfl.sync.idx.b32 %r1428|%p989, %r10476, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0xad90 (main.1.sm_70.ptx:6730) @%p4473 bra BB0_627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xadf8 (main.1.sm_70.ptx:6746) add.s32 %r24796, %r24796, 1;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0xae08 (main.1.sm_70.ptx:6748) @%p4477 bra BB0_619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae10 (main.1.sm_70.ptx:6750) xor.b32 %r10539, %r6043, 62;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0xae98 (main.1.sm_70.ptx:6769) @%p4479 bra BB0_631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf00 (main.1.sm_70.ptx:6785) shfl.sync.idx.b32 %r1443|%p997, %r10548, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0xaf20 (main.1.sm_70.ptx:6789) @%p4479 bra BB0_633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf88 (main.1.sm_70.ptx:6805) shfl.sync.idx.b32 %r1447|%p1001, %r10548, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0xafa8 (main.1.sm_70.ptx:6809) @%p4479 bra BB0_635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb010 (main.1.sm_70.ptx:6825) shfl.sync.idx.b32 %r1451|%p1005, %r10548, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0xb030 (main.1.sm_70.ptx:6829) @%p4479 bra BB0_637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb098 (main.1.sm_70.ptx:6845) add.s32 %r24797, %r24797, 1;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0xb0a8 (main.1.sm_70.ptx:6847) @%p4483 bra BB0_629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0b0 (main.1.sm_70.ptx:6849) xor.b32 %r10611, %r6043, 63;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0xb138 (main.1.sm_70.ptx:6868) @%p4485 bra BB0_641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1a0 (main.1.sm_70.ptx:6884) shfl.sync.idx.b32 %r1466|%p1013, %r10620, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0xb1c0 (main.1.sm_70.ptx:6888) @%p4485 bra BB0_643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb228 (main.1.sm_70.ptx:6904) shfl.sync.idx.b32 %r1470|%p1017, %r10620, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0xb248 (main.1.sm_70.ptx:6908) @%p4485 bra BB0_645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2b0 (main.1.sm_70.ptx:6924) shfl.sync.idx.b32 %r1474|%p1021, %r10620, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0xb2d0 (main.1.sm_70.ptx:6928) @%p4485 bra BB0_647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb338 (main.1.sm_70.ptx:6944) add.s32 %r24798, %r24798, 1;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0xb348 (main.1.sm_70.ptx:6946) @%p4489 bra BB0_639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb350 (main.1.sm_70.ptx:6948) xor.b32 %r10683, %r6043, 64;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0xb3d8 (main.1.sm_70.ptx:6967) @%p4491 bra BB0_651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb440 (main.1.sm_70.ptx:6983) shfl.sync.idx.b32 %r1489|%p1029, %r10692, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0xb460 (main.1.sm_70.ptx:6987) @%p4491 bra BB0_653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4c8 (main.1.sm_70.ptx:7003) shfl.sync.idx.b32 %r1493|%p1033, %r10692, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0xb4e8 (main.1.sm_70.ptx:7007) @%p4491 bra BB0_655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb550 (main.1.sm_70.ptx:7023) shfl.sync.idx.b32 %r1497|%p1037, %r10692, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0xb570 (main.1.sm_70.ptx:7027) @%p4491 bra BB0_657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb5d8 (main.1.sm_70.ptx:7043) add.s32 %r24799, %r24799, 1;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0xb5e8 (main.1.sm_70.ptx:7045) @%p4495 bra BB0_649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb5f0 (main.1.sm_70.ptx:7047) xor.b32 %r10755, %r6043, 65;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0xb678 (main.1.sm_70.ptx:7066) @%p4497 bra BB0_661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb6e0 (main.1.sm_70.ptx:7082) shfl.sync.idx.b32 %r1512|%p1045, %r10764, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0xb700 (main.1.sm_70.ptx:7086) @%p4497 bra BB0_663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb768 (main.1.sm_70.ptx:7102) shfl.sync.idx.b32 %r1516|%p1049, %r10764, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0xb788 (main.1.sm_70.ptx:7106) @%p4497 bra BB0_665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7f0 (main.1.sm_70.ptx:7122) shfl.sync.idx.b32 %r1520|%p1053, %r10764, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0xb810 (main.1.sm_70.ptx:7126) @%p4497 bra BB0_667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb878 (main.1.sm_70.ptx:7142) add.s32 %r24800, %r24800, 1;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0xb888 (main.1.sm_70.ptx:7144) @%p4501 bra BB0_659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb890 (main.1.sm_70.ptx:7146) xor.b32 %r10827, %r6043, 66;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0xb918 (main.1.sm_70.ptx:7165) @%p4503 bra BB0_671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb980 (main.1.sm_70.ptx:7181) shfl.sync.idx.b32 %r1535|%p1061, %r10836, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0xb9a0 (main.1.sm_70.ptx:7185) @%p4503 bra BB0_673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba08 (main.1.sm_70.ptx:7201) shfl.sync.idx.b32 %r1539|%p1065, %r10836, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0xba28 (main.1.sm_70.ptx:7205) @%p4503 bra BB0_675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba90 (main.1.sm_70.ptx:7221) shfl.sync.idx.b32 %r1543|%p1069, %r10836, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0xbab0 (main.1.sm_70.ptx:7225) @%p4503 bra BB0_677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb18 (main.1.sm_70.ptx:7241) add.s32 %r24801, %r24801, 1;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0xbb28 (main.1.sm_70.ptx:7243) @%p4507 bra BB0_669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb30 (main.1.sm_70.ptx:7245) xor.b32 %r10899, %r6043, 67;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0xbbb8 (main.1.sm_70.ptx:7264) @%p4509 bra BB0_681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc20 (main.1.sm_70.ptx:7280) shfl.sync.idx.b32 %r1558|%p1077, %r10908, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0xbc40 (main.1.sm_70.ptx:7284) @%p4509 bra BB0_683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbca8 (main.1.sm_70.ptx:7300) shfl.sync.idx.b32 %r1562|%p1081, %r10908, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0xbcc8 (main.1.sm_70.ptx:7304) @%p4509 bra BB0_685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd30 (main.1.sm_70.ptx:7320) shfl.sync.idx.b32 %r1566|%p1085, %r10908, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0xbd50 (main.1.sm_70.ptx:7324) @%p4509 bra BB0_687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbdb8 (main.1.sm_70.ptx:7340) add.s32 %r24802, %r24802, 1;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0xbdc8 (main.1.sm_70.ptx:7342) @%p4513 bra BB0_679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbdd0 (main.1.sm_70.ptx:7344) xor.b32 %r10971, %r6043, 68;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0xbe58 (main.1.sm_70.ptx:7363) @%p4515 bra BB0_691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbec0 (main.1.sm_70.ptx:7379) shfl.sync.idx.b32 %r1581|%p1093, %r10980, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0xbee0 (main.1.sm_70.ptx:7383) @%p4515 bra BB0_693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf48 (main.1.sm_70.ptx:7399) shfl.sync.idx.b32 %r1585|%p1097, %r10980, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0xbf68 (main.1.sm_70.ptx:7403) @%p4515 bra BB0_695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfd0 (main.1.sm_70.ptx:7419) shfl.sync.idx.b32 %r1589|%p1101, %r10980, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0xbff0 (main.1.sm_70.ptx:7423) @%p4515 bra BB0_697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc058 (main.1.sm_70.ptx:7439) add.s32 %r24803, %r24803, 1;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0xc068 (main.1.sm_70.ptx:7441) @%p4519 bra BB0_689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc070 (main.1.sm_70.ptx:7443) xor.b32 %r11043, %r6043, 69;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0xc0f8 (main.1.sm_70.ptx:7462) @%p4521 bra BB0_701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc160 (main.1.sm_70.ptx:7478) shfl.sync.idx.b32 %r1604|%p1109, %r11052, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0xc180 (main.1.sm_70.ptx:7482) @%p4521 bra BB0_703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1e8 (main.1.sm_70.ptx:7498) shfl.sync.idx.b32 %r1608|%p1113, %r11052, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0xc208 (main.1.sm_70.ptx:7502) @%p4521 bra BB0_705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc270 (main.1.sm_70.ptx:7518) shfl.sync.idx.b32 %r1612|%p1117, %r11052, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0xc290 (main.1.sm_70.ptx:7522) @%p4521 bra BB0_707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc2f8 (main.1.sm_70.ptx:7538) add.s32 %r24804, %r24804, 1;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0xc308 (main.1.sm_70.ptx:7540) @%p4525 bra BB0_699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc310 (main.1.sm_70.ptx:7542) xor.b32 %r11115, %r6043, 70;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0xc398 (main.1.sm_70.ptx:7561) @%p4527 bra BB0_711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc400 (main.1.sm_70.ptx:7577) shfl.sync.idx.b32 %r1627|%p1125, %r11124, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0xc420 (main.1.sm_70.ptx:7581) @%p4527 bra BB0_713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc488 (main.1.sm_70.ptx:7597) shfl.sync.idx.b32 %r1631|%p1129, %r11124, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0xc4a8 (main.1.sm_70.ptx:7601) @%p4527 bra BB0_715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc510 (main.1.sm_70.ptx:7617) shfl.sync.idx.b32 %r1635|%p1133, %r11124, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0xc530 (main.1.sm_70.ptx:7621) @%p4527 bra BB0_717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc598 (main.1.sm_70.ptx:7637) add.s32 %r24805, %r24805, 1;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0xc5a8 (main.1.sm_70.ptx:7639) @%p4531 bra BB0_709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5b0 (main.1.sm_70.ptx:7641) xor.b32 %r11187, %r6043, 71;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0xc638 (main.1.sm_70.ptx:7660) @%p4533 bra BB0_721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc6a0 (main.1.sm_70.ptx:7676) shfl.sync.idx.b32 %r1650|%p1141, %r11196, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0xc6c0 (main.1.sm_70.ptx:7680) @%p4533 bra BB0_723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc728 (main.1.sm_70.ptx:7696) shfl.sync.idx.b32 %r1654|%p1145, %r11196, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0xc748 (main.1.sm_70.ptx:7700) @%p4533 bra BB0_725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc7b0 (main.1.sm_70.ptx:7716) shfl.sync.idx.b32 %r1658|%p1149, %r11196, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0xc7d0 (main.1.sm_70.ptx:7720) @%p4533 bra BB0_727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc838 (main.1.sm_70.ptx:7736) add.s32 %r24806, %r24806, 1;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0xc848 (main.1.sm_70.ptx:7738) @%p4537 bra BB0_719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc850 (main.1.sm_70.ptx:7740) xor.b32 %r11259, %r6043, 72;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0xc8d8 (main.1.sm_70.ptx:7759) @%p4539 bra BB0_731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc940 (main.1.sm_70.ptx:7775) shfl.sync.idx.b32 %r1673|%p1157, %r11268, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0xc960 (main.1.sm_70.ptx:7779) @%p4539 bra BB0_733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc9c8 (main.1.sm_70.ptx:7795) shfl.sync.idx.b32 %r1677|%p1161, %r11268, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0xc9e8 (main.1.sm_70.ptx:7799) @%p4539 bra BB0_735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca50 (main.1.sm_70.ptx:7815) shfl.sync.idx.b32 %r1681|%p1165, %r11268, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0xca70 (main.1.sm_70.ptx:7819) @%p4539 bra BB0_737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcad8 (main.1.sm_70.ptx:7835) add.s32 %r24807, %r24807, 1;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0xcae8 (main.1.sm_70.ptx:7837) @%p4543 bra BB0_729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcaf0 (main.1.sm_70.ptx:7839) xor.b32 %r11331, %r6043, 73;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0xcb78 (main.1.sm_70.ptx:7858) @%p4545 bra BB0_741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcbe0 (main.1.sm_70.ptx:7874) shfl.sync.idx.b32 %r1696|%p1173, %r11340, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0xcc00 (main.1.sm_70.ptx:7878) @%p4545 bra BB0_743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc68 (main.1.sm_70.ptx:7894) shfl.sync.idx.b32 %r1700|%p1177, %r11340, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0xcc88 (main.1.sm_70.ptx:7898) @%p4545 bra BB0_745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccf0 (main.1.sm_70.ptx:7914) shfl.sync.idx.b32 %r1704|%p1181, %r11340, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0xcd10 (main.1.sm_70.ptx:7918) @%p4545 bra BB0_747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd78 (main.1.sm_70.ptx:7934) add.s32 %r24808, %r24808, 1;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0xcd88 (main.1.sm_70.ptx:7936) @%p4549 bra BB0_739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd90 (main.1.sm_70.ptx:7938) xor.b32 %r11403, %r6043, 74;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0xce18 (main.1.sm_70.ptx:7957) @%p4551 bra BB0_751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce80 (main.1.sm_70.ptx:7973) shfl.sync.idx.b32 %r1719|%p1189, %r11412, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0xcea0 (main.1.sm_70.ptx:7977) @%p4551 bra BB0_753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf08 (main.1.sm_70.ptx:7993) shfl.sync.idx.b32 %r1723|%p1193, %r11412, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0xcf28 (main.1.sm_70.ptx:7997) @%p4551 bra BB0_755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf90 (main.1.sm_70.ptx:8013) shfl.sync.idx.b32 %r1727|%p1197, %r11412, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0xcfb0 (main.1.sm_70.ptx:8017) @%p4551 bra BB0_757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd018 (main.1.sm_70.ptx:8033) add.s32 %r24809, %r24809, 1;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0xd028 (main.1.sm_70.ptx:8035) @%p4555 bra BB0_749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd030 (main.1.sm_70.ptx:8037) xor.b32 %r11475, %r6043, 75;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0xd0b8 (main.1.sm_70.ptx:8056) @%p4557 bra BB0_761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd120 (main.1.sm_70.ptx:8072) shfl.sync.idx.b32 %r1742|%p1205, %r11484, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0xd140 (main.1.sm_70.ptx:8076) @%p4557 bra BB0_763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd1a8 (main.1.sm_70.ptx:8092) shfl.sync.idx.b32 %r1746|%p1209, %r11484, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0xd1c8 (main.1.sm_70.ptx:8096) @%p4557 bra BB0_765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd230 (main.1.sm_70.ptx:8112) shfl.sync.idx.b32 %r1750|%p1213, %r11484, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0xd250 (main.1.sm_70.ptx:8116) @%p4557 bra BB0_767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd2b8 (main.1.sm_70.ptx:8132) add.s32 %r24810, %r24810, 1;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0xd2c8 (main.1.sm_70.ptx:8134) @%p4561 bra BB0_759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd2d0 (main.1.sm_70.ptx:8136) xor.b32 %r11547, %r6043, 76;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0xd358 (main.1.sm_70.ptx:8155) @%p4563 bra BB0_771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd3c0 (main.1.sm_70.ptx:8171) shfl.sync.idx.b32 %r1765|%p1221, %r11556, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0xd3e0 (main.1.sm_70.ptx:8175) @%p4563 bra BB0_773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd448 (main.1.sm_70.ptx:8191) shfl.sync.idx.b32 %r1769|%p1225, %r11556, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0xd468 (main.1.sm_70.ptx:8195) @%p4563 bra BB0_775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4d0 (main.1.sm_70.ptx:8211) shfl.sync.idx.b32 %r1773|%p1229, %r11556, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0xd4f0 (main.1.sm_70.ptx:8215) @%p4563 bra BB0_777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd558 (main.1.sm_70.ptx:8231) add.s32 %r24811, %r24811, 1;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0xd568 (main.1.sm_70.ptx:8233) @%p4567 bra BB0_769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd570 (main.1.sm_70.ptx:8235) xor.b32 %r11619, %r6043, 77;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0xd5f8 (main.1.sm_70.ptx:8254) @%p4569 bra BB0_781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd660 (main.1.sm_70.ptx:8270) shfl.sync.idx.b32 %r1788|%p1237, %r11628, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0xd680 (main.1.sm_70.ptx:8274) @%p4569 bra BB0_783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd6e8 (main.1.sm_70.ptx:8290) shfl.sync.idx.b32 %r1792|%p1241, %r11628, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0xd708 (main.1.sm_70.ptx:8294) @%p4569 bra BB0_785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd770 (main.1.sm_70.ptx:8310) shfl.sync.idx.b32 %r1796|%p1245, %r11628, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0xd790 (main.1.sm_70.ptx:8314) @%p4569 bra BB0_787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd7f8 (main.1.sm_70.ptx:8330) add.s32 %r24812, %r24812, 1;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0xd808 (main.1.sm_70.ptx:8332) @%p4573 bra BB0_779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd810 (main.1.sm_70.ptx:8334) xor.b32 %r11691, %r6043, 78;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0xd898 (main.1.sm_70.ptx:8353) @%p4575 bra BB0_791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd900 (main.1.sm_70.ptx:8369) shfl.sync.idx.b32 %r1811|%p1253, %r11700, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0xd920 (main.1.sm_70.ptx:8373) @%p4575 bra BB0_793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd988 (main.1.sm_70.ptx:8389) shfl.sync.idx.b32 %r1815|%p1257, %r11700, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0xd9a8 (main.1.sm_70.ptx:8393) @%p4575 bra BB0_795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda10 (main.1.sm_70.ptx:8409) shfl.sync.idx.b32 %r1819|%p1261, %r11700, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0xda30 (main.1.sm_70.ptx:8413) @%p4575 bra BB0_797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda98 (main.1.sm_70.ptx:8429) add.s32 %r24813, %r24813, 1;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0xdaa8 (main.1.sm_70.ptx:8431) @%p4579 bra BB0_789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdab0 (main.1.sm_70.ptx:8433) xor.b32 %r11763, %r6043, 79;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0xdb38 (main.1.sm_70.ptx:8452) @%p4581 bra BB0_801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdba0 (main.1.sm_70.ptx:8468) shfl.sync.idx.b32 %r1834|%p1269, %r11772, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0xdbc0 (main.1.sm_70.ptx:8472) @%p4581 bra BB0_803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc28 (main.1.sm_70.ptx:8488) shfl.sync.idx.b32 %r1838|%p1273, %r11772, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0xdc48 (main.1.sm_70.ptx:8492) @%p4581 bra BB0_805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdcb0 (main.1.sm_70.ptx:8508) shfl.sync.idx.b32 %r1842|%p1277, %r11772, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0xdcd0 (main.1.sm_70.ptx:8512) @%p4581 bra BB0_807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd38 (main.1.sm_70.ptx:8528) add.s32 %r24814, %r24814, 1;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0xdd48 (main.1.sm_70.ptx:8530) @%p4585 bra BB0_799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd50 (main.1.sm_70.ptx:8532) xor.b32 %r11835, %r6043, 80;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0xddd8 (main.1.sm_70.ptx:8551) @%p4587 bra BB0_811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde40 (main.1.sm_70.ptx:8567) shfl.sync.idx.b32 %r1857|%p1285, %r11844, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0xde60 (main.1.sm_70.ptx:8571) @%p4587 bra BB0_813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdec8 (main.1.sm_70.ptx:8587) shfl.sync.idx.b32 %r1861|%p1289, %r11844, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0xdee8 (main.1.sm_70.ptx:8591) @%p4587 bra BB0_815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf50 (main.1.sm_70.ptx:8607) shfl.sync.idx.b32 %r1865|%p1293, %r11844, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0xdf70 (main.1.sm_70.ptx:8611) @%p4587 bra BB0_817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdfd8 (main.1.sm_70.ptx:8627) add.s32 %r24815, %r24815, 1;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0xdfe8 (main.1.sm_70.ptx:8629) @%p4591 bra BB0_809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdff0 (main.1.sm_70.ptx:8631) xor.b32 %r11907, %r6043, 81;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0xe078 (main.1.sm_70.ptx:8650) @%p4593 bra BB0_821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0e0 (main.1.sm_70.ptx:8666) shfl.sync.idx.b32 %r1880|%p1301, %r11916, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0xe100 (main.1.sm_70.ptx:8670) @%p4593 bra BB0_823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe168 (main.1.sm_70.ptx:8686) shfl.sync.idx.b32 %r1884|%p1305, %r11916, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0xe188 (main.1.sm_70.ptx:8690) @%p4593 bra BB0_825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1f0 (main.1.sm_70.ptx:8706) shfl.sync.idx.b32 %r1888|%p1309, %r11916, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0xe210 (main.1.sm_70.ptx:8710) @%p4593 bra BB0_827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe278 (main.1.sm_70.ptx:8726) add.s32 %r24816, %r24816, 1;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0xe288 (main.1.sm_70.ptx:8728) @%p4597 bra BB0_819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe290 (main.1.sm_70.ptx:8730) xor.b32 %r11979, %r6043, 82;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0xe318 (main.1.sm_70.ptx:8749) @%p4599 bra BB0_831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe380 (main.1.sm_70.ptx:8765) shfl.sync.idx.b32 %r1903|%p1317, %r11988, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0xe3a0 (main.1.sm_70.ptx:8769) @%p4599 bra BB0_833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe408 (main.1.sm_70.ptx:8785) shfl.sync.idx.b32 %r1907|%p1321, %r11988, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0xe428 (main.1.sm_70.ptx:8789) @%p4599 bra BB0_835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe490 (main.1.sm_70.ptx:8805) shfl.sync.idx.b32 %r1911|%p1325, %r11988, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0xe4b0 (main.1.sm_70.ptx:8809) @%p4599 bra BB0_837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe518 (main.1.sm_70.ptx:8825) add.s32 %r24817, %r24817, 1;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0xe528 (main.1.sm_70.ptx:8827) @%p4603 bra BB0_829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe530 (main.1.sm_70.ptx:8829) xor.b32 %r12051, %r6043, 83;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0xe5b8 (main.1.sm_70.ptx:8848) @%p4605 bra BB0_841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe620 (main.1.sm_70.ptx:8864) shfl.sync.idx.b32 %r1926|%p1333, %r12060, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0xe640 (main.1.sm_70.ptx:8868) @%p4605 bra BB0_843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe6a8 (main.1.sm_70.ptx:8884) shfl.sync.idx.b32 %r1930|%p1337, %r12060, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0xe6c8 (main.1.sm_70.ptx:8888) @%p4605 bra BB0_845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe730 (main.1.sm_70.ptx:8904) shfl.sync.idx.b32 %r1934|%p1341, %r12060, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0xe750 (main.1.sm_70.ptx:8908) @%p4605 bra BB0_847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe7b8 (main.1.sm_70.ptx:8924) add.s32 %r24818, %r24818, 1;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0xe7c8 (main.1.sm_70.ptx:8926) @%p4609 bra BB0_839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe7d0 (main.1.sm_70.ptx:8928) xor.b32 %r12123, %r6043, 84;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0xe858 (main.1.sm_70.ptx:8947) @%p4611 bra BB0_851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe8c0 (main.1.sm_70.ptx:8963) shfl.sync.idx.b32 %r1949|%p1349, %r12132, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0xe8e0 (main.1.sm_70.ptx:8967) @%p4611 bra BB0_853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe948 (main.1.sm_70.ptx:8983) shfl.sync.idx.b32 %r1953|%p1353, %r12132, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0xe968 (main.1.sm_70.ptx:8987) @%p4611 bra BB0_855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9d0 (main.1.sm_70.ptx:9003) shfl.sync.idx.b32 %r1957|%p1357, %r12132, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0xe9f0 (main.1.sm_70.ptx:9007) @%p4611 bra BB0_857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea58 (main.1.sm_70.ptx:9023) add.s32 %r24819, %r24819, 1;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0xea68 (main.1.sm_70.ptx:9025) @%p4615 bra BB0_849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xea70 (main.1.sm_70.ptx:9027) xor.b32 %r12195, %r6043, 85;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0xeaf8 (main.1.sm_70.ptx:9046) @%p4617 bra BB0_861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb60 (main.1.sm_70.ptx:9062) shfl.sync.idx.b32 %r1972|%p1365, %r12204, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0xeb80 (main.1.sm_70.ptx:9066) @%p4617 bra BB0_863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xebe8 (main.1.sm_70.ptx:9082) shfl.sync.idx.b32 %r1976|%p1369, %r12204, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0xec08 (main.1.sm_70.ptx:9086) @%p4617 bra BB0_865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec70 (main.1.sm_70.ptx:9102) shfl.sync.idx.b32 %r1980|%p1373, %r12204, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0xec90 (main.1.sm_70.ptx:9106) @%p4617 bra BB0_867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecf8 (main.1.sm_70.ptx:9122) add.s32 %r24820, %r24820, 1;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0xed08 (main.1.sm_70.ptx:9124) @%p4621 bra BB0_859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed10 (main.1.sm_70.ptx:9126) xor.b32 %r12267, %r6043, 86;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0xed98 (main.1.sm_70.ptx:9145) @%p4623 bra BB0_871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee00 (main.1.sm_70.ptx:9161) shfl.sync.idx.b32 %r1995|%p1381, %r12276, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0xee20 (main.1.sm_70.ptx:9165) @%p4623 bra BB0_873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee88 (main.1.sm_70.ptx:9181) shfl.sync.idx.b32 %r1999|%p1385, %r12276, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0xeea8 (main.1.sm_70.ptx:9185) @%p4623 bra BB0_875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef10 (main.1.sm_70.ptx:9201) shfl.sync.idx.b32 %r2003|%p1389, %r12276, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0xef30 (main.1.sm_70.ptx:9205) @%p4623 bra BB0_877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef98 (main.1.sm_70.ptx:9221) add.s32 %r24821, %r24821, 1;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0xefa8 (main.1.sm_70.ptx:9223) @%p4627 bra BB0_869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefb0 (main.1.sm_70.ptx:9225) xor.b32 %r12339, %r6043, 87;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0xf038 (main.1.sm_70.ptx:9244) @%p4629 bra BB0_881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf0a0 (main.1.sm_70.ptx:9260) shfl.sync.idx.b32 %r2018|%p1397, %r12348, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0xf0c0 (main.1.sm_70.ptx:9264) @%p4629 bra BB0_883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf128 (main.1.sm_70.ptx:9280) shfl.sync.idx.b32 %r2022|%p1401, %r12348, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0xf148 (main.1.sm_70.ptx:9284) @%p4629 bra BB0_885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (main.1.sm_70.ptx:9300) shfl.sync.idx.b32 %r2026|%p1405, %r12348, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0xf1d0 (main.1.sm_70.ptx:9304) @%p4629 bra BB0_887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf238 (main.1.sm_70.ptx:9320) add.s32 %r24822, %r24822, 1;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0xf248 (main.1.sm_70.ptx:9322) @%p4633 bra BB0_879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf250 (main.1.sm_70.ptx:9324) xor.b32 %r12411, %r6043, 88;
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0xf2d8 (main.1.sm_70.ptx:9343) @%p4635 bra BB0_891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf340 (main.1.sm_70.ptx:9359) shfl.sync.idx.b32 %r2041|%p1413, %r12420, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0xf360 (main.1.sm_70.ptx:9363) @%p4635 bra BB0_893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf3c8 (main.1.sm_70.ptx:9379) shfl.sync.idx.b32 %r2045|%p1417, %r12420, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0xf3e8 (main.1.sm_70.ptx:9383) @%p4635 bra BB0_895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf450 (main.1.sm_70.ptx:9399) shfl.sync.idx.b32 %r2049|%p1421, %r12420, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0xf470 (main.1.sm_70.ptx:9403) @%p4635 bra BB0_897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4d8 (main.1.sm_70.ptx:9419) add.s32 %r24823, %r24823, 1;
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0xf4e8 (main.1.sm_70.ptx:9421) @%p4639 bra BB0_889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf4f0 (main.1.sm_70.ptx:9423) xor.b32 %r12483, %r6043, 89;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0xf578 (main.1.sm_70.ptx:9442) @%p4641 bra BB0_901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5e0 (main.1.sm_70.ptx:9458) shfl.sync.idx.b32 %r2064|%p1429, %r12492, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0xf600 (main.1.sm_70.ptx:9462) @%p4641 bra BB0_903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf668 (main.1.sm_70.ptx:9478) shfl.sync.idx.b32 %r2068|%p1433, %r12492, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0xf688 (main.1.sm_70.ptx:9482) @%p4641 bra BB0_905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6f0 (main.1.sm_70.ptx:9498) shfl.sync.idx.b32 %r2072|%p1437, %r12492, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 454 (potential) branch divergence @  PC=0xf710 (main.1.sm_70.ptx:9502) @%p4641 bra BB0_907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf778 (main.1.sm_70.ptx:9518) add.s32 %r24824, %r24824, 1;
GPGPU-Sim PTX: 455 (potential) branch divergence @  PC=0xf788 (main.1.sm_70.ptx:9520) @%p4645 bra BB0_899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf790 (main.1.sm_70.ptx:9522) xor.b32 %r12555, %r6043, 90;
GPGPU-Sim PTX: 456 (potential) branch divergence @  PC=0xf818 (main.1.sm_70.ptx:9541) @%p4647 bra BB0_911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf880 (main.1.sm_70.ptx:9557) shfl.sync.idx.b32 %r2087|%p1445, %r12564, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 457 (potential) branch divergence @  PC=0xf8a0 (main.1.sm_70.ptx:9561) @%p4647 bra BB0_913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf908 (main.1.sm_70.ptx:9577) shfl.sync.idx.b32 %r2091|%p1449, %r12564, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 458 (potential) branch divergence @  PC=0xf928 (main.1.sm_70.ptx:9581) @%p4647 bra BB0_915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf990 (main.1.sm_70.ptx:9597) shfl.sync.idx.b32 %r2095|%p1453, %r12564, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 459 (potential) branch divergence @  PC=0xf9b0 (main.1.sm_70.ptx:9601) @%p4647 bra BB0_917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa18 (main.1.sm_70.ptx:9617) add.s32 %r24825, %r24825, 1;
GPGPU-Sim PTX: 460 (potential) branch divergence @  PC=0xfa28 (main.1.sm_70.ptx:9619) @%p4651 bra BB0_909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa30 (main.1.sm_70.ptx:9621) xor.b32 %r12627, %r6043, 91;
GPGPU-Sim PTX: 461 (potential) branch divergence @  PC=0xfab8 (main.1.sm_70.ptx:9640) @%p4653 bra BB0_921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb20 (main.1.sm_70.ptx:9656) shfl.sync.idx.b32 %r2110|%p1461, %r12636, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 462 (potential) branch divergence @  PC=0xfb40 (main.1.sm_70.ptx:9660) @%p4653 bra BB0_923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfba8 (main.1.sm_70.ptx:9676) shfl.sync.idx.b32 %r2114|%p1465, %r12636, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 463 (potential) branch divergence @  PC=0xfbc8 (main.1.sm_70.ptx:9680) @%p4653 bra BB0_925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc30 (main.1.sm_70.ptx:9696) shfl.sync.idx.b32 %r2118|%p1469, %r12636, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 464 (potential) branch divergence @  PC=0xfc50 (main.1.sm_70.ptx:9700) @%p4653 bra BB0_927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfcb8 (main.1.sm_70.ptx:9716) add.s32 %r24826, %r24826, 1;
GPGPU-Sim PTX: 465 (potential) branch divergence @  PC=0xfcc8 (main.1.sm_70.ptx:9718) @%p4657 bra BB0_919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfcd0 (main.1.sm_70.ptx:9720) xor.b32 %r12699, %r6043, 92;
GPGPU-Sim PTX: 466 (potential) branch divergence @  PC=0xfd58 (main.1.sm_70.ptx:9739) @%p4659 bra BB0_931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfdc0 (main.1.sm_70.ptx:9755) shfl.sync.idx.b32 %r2133|%p1477, %r12708, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 467 (potential) branch divergence @  PC=0xfde0 (main.1.sm_70.ptx:9759) @%p4659 bra BB0_933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe48 (main.1.sm_70.ptx:9775) shfl.sync.idx.b32 %r2137|%p1481, %r12708, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 468 (potential) branch divergence @  PC=0xfe68 (main.1.sm_70.ptx:9779) @%p4659 bra BB0_935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfed0 (main.1.sm_70.ptx:9795) shfl.sync.idx.b32 %r2141|%p1485, %r12708, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 469 (potential) branch divergence @  PC=0xfef0 (main.1.sm_70.ptx:9799) @%p4659 bra BB0_937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff58 (main.1.sm_70.ptx:9815) add.s32 %r24827, %r24827, 1;
GPGPU-Sim PTX: 470 (potential) branch divergence @  PC=0xff68 (main.1.sm_70.ptx:9817) @%p4663 bra BB0_929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff70 (main.1.sm_70.ptx:9819) xor.b32 %r12771, %r6043, 93;
GPGPU-Sim PTX: 471 (potential) branch divergence @  PC=0xfff8 (main.1.sm_70.ptx:9838) @%p4665 bra BB0_941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10060 (main.1.sm_70.ptx:9854) shfl.sync.idx.b32 %r2156|%p1493, %r12780, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 472 (potential) branch divergence @  PC=0x10080 (main.1.sm_70.ptx:9858) @%p4665 bra BB0_943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100e8 (main.1.sm_70.ptx:9874) shfl.sync.idx.b32 %r2160|%p1497, %r12780, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 473 (potential) branch divergence @  PC=0x10108 (main.1.sm_70.ptx:9878) @%p4665 bra BB0_945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10170 (main.1.sm_70.ptx:9894) shfl.sync.idx.b32 %r2164|%p1501, %r12780, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 474 (potential) branch divergence @  PC=0x10190 (main.1.sm_70.ptx:9898) @%p4665 bra BB0_947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x101f8 (main.1.sm_70.ptx:9914) add.s32 %r24828, %r24828, 1;
GPGPU-Sim PTX: 475 (potential) branch divergence @  PC=0x10208 (main.1.sm_70.ptx:9916) @%p4669 bra BB0_939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10210 (main.1.sm_70.ptx:9918) xor.b32 %r12843, %r6043, 94;
GPGPU-Sim PTX: 476 (potential) branch divergence @  PC=0x10298 (main.1.sm_70.ptx:9937) @%p4671 bra BB0_951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10300 (main.1.sm_70.ptx:9953) shfl.sync.idx.b32 %r2179|%p1509, %r12852, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 477 (potential) branch divergence @  PC=0x10320 (main.1.sm_70.ptx:9957) @%p4671 bra BB0_953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10388 (main.1.sm_70.ptx:9973) shfl.sync.idx.b32 %r2183|%p1513, %r12852, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 478 (potential) branch divergence @  PC=0x103a8 (main.1.sm_70.ptx:9977) @%p4671 bra BB0_955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10410 (main.1.sm_70.ptx:9993) shfl.sync.idx.b32 %r2187|%p1517, %r12852, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 479 (potential) branch divergence @  PC=0x10430 (main.1.sm_70.ptx:9997) @%p4671 bra BB0_957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10498 (main.1.sm_70.ptx:10013) add.s32 %r24829, %r24829, 1;
GPGPU-Sim PTX: 480 (potential) branch divergence @  PC=0x104a8 (main.1.sm_70.ptx:10015) @%p4675 bra BB0_949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104b0 (main.1.sm_70.ptx:10017) xor.b32 %r12915, %r6043, 95;
GPGPU-Sim PTX: 481 (potential) branch divergence @  PC=0x10538 (main.1.sm_70.ptx:10036) @%p4677 bra BB0_961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105a0 (main.1.sm_70.ptx:10052) shfl.sync.idx.b32 %r2202|%p1525, %r12924, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 482 (potential) branch divergence @  PC=0x105c0 (main.1.sm_70.ptx:10056) @%p4677 bra BB0_963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10628 (main.1.sm_70.ptx:10072) shfl.sync.idx.b32 %r2206|%p1529, %r12924, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 483 (potential) branch divergence @  PC=0x10648 (main.1.sm_70.ptx:10076) @%p4677 bra BB0_965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106b0 (main.1.sm_70.ptx:10092) shfl.sync.idx.b32 %r2210|%p1533, %r12924, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 484 (potential) branch divergence @  PC=0x106d0 (main.1.sm_70.ptx:10096) @%p4677 bra BB0_967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10738 (main.1.sm_70.ptx:10112) add.s32 %r24830, %r24830, 1;
GPGPU-Sim PTX: 485 (potential) branch divergence @  PC=0x10748 (main.1.sm_70.ptx:10114) @%p4681 bra BB0_959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10750 (main.1.sm_70.ptx:10116) xor.b32 %r12987, %r6043, 96;
GPGPU-Sim PTX: 486 (potential) branch divergence @  PC=0x107d8 (main.1.sm_70.ptx:10135) @%p4683 bra BB0_971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10840 (main.1.sm_70.ptx:10151) shfl.sync.idx.b32 %r2225|%p1541, %r12996, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 487 (potential) branch divergence @  PC=0x10860 (main.1.sm_70.ptx:10155) @%p4683 bra BB0_973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108c8 (main.1.sm_70.ptx:10171) shfl.sync.idx.b32 %r2229|%p1545, %r12996, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 488 (potential) branch divergence @  PC=0x108e8 (main.1.sm_70.ptx:10175) @%p4683 bra BB0_975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10950 (main.1.sm_70.ptx:10191) shfl.sync.idx.b32 %r2233|%p1549, %r12996, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 489 (potential) branch divergence @  PC=0x10970 (main.1.sm_70.ptx:10195) @%p4683 bra BB0_977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109d8 (main.1.sm_70.ptx:10211) add.s32 %r24831, %r24831, 1;
GPGPU-Sim PTX: 490 (potential) branch divergence @  PC=0x109e8 (main.1.sm_70.ptx:10213) @%p4687 bra BB0_969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109f0 (main.1.sm_70.ptx:10215) xor.b32 %r13059, %r6043, 97;
GPGPU-Sim PTX: 491 (potential) branch divergence @  PC=0x10a78 (main.1.sm_70.ptx:10234) @%p4689 bra BB0_981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ae0 (main.1.sm_70.ptx:10250) shfl.sync.idx.b32 %r2248|%p1557, %r13068, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 492 (potential) branch divergence @  PC=0x10b00 (main.1.sm_70.ptx:10254) @%p4689 bra BB0_983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b68 (main.1.sm_70.ptx:10270) shfl.sync.idx.b32 %r2252|%p1561, %r13068, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 493 (potential) branch divergence @  PC=0x10b88 (main.1.sm_70.ptx:10274) @%p4689 bra BB0_985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10bf0 (main.1.sm_70.ptx:10290) shfl.sync.idx.b32 %r2256|%p1565, %r13068, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 494 (potential) branch divergence @  PC=0x10c10 (main.1.sm_70.ptx:10294) @%p4689 bra BB0_987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c78 (main.1.sm_70.ptx:10310) add.s32 %r24832, %r24832, 1;
GPGPU-Sim PTX: 495 (potential) branch divergence @  PC=0x10c88 (main.1.sm_70.ptx:10312) @%p4693 bra BB0_979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c90 (main.1.sm_70.ptx:10314) xor.b32 %r13131, %r6043, 98;
GPGPU-Sim PTX: 496 (potential) branch divergence @  PC=0x10d18 (main.1.sm_70.ptx:10333) @%p4695 bra BB0_991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d80 (main.1.sm_70.ptx:10349) shfl.sync.idx.b32 %r2271|%p1573, %r13140, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 497 (potential) branch divergence @  PC=0x10da0 (main.1.sm_70.ptx:10353) @%p4695 bra BB0_993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e08 (main.1.sm_70.ptx:10369) shfl.sync.idx.b32 %r2275|%p1577, %r13140, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 498 (potential) branch divergence @  PC=0x10e28 (main.1.sm_70.ptx:10373) @%p4695 bra BB0_995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e90 (main.1.sm_70.ptx:10389) shfl.sync.idx.b32 %r2279|%p1581, %r13140, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 499 (potential) branch divergence @  PC=0x10eb0 (main.1.sm_70.ptx:10393) @%p4695 bra BB0_997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f18 (main.1.sm_70.ptx:10409) add.s32 %r24833, %r24833, 1;
GPGPU-Sim PTX: 500 (potential) branch divergence @  PC=0x10f28 (main.1.sm_70.ptx:10411) @%p4699 bra BB0_989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f30 (main.1.sm_70.ptx:10413) xor.b32 %r13203, %r6043, 99;
GPGPU-Sim PTX: 501 (potential) branch divergence @  PC=0x10fb8 (main.1.sm_70.ptx:10432) @%p4701 bra BB0_1001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11020 (main.1.sm_70.ptx:10448) shfl.sync.idx.b32 %r2294|%p1589, %r13212, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 502 (potential) branch divergence @  PC=0x11040 (main.1.sm_70.ptx:10452) @%p4701 bra BB0_1003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110a8 (main.1.sm_70.ptx:10468) shfl.sync.idx.b32 %r2298|%p1593, %r13212, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 503 (potential) branch divergence @  PC=0x110c8 (main.1.sm_70.ptx:10472) @%p4701 bra BB0_1005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11130 (main.1.sm_70.ptx:10488) shfl.sync.idx.b32 %r2302|%p1597, %r13212, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 504 (potential) branch divergence @  PC=0x11150 (main.1.sm_70.ptx:10492) @%p4701 bra BB0_1007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x111b8 (main.1.sm_70.ptx:10508) add.s32 %r24834, %r24834, 1;
GPGPU-Sim PTX: 505 (potential) branch divergence @  PC=0x111c8 (main.1.sm_70.ptx:10510) @%p4705 bra BB0_999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x111d0 (main.1.sm_70.ptx:10512) xor.b32 %r13275, %r6043, 100;
GPGPU-Sim PTX: 506 (potential) branch divergence @  PC=0x11258 (main.1.sm_70.ptx:10531) @%p4707 bra BB0_1011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x112c0 (main.1.sm_70.ptx:10547) shfl.sync.idx.b32 %r2317|%p1605, %r13284, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 507 (potential) branch divergence @  PC=0x112e0 (main.1.sm_70.ptx:10551) @%p4707 bra BB0_1013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11348 (main.1.sm_70.ptx:10567) shfl.sync.idx.b32 %r2321|%p1609, %r13284, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 508 (potential) branch divergence @  PC=0x11368 (main.1.sm_70.ptx:10571) @%p4707 bra BB0_1015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113d0 (main.1.sm_70.ptx:10587) shfl.sync.idx.b32 %r2325|%p1613, %r13284, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 509 (potential) branch divergence @  PC=0x113f0 (main.1.sm_70.ptx:10591) @%p4707 bra BB0_1017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11458 (main.1.sm_70.ptx:10607) add.s32 %r24835, %r24835, 1;
GPGPU-Sim PTX: 510 (potential) branch divergence @  PC=0x11468 (main.1.sm_70.ptx:10609) @%p4711 bra BB0_1009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11470 (main.1.sm_70.ptx:10611) xor.b32 %r13347, %r6043, 101;
GPGPU-Sim PTX: 511 (potential) branch divergence @  PC=0x114f8 (main.1.sm_70.ptx:10630) @%p4713 bra BB0_1021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11560 (main.1.sm_70.ptx:10646) shfl.sync.idx.b32 %r2340|%p1621, %r13356, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 512 (potential) branch divergence @  PC=0x11580 (main.1.sm_70.ptx:10650) @%p4713 bra BB0_1023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x115e8 (main.1.sm_70.ptx:10666) shfl.sync.idx.b32 %r2344|%p1625, %r13356, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 513 (potential) branch divergence @  PC=0x11608 (main.1.sm_70.ptx:10670) @%p4713 bra BB0_1025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11670 (main.1.sm_70.ptx:10686) shfl.sync.idx.b32 %r2348|%p1629, %r13356, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 514 (potential) branch divergence @  PC=0x11690 (main.1.sm_70.ptx:10690) @%p4713 bra BB0_1027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x116f8 (main.1.sm_70.ptx:10706) add.s32 %r24836, %r24836, 1;
GPGPU-Sim PTX: 515 (potential) branch divergence @  PC=0x11708 (main.1.sm_70.ptx:10708) @%p4717 bra BB0_1019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11710 (main.1.sm_70.ptx:10710) xor.b32 %r13419, %r6043, 102;
GPGPU-Sim PTX: 516 (potential) branch divergence @  PC=0x11798 (main.1.sm_70.ptx:10729) @%p4719 bra BB0_1031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11800 (main.1.sm_70.ptx:10745) shfl.sync.idx.b32 %r2363|%p1637, %r13428, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 517 (potential) branch divergence @  PC=0x11820 (main.1.sm_70.ptx:10749) @%p4719 bra BB0_1033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11888 (main.1.sm_70.ptx:10765) shfl.sync.idx.b32 %r2367|%p1641, %r13428, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 518 (potential) branch divergence @  PC=0x118a8 (main.1.sm_70.ptx:10769) @%p4719 bra BB0_1035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11910 (main.1.sm_70.ptx:10785) shfl.sync.idx.b32 %r2371|%p1645, %r13428, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 519 (potential) branch divergence @  PC=0x11930 (main.1.sm_70.ptx:10789) @%p4719 bra BB0_1037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11998 (main.1.sm_70.ptx:10805) add.s32 %r24837, %r24837, 1;
GPGPU-Sim PTX: 520 (potential) branch divergence @  PC=0x119a8 (main.1.sm_70.ptx:10807) @%p4723 bra BB0_1029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119b0 (main.1.sm_70.ptx:10809) xor.b32 %r13491, %r6043, 103;
GPGPU-Sim PTX: 521 (potential) branch divergence @  PC=0x11a38 (main.1.sm_70.ptx:10828) @%p4725 bra BB0_1041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11aa0 (main.1.sm_70.ptx:10844) shfl.sync.idx.b32 %r2386|%p1653, %r13500, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 522 (potential) branch divergence @  PC=0x11ac0 (main.1.sm_70.ptx:10848) @%p4725 bra BB0_1043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b28 (main.1.sm_70.ptx:10864) shfl.sync.idx.b32 %r2390|%p1657, %r13500, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 523 (potential) branch divergence @  PC=0x11b48 (main.1.sm_70.ptx:10868) @%p4725 bra BB0_1045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11bb0 (main.1.sm_70.ptx:10884) shfl.sync.idx.b32 %r2394|%p1661, %r13500, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 524 (potential) branch divergence @  PC=0x11bd0 (main.1.sm_70.ptx:10888) @%p4725 bra BB0_1047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c38 (main.1.sm_70.ptx:10904) add.s32 %r24838, %r24838, 1;
GPGPU-Sim PTX: 525 (potential) branch divergence @  PC=0x11c48 (main.1.sm_70.ptx:10906) @%p4729 bra BB0_1039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c50 (main.1.sm_70.ptx:10908) xor.b32 %r13563, %r6043, 104;
GPGPU-Sim PTX: 526 (potential) branch divergence @  PC=0x11cd8 (main.1.sm_70.ptx:10927) @%p4731 bra BB0_1051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d40 (main.1.sm_70.ptx:10943) shfl.sync.idx.b32 %r2409|%p1669, %r13572, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 527 (potential) branch divergence @  PC=0x11d60 (main.1.sm_70.ptx:10947) @%p4731 bra BB0_1053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11dc8 (main.1.sm_70.ptx:10963) shfl.sync.idx.b32 %r2413|%p1673, %r13572, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 528 (potential) branch divergence @  PC=0x11de8 (main.1.sm_70.ptx:10967) @%p4731 bra BB0_1055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e50 (main.1.sm_70.ptx:10983) shfl.sync.idx.b32 %r2417|%p1677, %r13572, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 529 (potential) branch divergence @  PC=0x11e70 (main.1.sm_70.ptx:10987) @%p4731 bra BB0_1057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ed8 (main.1.sm_70.ptx:11003) add.s32 %r24839, %r24839, 1;
GPGPU-Sim PTX: 530 (potential) branch divergence @  PC=0x11ee8 (main.1.sm_70.ptx:11005) @%p4735 bra BB0_1049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ef0 (main.1.sm_70.ptx:11007) xor.b32 %r13635, %r6043, 105;
GPGPU-Sim PTX: 531 (potential) branch divergence @  PC=0x11f78 (main.1.sm_70.ptx:11026) @%p4737 bra BB0_1061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fe0 (main.1.sm_70.ptx:11042) shfl.sync.idx.b32 %r2432|%p1685, %r13644, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 532 (potential) branch divergence @  PC=0x12000 (main.1.sm_70.ptx:11046) @%p4737 bra BB0_1063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12068 (main.1.sm_70.ptx:11062) shfl.sync.idx.b32 %r2436|%p1689, %r13644, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 533 (potential) branch divergence @  PC=0x12088 (main.1.sm_70.ptx:11066) @%p4737 bra BB0_1065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120f0 (main.1.sm_70.ptx:11082) shfl.sync.idx.b32 %r2440|%p1693, %r13644, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 534 (potential) branch divergence @  PC=0x12110 (main.1.sm_70.ptx:11086) @%p4737 bra BB0_1067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12178 (main.1.sm_70.ptx:11102) add.s32 %r24840, %r24840, 1;
GPGPU-Sim PTX: 535 (potential) branch divergence @  PC=0x12188 (main.1.sm_70.ptx:11104) @%p4741 bra BB0_1059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12190 (main.1.sm_70.ptx:11106) xor.b32 %r13707, %r6043, 106;
GPGPU-Sim PTX: 536 (potential) branch divergence @  PC=0x12218 (main.1.sm_70.ptx:11125) @%p4743 bra BB0_1071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12280 (main.1.sm_70.ptx:11141) shfl.sync.idx.b32 %r2455|%p1701, %r13716, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 537 (potential) branch divergence @  PC=0x122a0 (main.1.sm_70.ptx:11145) @%p4743 bra BB0_1073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12308 (main.1.sm_70.ptx:11161) shfl.sync.idx.b32 %r2459|%p1705, %r13716, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 538 (potential) branch divergence @  PC=0x12328 (main.1.sm_70.ptx:11165) @%p4743 bra BB0_1075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12390 (main.1.sm_70.ptx:11181) shfl.sync.idx.b32 %r2463|%p1709, %r13716, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 539 (potential) branch divergence @  PC=0x123b0 (main.1.sm_70.ptx:11185) @%p4743 bra BB0_1077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12418 (main.1.sm_70.ptx:11201) add.s32 %r24841, %r24841, 1;
GPGPU-Sim PTX: 540 (potential) branch divergence @  PC=0x12428 (main.1.sm_70.ptx:11203) @%p4747 bra BB0_1069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12430 (main.1.sm_70.ptx:11205) xor.b32 %r13779, %r6043, 107;
GPGPU-Sim PTX: 541 (potential) branch divergence @  PC=0x124b8 (main.1.sm_70.ptx:11224) @%p4749 bra BB0_1081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12520 (main.1.sm_70.ptx:11240) shfl.sync.idx.b32 %r2478|%p1717, %r13788, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 542 (potential) branch divergence @  PC=0x12540 (main.1.sm_70.ptx:11244) @%p4749 bra BB0_1083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x125a8 (main.1.sm_70.ptx:11260) shfl.sync.idx.b32 %r2482|%p1721, %r13788, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 543 (potential) branch divergence @  PC=0x125c8 (main.1.sm_70.ptx:11264) @%p4749 bra BB0_1085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12630 (main.1.sm_70.ptx:11280) shfl.sync.idx.b32 %r2486|%p1725, %r13788, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 544 (potential) branch divergence @  PC=0x12650 (main.1.sm_70.ptx:11284) @%p4749 bra BB0_1087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x126b8 (main.1.sm_70.ptx:11300) add.s32 %r24842, %r24842, 1;
GPGPU-Sim PTX: 545 (potential) branch divergence @  PC=0x126c8 (main.1.sm_70.ptx:11302) @%p4753 bra BB0_1079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x126d0 (main.1.sm_70.ptx:11304) xor.b32 %r13851, %r6043, 108;
GPGPU-Sim PTX: 546 (potential) branch divergence @  PC=0x12758 (main.1.sm_70.ptx:11323) @%p4755 bra BB0_1091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127c0 (main.1.sm_70.ptx:11339) shfl.sync.idx.b32 %r2501|%p1733, %r13860, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 547 (potential) branch divergence @  PC=0x127e0 (main.1.sm_70.ptx:11343) @%p4755 bra BB0_1093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12848 (main.1.sm_70.ptx:11359) shfl.sync.idx.b32 %r2505|%p1737, %r13860, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 548 (potential) branch divergence @  PC=0x12868 (main.1.sm_70.ptx:11363) @%p4755 bra BB0_1095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128d0 (main.1.sm_70.ptx:11379) shfl.sync.idx.b32 %r2509|%p1741, %r13860, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 549 (potential) branch divergence @  PC=0x128f0 (main.1.sm_70.ptx:11383) @%p4755 bra BB0_1097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12958 (main.1.sm_70.ptx:11399) add.s32 %r24843, %r24843, 1;
GPGPU-Sim PTX: 550 (potential) branch divergence @  PC=0x12968 (main.1.sm_70.ptx:11401) @%p4759 bra BB0_1089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12970 (main.1.sm_70.ptx:11403) xor.b32 %r13923, %r6043, 109;
GPGPU-Sim PTX: 551 (potential) branch divergence @  PC=0x129f8 (main.1.sm_70.ptx:11422) @%p4761 bra BB0_1101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a60 (main.1.sm_70.ptx:11438) shfl.sync.idx.b32 %r2524|%p1749, %r13932, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 552 (potential) branch divergence @  PC=0x12a80 (main.1.sm_70.ptx:11442) @%p4761 bra BB0_1103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ae8 (main.1.sm_70.ptx:11458) shfl.sync.idx.b32 %r2528|%p1753, %r13932, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 553 (potential) branch divergence @  PC=0x12b08 (main.1.sm_70.ptx:11462) @%p4761 bra BB0_1105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b70 (main.1.sm_70.ptx:11478) shfl.sync.idx.b32 %r2532|%p1757, %r13932, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 554 (potential) branch divergence @  PC=0x12b90 (main.1.sm_70.ptx:11482) @%p4761 bra BB0_1107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12bf8 (main.1.sm_70.ptx:11498) add.s32 %r24844, %r24844, 1;
GPGPU-Sim PTX: 555 (potential) branch divergence @  PC=0x12c08 (main.1.sm_70.ptx:11500) @%p4765 bra BB0_1099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c10 (main.1.sm_70.ptx:11502) xor.b32 %r13995, %r6043, 110;
GPGPU-Sim PTX: 556 (potential) branch divergence @  PC=0x12c98 (main.1.sm_70.ptx:11521) @%p4767 bra BB0_1111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d00 (main.1.sm_70.ptx:11537) shfl.sync.idx.b32 %r2547|%p1765, %r14004, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 557 (potential) branch divergence @  PC=0x12d20 (main.1.sm_70.ptx:11541) @%p4767 bra BB0_1113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d88 (main.1.sm_70.ptx:11557) shfl.sync.idx.b32 %r2551|%p1769, %r14004, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 558 (potential) branch divergence @  PC=0x12da8 (main.1.sm_70.ptx:11561) @%p4767 bra BB0_1115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e10 (main.1.sm_70.ptx:11577) shfl.sync.idx.b32 %r2555|%p1773, %r14004, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 559 (potential) branch divergence @  PC=0x12e30 (main.1.sm_70.ptx:11581) @%p4767 bra BB0_1117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e98 (main.1.sm_70.ptx:11597) add.s32 %r24845, %r24845, 1;
GPGPU-Sim PTX: 560 (potential) branch divergence @  PC=0x12ea8 (main.1.sm_70.ptx:11599) @%p4771 bra BB0_1109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12eb0 (main.1.sm_70.ptx:11601) xor.b32 %r14067, %r6043, 111;
GPGPU-Sim PTX: 561 (potential) branch divergence @  PC=0x12f38 (main.1.sm_70.ptx:11620) @%p4773 bra BB0_1121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fa0 (main.1.sm_70.ptx:11636) shfl.sync.idx.b32 %r2570|%p1781, %r14076, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 562 (potential) branch divergence @  PC=0x12fc0 (main.1.sm_70.ptx:11640) @%p4773 bra BB0_1123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13028 (main.1.sm_70.ptx:11656) shfl.sync.idx.b32 %r2574|%p1785, %r14076, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 563 (potential) branch divergence @  PC=0x13048 (main.1.sm_70.ptx:11660) @%p4773 bra BB0_1125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x130b0 (main.1.sm_70.ptx:11676) shfl.sync.idx.b32 %r2578|%p1789, %r14076, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 564 (potential) branch divergence @  PC=0x130d0 (main.1.sm_70.ptx:11680) @%p4773 bra BB0_1127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13138 (main.1.sm_70.ptx:11696) add.s32 %r24846, %r24846, 1;
GPGPU-Sim PTX: 565 (potential) branch divergence @  PC=0x13148 (main.1.sm_70.ptx:11698) @%p4777 bra BB0_1119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13150 (main.1.sm_70.ptx:11700) xor.b32 %r14139, %r6043, 112;
GPGPU-Sim PTX: 566 (potential) branch divergence @  PC=0x131d8 (main.1.sm_70.ptx:11719) @%p4779 bra BB0_1131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13240 (main.1.sm_70.ptx:11735) shfl.sync.idx.b32 %r2593|%p1797, %r14148, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 567 (potential) branch divergence @  PC=0x13260 (main.1.sm_70.ptx:11739) @%p4779 bra BB0_1133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132c8 (main.1.sm_70.ptx:11755) shfl.sync.idx.b32 %r2597|%p1801, %r14148, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 568 (potential) branch divergence @  PC=0x132e8 (main.1.sm_70.ptx:11759) @%p4779 bra BB0_1135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13350 (main.1.sm_70.ptx:11775) shfl.sync.idx.b32 %r2601|%p1805, %r14148, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 569 (potential) branch divergence @  PC=0x13370 (main.1.sm_70.ptx:11779) @%p4779 bra BB0_1137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x133d8 (main.1.sm_70.ptx:11795) add.s32 %r24847, %r24847, 1;
GPGPU-Sim PTX: 570 (potential) branch divergence @  PC=0x133e8 (main.1.sm_70.ptx:11797) @%p4783 bra BB0_1129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x133f0 (main.1.sm_70.ptx:11799) xor.b32 %r14211, %r6043, 113;
GPGPU-Sim PTX: 571 (potential) branch divergence @  PC=0x13478 (main.1.sm_70.ptx:11818) @%p4785 bra BB0_1141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x134e0 (main.1.sm_70.ptx:11834) shfl.sync.idx.b32 %r2616|%p1813, %r14220, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 572 (potential) branch divergence @  PC=0x13500 (main.1.sm_70.ptx:11838) @%p4785 bra BB0_1143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13568 (main.1.sm_70.ptx:11854) shfl.sync.idx.b32 %r2620|%p1817, %r14220, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 573 (potential) branch divergence @  PC=0x13588 (main.1.sm_70.ptx:11858) @%p4785 bra BB0_1145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135f0 (main.1.sm_70.ptx:11874) shfl.sync.idx.b32 %r2624|%p1821, %r14220, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 574 (potential) branch divergence @  PC=0x13610 (main.1.sm_70.ptx:11878) @%p4785 bra BB0_1147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13678 (main.1.sm_70.ptx:11894) add.s32 %r24848, %r24848, 1;
GPGPU-Sim PTX: 575 (potential) branch divergence @  PC=0x13688 (main.1.sm_70.ptx:11896) @%p4789 bra BB0_1139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13690 (main.1.sm_70.ptx:11898) xor.b32 %r14283, %r6043, 114;
GPGPU-Sim PTX: 576 (potential) branch divergence @  PC=0x13718 (main.1.sm_70.ptx:11917) @%p4791 bra BB0_1151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13780 (main.1.sm_70.ptx:11933) shfl.sync.idx.b32 %r2639|%p1829, %r14292, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 577 (potential) branch divergence @  PC=0x137a0 (main.1.sm_70.ptx:11937) @%p4791 bra BB0_1153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13808 (main.1.sm_70.ptx:11953) shfl.sync.idx.b32 %r2643|%p1833, %r14292, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 578 (potential) branch divergence @  PC=0x13828 (main.1.sm_70.ptx:11957) @%p4791 bra BB0_1155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13890 (main.1.sm_70.ptx:11973) shfl.sync.idx.b32 %r2647|%p1837, %r14292, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 579 (potential) branch divergence @  PC=0x138b0 (main.1.sm_70.ptx:11977) @%p4791 bra BB0_1157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13918 (main.1.sm_70.ptx:11993) add.s32 %r24849, %r24849, 1;
GPGPU-Sim PTX: 580 (potential) branch divergence @  PC=0x13928 (main.1.sm_70.ptx:11995) @%p4795 bra BB0_1149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13930 (main.1.sm_70.ptx:11997) xor.b32 %r14355, %r6043, 115;
GPGPU-Sim PTX: 581 (potential) branch divergence @  PC=0x139b8 (main.1.sm_70.ptx:12016) @%p4797 bra BB0_1161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a20 (main.1.sm_70.ptx:12032) shfl.sync.idx.b32 %r2662|%p1845, %r14364, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 582 (potential) branch divergence @  PC=0x13a40 (main.1.sm_70.ptx:12036) @%p4797 bra BB0_1163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13aa8 (main.1.sm_70.ptx:12052) shfl.sync.idx.b32 %r2666|%p1849, %r14364, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 583 (potential) branch divergence @  PC=0x13ac8 (main.1.sm_70.ptx:12056) @%p4797 bra BB0_1165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b30 (main.1.sm_70.ptx:12072) shfl.sync.idx.b32 %r2670|%p1853, %r14364, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 584 (potential) branch divergence @  PC=0x13b50 (main.1.sm_70.ptx:12076) @%p4797 bra BB0_1167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13bb8 (main.1.sm_70.ptx:12092) add.s32 %r24850, %r24850, 1;
GPGPU-Sim PTX: 585 (potential) branch divergence @  PC=0x13bc8 (main.1.sm_70.ptx:12094) @%p4801 bra BB0_1159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13bd0 (main.1.sm_70.ptx:12096) xor.b32 %r14427, %r6043, 116;
GPGPU-Sim PTX: 586 (potential) branch divergence @  PC=0x13c58 (main.1.sm_70.ptx:12115) @%p4803 bra BB0_1171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13cc0 (main.1.sm_70.ptx:12131) shfl.sync.idx.b32 %r2685|%p1861, %r14436, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 587 (potential) branch divergence @  PC=0x13ce0 (main.1.sm_70.ptx:12135) @%p4803 bra BB0_1173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d48 (main.1.sm_70.ptx:12151) shfl.sync.idx.b32 %r2689|%p1865, %r14436, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 588 (potential) branch divergence @  PC=0x13d68 (main.1.sm_70.ptx:12155) @%p4803 bra BB0_1175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dd0 (main.1.sm_70.ptx:12171) shfl.sync.idx.b32 %r2693|%p1869, %r14436, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 589 (potential) branch divergence @  PC=0x13df0 (main.1.sm_70.ptx:12175) @%p4803 bra BB0_1177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e58 (main.1.sm_70.ptx:12191) add.s32 %r24851, %r24851, 1;
GPGPU-Sim PTX: 590 (potential) branch divergence @  PC=0x13e68 (main.1.sm_70.ptx:12193) @%p4807 bra BB0_1169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e70 (main.1.sm_70.ptx:12195) xor.b32 %r14499, %r6043, 117;
GPGPU-Sim PTX: 591 (potential) branch divergence @  PC=0x13ef8 (main.1.sm_70.ptx:12214) @%p4809 bra BB0_1181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f60 (main.1.sm_70.ptx:12230) shfl.sync.idx.b32 %r2708|%p1877, %r14508, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 592 (potential) branch divergence @  PC=0x13f80 (main.1.sm_70.ptx:12234) @%p4809 bra BB0_1183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13fe8 (main.1.sm_70.ptx:12250) shfl.sync.idx.b32 %r2712|%p1881, %r14508, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 593 (potential) branch divergence @  PC=0x14008 (main.1.sm_70.ptx:12254) @%p4809 bra BB0_1185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14070 (main.1.sm_70.ptx:12270) shfl.sync.idx.b32 %r2716|%p1885, %r14508, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 594 (potential) branch divergence @  PC=0x14090 (main.1.sm_70.ptx:12274) @%p4809 bra BB0_1187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140f8 (main.1.sm_70.ptx:12290) add.s32 %r24852, %r24852, 1;
GPGPU-Sim PTX: 595 (potential) branch divergence @  PC=0x14108 (main.1.sm_70.ptx:12292) @%p4813 bra BB0_1179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14110 (main.1.sm_70.ptx:12294) xor.b32 %r14571, %r6043, 118;
GPGPU-Sim PTX: 596 (potential) branch divergence @  PC=0x14198 (main.1.sm_70.ptx:12313) @%p4815 bra BB0_1191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14200 (main.1.sm_70.ptx:12329) shfl.sync.idx.b32 %r2731|%p1893, %r14580, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 597 (potential) branch divergence @  PC=0x14220 (main.1.sm_70.ptx:12333) @%p4815 bra BB0_1193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14288 (main.1.sm_70.ptx:12349) shfl.sync.idx.b32 %r2735|%p1897, %r14580, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 598 (potential) branch divergence @  PC=0x142a8 (main.1.sm_70.ptx:12353) @%p4815 bra BB0_1195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14310 (main.1.sm_70.ptx:12369) shfl.sync.idx.b32 %r2739|%p1901, %r14580, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 599 (potential) branch divergence @  PC=0x14330 (main.1.sm_70.ptx:12373) @%p4815 bra BB0_1197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14398 (main.1.sm_70.ptx:12389) add.s32 %r24853, %r24853, 1;
GPGPU-Sim PTX: 600 (potential) branch divergence @  PC=0x143a8 (main.1.sm_70.ptx:12391) @%p4819 bra BB0_1189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143b0 (main.1.sm_70.ptx:12393) xor.b32 %r14643, %r6043, 119;
GPGPU-Sim PTX: 601 (potential) branch divergence @  PC=0x14438 (main.1.sm_70.ptx:12412) @%p4821 bra BB0_1201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144a0 (main.1.sm_70.ptx:12428) shfl.sync.idx.b32 %r2754|%p1909, %r14652, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 602 (potential) branch divergence @  PC=0x144c0 (main.1.sm_70.ptx:12432) @%p4821 bra BB0_1203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14528 (main.1.sm_70.ptx:12448) shfl.sync.idx.b32 %r2758|%p1913, %r14652, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 603 (potential) branch divergence @  PC=0x14548 (main.1.sm_70.ptx:12452) @%p4821 bra BB0_1205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x145b0 (main.1.sm_70.ptx:12468) shfl.sync.idx.b32 %r2762|%p1917, %r14652, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 604 (potential) branch divergence @  PC=0x145d0 (main.1.sm_70.ptx:12472) @%p4821 bra BB0_1207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14638 (main.1.sm_70.ptx:12488) add.s32 %r24854, %r24854, 1;
GPGPU-Sim PTX: 605 (potential) branch divergence @  PC=0x14648 (main.1.sm_70.ptx:12490) @%p4825 bra BB0_1199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14650 (main.1.sm_70.ptx:12492) xor.b32 %r14715, %r6043, 120;
GPGPU-Sim PTX: 606 (potential) branch divergence @  PC=0x146d8 (main.1.sm_70.ptx:12511) @%p4827 bra BB0_1211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14740 (main.1.sm_70.ptx:12527) shfl.sync.idx.b32 %r2777|%p1925, %r14724, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 607 (potential) branch divergence @  PC=0x14760 (main.1.sm_70.ptx:12531) @%p4827 bra BB0_1213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x147c8 (main.1.sm_70.ptx:12547) shfl.sync.idx.b32 %r2781|%p1929, %r14724, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 608 (potential) branch divergence @  PC=0x147e8 (main.1.sm_70.ptx:12551) @%p4827 bra BB0_1215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14850 (main.1.sm_70.ptx:12567) shfl.sync.idx.b32 %r2785|%p1933, %r14724, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 609 (potential) branch divergence @  PC=0x14870 (main.1.sm_70.ptx:12571) @%p4827 bra BB0_1217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148d8 (main.1.sm_70.ptx:12587) add.s32 %r24855, %r24855, 1;
GPGPU-Sim PTX: 610 (potential) branch divergence @  PC=0x148e8 (main.1.sm_70.ptx:12589) @%p4831 bra BB0_1209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148f0 (main.1.sm_70.ptx:12591) xor.b32 %r14787, %r6043, 121;
GPGPU-Sim PTX: 611 (potential) branch divergence @  PC=0x14978 (main.1.sm_70.ptx:12610) @%p4833 bra BB0_1221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149e0 (main.1.sm_70.ptx:12626) shfl.sync.idx.b32 %r2800|%p1941, %r14796, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 612 (potential) branch divergence @  PC=0x14a00 (main.1.sm_70.ptx:12630) @%p4833 bra BB0_1223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a68 (main.1.sm_70.ptx:12646) shfl.sync.idx.b32 %r2804|%p1945, %r14796, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 613 (potential) branch divergence @  PC=0x14a88 (main.1.sm_70.ptx:12650) @%p4833 bra BB0_1225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14af0 (main.1.sm_70.ptx:12666) shfl.sync.idx.b32 %r2808|%p1949, %r14796, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 614 (potential) branch divergence @  PC=0x14b10 (main.1.sm_70.ptx:12670) @%p4833 bra BB0_1227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b78 (main.1.sm_70.ptx:12686) add.s32 %r24856, %r24856, 1;
GPGPU-Sim PTX: 615 (potential) branch divergence @  PC=0x14b88 (main.1.sm_70.ptx:12688) @%p4837 bra BB0_1219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14b90 (main.1.sm_70.ptx:12690) xor.b32 %r14859, %r6043, 122;
GPGPU-Sim PTX: 616 (potential) branch divergence @  PC=0x14c18 (main.1.sm_70.ptx:12709) @%p4839 bra BB0_1231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c80 (main.1.sm_70.ptx:12725) shfl.sync.idx.b32 %r2823|%p1957, %r14868, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 617 (potential) branch divergence @  PC=0x14ca0 (main.1.sm_70.ptx:12729) @%p4839 bra BB0_1233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d08 (main.1.sm_70.ptx:12745) shfl.sync.idx.b32 %r2827|%p1961, %r14868, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 618 (potential) branch divergence @  PC=0x14d28 (main.1.sm_70.ptx:12749) @%p4839 bra BB0_1235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d90 (main.1.sm_70.ptx:12765) shfl.sync.idx.b32 %r2831|%p1965, %r14868, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 619 (potential) branch divergence @  PC=0x14db0 (main.1.sm_70.ptx:12769) @%p4839 bra BB0_1237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e18 (main.1.sm_70.ptx:12785) add.s32 %r24857, %r24857, 1;
GPGPU-Sim PTX: 620 (potential) branch divergence @  PC=0x14e28 (main.1.sm_70.ptx:12787) @%p4843 bra BB0_1229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e30 (main.1.sm_70.ptx:12789) xor.b32 %r14931, %r6043, 123;
GPGPU-Sim PTX: 621 (potential) branch divergence @  PC=0x14eb8 (main.1.sm_70.ptx:12808) @%p4845 bra BB0_1241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f20 (main.1.sm_70.ptx:12824) shfl.sync.idx.b32 %r2846|%p1973, %r14940, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 622 (potential) branch divergence @  PC=0x14f40 (main.1.sm_70.ptx:12828) @%p4845 bra BB0_1243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14fa8 (main.1.sm_70.ptx:12844) shfl.sync.idx.b32 %r2850|%p1977, %r14940, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 623 (potential) branch divergence @  PC=0x14fc8 (main.1.sm_70.ptx:12848) @%p4845 bra BB0_1245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15030 (main.1.sm_70.ptx:12864) shfl.sync.idx.b32 %r2854|%p1981, %r14940, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 624 (potential) branch divergence @  PC=0x15050 (main.1.sm_70.ptx:12868) @%p4845 bra BB0_1247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150b8 (main.1.sm_70.ptx:12884) add.s32 %r24858, %r24858, 1;
GPGPU-Sim PTX: 625 (potential) branch divergence @  PC=0x150c8 (main.1.sm_70.ptx:12886) @%p4849 bra BB0_1239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150d0 (main.1.sm_70.ptx:12888) xor.b32 %r15003, %r6043, 124;
GPGPU-Sim PTX: 626 (potential) branch divergence @  PC=0x15158 (main.1.sm_70.ptx:12907) @%p4851 bra BB0_1251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x151c0 (main.1.sm_70.ptx:12923) shfl.sync.idx.b32 %r2869|%p1989, %r15012, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 627 (potential) branch divergence @  PC=0x151e0 (main.1.sm_70.ptx:12927) @%p4851 bra BB0_1253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15248 (main.1.sm_70.ptx:12943) shfl.sync.idx.b32 %r2873|%p1993, %r15012, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 628 (potential) branch divergence @  PC=0x15268 (main.1.sm_70.ptx:12947) @%p4851 bra BB0_1255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152d0 (main.1.sm_70.ptx:12963) shfl.sync.idx.b32 %r2877|%p1997, %r15012, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 629 (potential) branch divergence @  PC=0x152f0 (main.1.sm_70.ptx:12967) @%p4851 bra BB0_1257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15358 (main.1.sm_70.ptx:12983) add.s32 %r24859, %r24859, 1;
GPGPU-Sim PTX: 630 (potential) branch divergence @  PC=0x15368 (main.1.sm_70.ptx:12985) @%p4855 bra BB0_1249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15370 (main.1.sm_70.ptx:12987) xor.b32 %r15075, %r6043, 125;
GPGPU-Sim PTX: 631 (potential) branch divergence @  PC=0x153f8 (main.1.sm_70.ptx:13006) @%p4857 bra BB0_1261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15460 (main.1.sm_70.ptx:13022) shfl.sync.idx.b32 %r2892|%p2005, %r15084, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 632 (potential) branch divergence @  PC=0x15480 (main.1.sm_70.ptx:13026) @%p4857 bra BB0_1263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x154e8 (main.1.sm_70.ptx:13042) shfl.sync.idx.b32 %r2896|%p2009, %r15084, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 633 (potential) branch divergence @  PC=0x15508 (main.1.sm_70.ptx:13046) @%p4857 bra BB0_1265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15570 (main.1.sm_70.ptx:13062) shfl.sync.idx.b32 %r2900|%p2013, %r15084, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 634 (potential) branch divergence @  PC=0x15590 (main.1.sm_70.ptx:13066) @%p4857 bra BB0_1267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x155f8 (main.1.sm_70.ptx:13082) add.s32 %r24860, %r24860, 1;
GPGPU-Sim PTX: 635 (potential) branch divergence @  PC=0x15608 (main.1.sm_70.ptx:13084) @%p4861 bra BB0_1259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15610 (main.1.sm_70.ptx:13086) xor.b32 %r15147, %r6043, 126;
GPGPU-Sim PTX: 636 (potential) branch divergence @  PC=0x15698 (main.1.sm_70.ptx:13105) @%p4863 bra BB0_1271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15700 (main.1.sm_70.ptx:13121) shfl.sync.idx.b32 %r2915|%p2021, %r15156, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 637 (potential) branch divergence @  PC=0x15720 (main.1.sm_70.ptx:13125) @%p4863 bra BB0_1273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15788 (main.1.sm_70.ptx:13141) shfl.sync.idx.b32 %r2919|%p2025, %r15156, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 638 (potential) branch divergence @  PC=0x157a8 (main.1.sm_70.ptx:13145) @%p4863 bra BB0_1275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15810 (main.1.sm_70.ptx:13161) shfl.sync.idx.b32 %r2923|%p2029, %r15156, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 639 (potential) branch divergence @  PC=0x15830 (main.1.sm_70.ptx:13165) @%p4863 bra BB0_1277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15898 (main.1.sm_70.ptx:13181) add.s32 %r24861, %r24861, 1;
GPGPU-Sim PTX: 640 (potential) branch divergence @  PC=0x158a8 (main.1.sm_70.ptx:13183) @%p4867 bra BB0_1269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158b0 (main.1.sm_70.ptx:13185) xor.b32 %r15219, %r6043, 127;
GPGPU-Sim PTX: 641 (potential) branch divergence @  PC=0x15938 (main.1.sm_70.ptx:13204) @%p4869 bra BB0_1281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x159a0 (main.1.sm_70.ptx:13220) shfl.sync.idx.b32 %r2938|%p2037, %r15228, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 642 (potential) branch divergence @  PC=0x159c0 (main.1.sm_70.ptx:13224) @%p4869 bra BB0_1283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a28 (main.1.sm_70.ptx:13240) shfl.sync.idx.b32 %r2942|%p2041, %r15228, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 643 (potential) branch divergence @  PC=0x15a48 (main.1.sm_70.ptx:13244) @%p4869 bra BB0_1285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ab0 (main.1.sm_70.ptx:13260) shfl.sync.idx.b32 %r2946|%p2045, %r15228, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 644 (potential) branch divergence @  PC=0x15ad0 (main.1.sm_70.ptx:13264) @%p4869 bra BB0_1287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b38 (main.1.sm_70.ptx:13280) add.s32 %r24862, %r24862, 1;
GPGPU-Sim PTX: 645 (potential) branch divergence @  PC=0x15b48 (main.1.sm_70.ptx:13282) @%p4873 bra BB0_1279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b50 (main.1.sm_70.ptx:13284) xor.b32 %r15291, %r6043, 128;
GPGPU-Sim PTX: 646 (potential) branch divergence @  PC=0x15bd8 (main.1.sm_70.ptx:13303) @%p4875 bra BB0_1291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c40 (main.1.sm_70.ptx:13319) shfl.sync.idx.b32 %r2961|%p2053, %r15300, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 647 (potential) branch divergence @  PC=0x15c60 (main.1.sm_70.ptx:13323) @%p4875 bra BB0_1293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15cc8 (main.1.sm_70.ptx:13339) shfl.sync.idx.b32 %r2965|%p2057, %r15300, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 648 (potential) branch divergence @  PC=0x15ce8 (main.1.sm_70.ptx:13343) @%p4875 bra BB0_1295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d50 (main.1.sm_70.ptx:13359) shfl.sync.idx.b32 %r2969|%p2061, %r15300, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 649 (potential) branch divergence @  PC=0x15d70 (main.1.sm_70.ptx:13363) @%p4875 bra BB0_1297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15dd8 (main.1.sm_70.ptx:13379) add.s32 %r24863, %r24863, 1;
GPGPU-Sim PTX: 650 (potential) branch divergence @  PC=0x15de8 (main.1.sm_70.ptx:13381) @%p4879 bra BB0_1289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15df0 (main.1.sm_70.ptx:13383) xor.b32 %r15363, %r6043, 129;
GPGPU-Sim PTX: 651 (potential) branch divergence @  PC=0x15e78 (main.1.sm_70.ptx:13402) @%p4881 bra BB0_1301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ee0 (main.1.sm_70.ptx:13418) shfl.sync.idx.b32 %r2984|%p2069, %r15372, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 652 (potential) branch divergence @  PC=0x15f00 (main.1.sm_70.ptx:13422) @%p4881 bra BB0_1303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f68 (main.1.sm_70.ptx:13438) shfl.sync.idx.b32 %r2988|%p2073, %r15372, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 653 (potential) branch divergence @  PC=0x15f88 (main.1.sm_70.ptx:13442) @%p4881 bra BB0_1305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ff0 (main.1.sm_70.ptx:13458) shfl.sync.idx.b32 %r2992|%p2077, %r15372, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 654 (potential) branch divergence @  PC=0x16010 (main.1.sm_70.ptx:13462) @%p4881 bra BB0_1307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16078 (main.1.sm_70.ptx:13478) add.s32 %r24864, %r24864, 1;
GPGPU-Sim PTX: 655 (potential) branch divergence @  PC=0x16088 (main.1.sm_70.ptx:13480) @%p4885 bra BB0_1299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16090 (main.1.sm_70.ptx:13482) xor.b32 %r15435, %r6043, 130;
GPGPU-Sim PTX: 656 (potential) branch divergence @  PC=0x16118 (main.1.sm_70.ptx:13501) @%p4887 bra BB0_1311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16180 (main.1.sm_70.ptx:13517) shfl.sync.idx.b32 %r3007|%p2085, %r15444, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 657 (potential) branch divergence @  PC=0x161a0 (main.1.sm_70.ptx:13521) @%p4887 bra BB0_1313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16208 (main.1.sm_70.ptx:13537) shfl.sync.idx.b32 %r3011|%p2089, %r15444, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 658 (potential) branch divergence @  PC=0x16228 (main.1.sm_70.ptx:13541) @%p4887 bra BB0_1315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16290 (main.1.sm_70.ptx:13557) shfl.sync.idx.b32 %r3015|%p2093, %r15444, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 659 (potential) branch divergence @  PC=0x162b0 (main.1.sm_70.ptx:13561) @%p4887 bra BB0_1317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16318 (main.1.sm_70.ptx:13577) add.s32 %r24865, %r24865, 1;
GPGPU-Sim PTX: 660 (potential) branch divergence @  PC=0x16328 (main.1.sm_70.ptx:13579) @%p4891 bra BB0_1309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16330 (main.1.sm_70.ptx:13581) xor.b32 %r15507, %r6043, 131;
GPGPU-Sim PTX: 661 (potential) branch divergence @  PC=0x163b8 (main.1.sm_70.ptx:13600) @%p4893 bra BB0_1321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16420 (main.1.sm_70.ptx:13616) shfl.sync.idx.b32 %r3030|%p2101, %r15516, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 662 (potential) branch divergence @  PC=0x16440 (main.1.sm_70.ptx:13620) @%p4893 bra BB0_1323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x164a8 (main.1.sm_70.ptx:13636) shfl.sync.idx.b32 %r3034|%p2105, %r15516, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 663 (potential) branch divergence @  PC=0x164c8 (main.1.sm_70.ptx:13640) @%p4893 bra BB0_1325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16530 (main.1.sm_70.ptx:13656) shfl.sync.idx.b32 %r3038|%p2109, %r15516, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 664 (potential) branch divergence @  PC=0x16550 (main.1.sm_70.ptx:13660) @%p4893 bra BB0_1327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x165b8 (main.1.sm_70.ptx:13676) add.s32 %r24866, %r24866, 1;
GPGPU-Sim PTX: 665 (potential) branch divergence @  PC=0x165c8 (main.1.sm_70.ptx:13678) @%p4897 bra BB0_1319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x165d0 (main.1.sm_70.ptx:13680) xor.b32 %r15579, %r6043, 132;
GPGPU-Sim PTX: 666 (potential) branch divergence @  PC=0x16658 (main.1.sm_70.ptx:13699) @%p4899 bra BB0_1331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166c0 (main.1.sm_70.ptx:13715) shfl.sync.idx.b32 %r3053|%p2117, %r15588, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 667 (potential) branch divergence @  PC=0x166e0 (main.1.sm_70.ptx:13719) @%p4899 bra BB0_1333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16748 (main.1.sm_70.ptx:13735) shfl.sync.idx.b32 %r3057|%p2121, %r15588, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 668 (potential) branch divergence @  PC=0x16768 (main.1.sm_70.ptx:13739) @%p4899 bra BB0_1335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167d0 (main.1.sm_70.ptx:13755) shfl.sync.idx.b32 %r3061|%p2125, %r15588, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 669 (potential) branch divergence @  PC=0x167f0 (main.1.sm_70.ptx:13759) @%p4899 bra BB0_1337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16858 (main.1.sm_70.ptx:13775) add.s32 %r24867, %r24867, 1;
GPGPU-Sim PTX: 670 (potential) branch divergence @  PC=0x16868 (main.1.sm_70.ptx:13777) @%p4903 bra BB0_1329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16870 (main.1.sm_70.ptx:13779) xor.b32 %r15651, %r6043, 133;
GPGPU-Sim PTX: 671 (potential) branch divergence @  PC=0x168f8 (main.1.sm_70.ptx:13798) @%p4905 bra BB0_1341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16960 (main.1.sm_70.ptx:13814) shfl.sync.idx.b32 %r3076|%p2133, %r15660, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 672 (potential) branch divergence @  PC=0x16980 (main.1.sm_70.ptx:13818) @%p4905 bra BB0_1343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x169e8 (main.1.sm_70.ptx:13834) shfl.sync.idx.b32 %r3080|%p2137, %r15660, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 673 (potential) branch divergence @  PC=0x16a08 (main.1.sm_70.ptx:13838) @%p4905 bra BB0_1345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a70 (main.1.sm_70.ptx:13854) shfl.sync.idx.b32 %r3084|%p2141, %r15660, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 674 (potential) branch divergence @  PC=0x16a90 (main.1.sm_70.ptx:13858) @%p4905 bra BB0_1347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16af8 (main.1.sm_70.ptx:13874) add.s32 %r24868, %r24868, 1;
GPGPU-Sim PTX: 675 (potential) branch divergence @  PC=0x16b08 (main.1.sm_70.ptx:13876) @%p4909 bra BB0_1339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b10 (main.1.sm_70.ptx:13878) xor.b32 %r15723, %r6043, 134;
GPGPU-Sim PTX: 676 (potential) branch divergence @  PC=0x16b98 (main.1.sm_70.ptx:13897) @%p4911 bra BB0_1351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c00 (main.1.sm_70.ptx:13913) shfl.sync.idx.b32 %r3099|%p2149, %r15732, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 677 (potential) branch divergence @  PC=0x16c20 (main.1.sm_70.ptx:13917) @%p4911 bra BB0_1353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c88 (main.1.sm_70.ptx:13933) shfl.sync.idx.b32 %r3103|%p2153, %r15732, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 678 (potential) branch divergence @  PC=0x16ca8 (main.1.sm_70.ptx:13937) @%p4911 bra BB0_1355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d10 (main.1.sm_70.ptx:13953) shfl.sync.idx.b32 %r3107|%p2157, %r15732, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 679 (potential) branch divergence @  PC=0x16d30 (main.1.sm_70.ptx:13957) @%p4911 bra BB0_1357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d98 (main.1.sm_70.ptx:13973) add.s32 %r24869, %r24869, 1;
GPGPU-Sim PTX: 680 (potential) branch divergence @  PC=0x16da8 (main.1.sm_70.ptx:13975) @%p4915 bra BB0_1349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16db0 (main.1.sm_70.ptx:13977) xor.b32 %r15795, %r6043, 135;
GPGPU-Sim PTX: 681 (potential) branch divergence @  PC=0x16e38 (main.1.sm_70.ptx:13996) @%p4917 bra BB0_1361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ea0 (main.1.sm_70.ptx:14012) shfl.sync.idx.b32 %r3122|%p2165, %r15804, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 682 (potential) branch divergence @  PC=0x16ec0 (main.1.sm_70.ptx:14016) @%p4917 bra BB0_1363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f28 (main.1.sm_70.ptx:14032) shfl.sync.idx.b32 %r3126|%p2169, %r15804, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 683 (potential) branch divergence @  PC=0x16f48 (main.1.sm_70.ptx:14036) @%p4917 bra BB0_1365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fb0 (main.1.sm_70.ptx:14052) shfl.sync.idx.b32 %r3130|%p2173, %r15804, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 684 (potential) branch divergence @  PC=0x16fd0 (main.1.sm_70.ptx:14056) @%p4917 bra BB0_1367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17038 (main.1.sm_70.ptx:14072) add.s32 %r24870, %r24870, 1;
GPGPU-Sim PTX: 685 (potential) branch divergence @  PC=0x17048 (main.1.sm_70.ptx:14074) @%p4921 bra BB0_1359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17050 (main.1.sm_70.ptx:14076) xor.b32 %r15867, %r6043, 136;
GPGPU-Sim PTX: 686 (potential) branch divergence @  PC=0x170d8 (main.1.sm_70.ptx:14095) @%p4923 bra BB0_1371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17140 (main.1.sm_70.ptx:14111) shfl.sync.idx.b32 %r3145|%p2181, %r15876, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 687 (potential) branch divergence @  PC=0x17160 (main.1.sm_70.ptx:14115) @%p4923 bra BB0_1373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x171c8 (main.1.sm_70.ptx:14131) shfl.sync.idx.b32 %r3149|%p2185, %r15876, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 688 (potential) branch divergence @  PC=0x171e8 (main.1.sm_70.ptx:14135) @%p4923 bra BB0_1375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17250 (main.1.sm_70.ptx:14151) shfl.sync.idx.b32 %r3153|%p2189, %r15876, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 689 (potential) branch divergence @  PC=0x17270 (main.1.sm_70.ptx:14155) @%p4923 bra BB0_1377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x172d8 (main.1.sm_70.ptx:14171) add.s32 %r24871, %r24871, 1;
GPGPU-Sim PTX: 690 (potential) branch divergence @  PC=0x172e8 (main.1.sm_70.ptx:14173) @%p4927 bra BB0_1369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x172f0 (main.1.sm_70.ptx:14175) xor.b32 %r15939, %r6043, 137;
GPGPU-Sim PTX: 691 (potential) branch divergence @  PC=0x17378 (main.1.sm_70.ptx:14194) @%p4929 bra BB0_1381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173e0 (main.1.sm_70.ptx:14210) shfl.sync.idx.b32 %r3168|%p2197, %r15948, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 692 (potential) branch divergence @  PC=0x17400 (main.1.sm_70.ptx:14214) @%p4929 bra BB0_1383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17468 (main.1.sm_70.ptx:14230) shfl.sync.idx.b32 %r3172|%p2201, %r15948, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 693 (potential) branch divergence @  PC=0x17488 (main.1.sm_70.ptx:14234) @%p4929 bra BB0_1385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174f0 (main.1.sm_70.ptx:14250) shfl.sync.idx.b32 %r3176|%p2205, %r15948, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 694 (potential) branch divergence @  PC=0x17510 (main.1.sm_70.ptx:14254) @%p4929 bra BB0_1387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17578 (main.1.sm_70.ptx:14270) add.s32 %r24872, %r24872, 1;
GPGPU-Sim PTX: 695 (potential) branch divergence @  PC=0x17588 (main.1.sm_70.ptx:14272) @%p4933 bra BB0_1379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17590 (main.1.sm_70.ptx:14274) xor.b32 %r16011, %r6043, 138;
GPGPU-Sim PTX: 696 (potential) branch divergence @  PC=0x17618 (main.1.sm_70.ptx:14293) @%p4935 bra BB0_1391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17680 (main.1.sm_70.ptx:14309) shfl.sync.idx.b32 %r3191|%p2213, %r16020, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 697 (potential) branch divergence @  PC=0x176a0 (main.1.sm_70.ptx:14313) @%p4935 bra BB0_1393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17708 (main.1.sm_70.ptx:14329) shfl.sync.idx.b32 %r3195|%p2217, %r16020, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 698 (potential) branch divergence @  PC=0x17728 (main.1.sm_70.ptx:14333) @%p4935 bra BB0_1395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17790 (main.1.sm_70.ptx:14349) shfl.sync.idx.b32 %r3199|%p2221, %r16020, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 699 (potential) branch divergence @  PC=0x177b0 (main.1.sm_70.ptx:14353) @%p4935 bra BB0_1397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17818 (main.1.sm_70.ptx:14369) add.s32 %r24873, %r24873, 1;
GPGPU-Sim PTX: 700 (potential) branch divergence @  PC=0x17828 (main.1.sm_70.ptx:14371) @%p4939 bra BB0_1389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17830 (main.1.sm_70.ptx:14373) xor.b32 %r16083, %r6043, 139;
GPGPU-Sim PTX: 701 (potential) branch divergence @  PC=0x178b8 (main.1.sm_70.ptx:14392) @%p4941 bra BB0_1401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17920 (main.1.sm_70.ptx:14408) shfl.sync.idx.b32 %r3214|%p2229, %r16092, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 702 (potential) branch divergence @  PC=0x17940 (main.1.sm_70.ptx:14412) @%p4941 bra BB0_1403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x179a8 (main.1.sm_70.ptx:14428) shfl.sync.idx.b32 %r3218|%p2233, %r16092, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 703 (potential) branch divergence @  PC=0x179c8 (main.1.sm_70.ptx:14432) @%p4941 bra BB0_1405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a30 (main.1.sm_70.ptx:14448) shfl.sync.idx.b32 %r3222|%p2237, %r16092, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 704 (potential) branch divergence @  PC=0x17a50 (main.1.sm_70.ptx:14452) @%p4941 bra BB0_1407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ab8 (main.1.sm_70.ptx:14468) add.s32 %r24874, %r24874, 1;
GPGPU-Sim PTX: 705 (potential) branch divergence @  PC=0x17ac8 (main.1.sm_70.ptx:14470) @%p4945 bra BB0_1399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ad0 (main.1.sm_70.ptx:14472) xor.b32 %r16155, %r6043, 140;
GPGPU-Sim PTX: 706 (potential) branch divergence @  PC=0x17b58 (main.1.sm_70.ptx:14491) @%p4947 bra BB0_1411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17bc0 (main.1.sm_70.ptx:14507) shfl.sync.idx.b32 %r3237|%p2245, %r16164, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 707 (potential) branch divergence @  PC=0x17be0 (main.1.sm_70.ptx:14511) @%p4947 bra BB0_1413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c48 (main.1.sm_70.ptx:14527) shfl.sync.idx.b32 %r3241|%p2249, %r16164, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 708 (potential) branch divergence @  PC=0x17c68 (main.1.sm_70.ptx:14531) @%p4947 bra BB0_1415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17cd0 (main.1.sm_70.ptx:14547) shfl.sync.idx.b32 %r3245|%p2253, %r16164, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 709 (potential) branch divergence @  PC=0x17cf0 (main.1.sm_70.ptx:14551) @%p4947 bra BB0_1417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d58 (main.1.sm_70.ptx:14567) add.s32 %r24875, %r24875, 1;
GPGPU-Sim PTX: 710 (potential) branch divergence @  PC=0x17d68 (main.1.sm_70.ptx:14569) @%p4951 bra BB0_1409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17d70 (main.1.sm_70.ptx:14571) xor.b32 %r16227, %r6043, 141;
GPGPU-Sim PTX: 711 (potential) branch divergence @  PC=0x17df8 (main.1.sm_70.ptx:14590) @%p4953 bra BB0_1421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e60 (main.1.sm_70.ptx:14606) shfl.sync.idx.b32 %r3260|%p2261, %r16236, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 712 (potential) branch divergence @  PC=0x17e80 (main.1.sm_70.ptx:14610) @%p4953 bra BB0_1423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ee8 (main.1.sm_70.ptx:14626) shfl.sync.idx.b32 %r3264|%p2265, %r16236, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 713 (potential) branch divergence @  PC=0x17f08 (main.1.sm_70.ptx:14630) @%p4953 bra BB0_1425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f70 (main.1.sm_70.ptx:14646) shfl.sync.idx.b32 %r3268|%p2269, %r16236, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 714 (potential) branch divergence @  PC=0x17f90 (main.1.sm_70.ptx:14650) @%p4953 bra BB0_1427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ff8 (main.1.sm_70.ptx:14666) add.s32 %r24876, %r24876, 1;
GPGPU-Sim PTX: 715 (potential) branch divergence @  PC=0x18008 (main.1.sm_70.ptx:14668) @%p4957 bra BB0_1419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18010 (main.1.sm_70.ptx:14670) xor.b32 %r16299, %r6043, 142;
GPGPU-Sim PTX: 716 (potential) branch divergence @  PC=0x18098 (main.1.sm_70.ptx:14689) @%p4959 bra BB0_1431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18100 (main.1.sm_70.ptx:14705) shfl.sync.idx.b32 %r3283|%p2277, %r16308, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 717 (potential) branch divergence @  PC=0x18120 (main.1.sm_70.ptx:14709) @%p4959 bra BB0_1433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18188 (main.1.sm_70.ptx:14725) shfl.sync.idx.b32 %r3287|%p2281, %r16308, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 718 (potential) branch divergence @  PC=0x181a8 (main.1.sm_70.ptx:14729) @%p4959 bra BB0_1435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18210 (main.1.sm_70.ptx:14745) shfl.sync.idx.b32 %r3291|%p2285, %r16308, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 719 (potential) branch divergence @  PC=0x18230 (main.1.sm_70.ptx:14749) @%p4959 bra BB0_1437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18298 (main.1.sm_70.ptx:14765) add.s32 %r24877, %r24877, 1;
GPGPU-Sim PTX: 720 (potential) branch divergence @  PC=0x182a8 (main.1.sm_70.ptx:14767) @%p4963 bra BB0_1429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x182b0 (main.1.sm_70.ptx:14769) xor.b32 %r16371, %r6043, 143;
GPGPU-Sim PTX: 721 (potential) branch divergence @  PC=0x18338 (main.1.sm_70.ptx:14788) @%p4965 bra BB0_1441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x183a0 (main.1.sm_70.ptx:14804) shfl.sync.idx.b32 %r3306|%p2293, %r16380, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 722 (potential) branch divergence @  PC=0x183c0 (main.1.sm_70.ptx:14808) @%p4965 bra BB0_1443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18428 (main.1.sm_70.ptx:14824) shfl.sync.idx.b32 %r3310|%p2297, %r16380, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 723 (potential) branch divergence @  PC=0x18448 (main.1.sm_70.ptx:14828) @%p4965 bra BB0_1445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x184b0 (main.1.sm_70.ptx:14844) shfl.sync.idx.b32 %r3314|%p2301, %r16380, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 724 (potential) branch divergence @  PC=0x184d0 (main.1.sm_70.ptx:14848) @%p4965 bra BB0_1447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18538 (main.1.sm_70.ptx:14864) add.s32 %r24878, %r24878, 1;
GPGPU-Sim PTX: 725 (potential) branch divergence @  PC=0x18548 (main.1.sm_70.ptx:14866) @%p4969 bra BB0_1439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18550 (main.1.sm_70.ptx:14868) xor.b32 %r16443, %r6043, 144;
GPGPU-Sim PTX: 726 (potential) branch divergence @  PC=0x185d8 (main.1.sm_70.ptx:14887) @%p4971 bra BB0_1451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18640 (main.1.sm_70.ptx:14903) shfl.sync.idx.b32 %r3329|%p2309, %r16452, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 727 (potential) branch divergence @  PC=0x18660 (main.1.sm_70.ptx:14907) @%p4971 bra BB0_1453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x186c8 (main.1.sm_70.ptx:14923) shfl.sync.idx.b32 %r3333|%p2313, %r16452, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 728 (potential) branch divergence @  PC=0x186e8 (main.1.sm_70.ptx:14927) @%p4971 bra BB0_1455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18750 (main.1.sm_70.ptx:14943) shfl.sync.idx.b32 %r3337|%p2317, %r16452, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 729 (potential) branch divergence @  PC=0x18770 (main.1.sm_70.ptx:14947) @%p4971 bra BB0_1457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187d8 (main.1.sm_70.ptx:14963) add.s32 %r24879, %r24879, 1;
GPGPU-Sim PTX: 730 (potential) branch divergence @  PC=0x187e8 (main.1.sm_70.ptx:14965) @%p4975 bra BB0_1449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187f0 (main.1.sm_70.ptx:14967) xor.b32 %r16515, %r6043, 145;
GPGPU-Sim PTX: 731 (potential) branch divergence @  PC=0x18878 (main.1.sm_70.ptx:14986) @%p4977 bra BB0_1461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188e0 (main.1.sm_70.ptx:15002) shfl.sync.idx.b32 %r3352|%p2325, %r16524, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 732 (potential) branch divergence @  PC=0x18900 (main.1.sm_70.ptx:15006) @%p4977 bra BB0_1463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18968 (main.1.sm_70.ptx:15022) shfl.sync.idx.b32 %r3356|%p2329, %r16524, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 733 (potential) branch divergence @  PC=0x18988 (main.1.sm_70.ptx:15026) @%p4977 bra BB0_1465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189f0 (main.1.sm_70.ptx:15042) shfl.sync.idx.b32 %r3360|%p2333, %r16524, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 734 (potential) branch divergence @  PC=0x18a10 (main.1.sm_70.ptx:15046) @%p4977 bra BB0_1467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a78 (main.1.sm_70.ptx:15062) add.s32 %r24880, %r24880, 1;
GPGPU-Sim PTX: 735 (potential) branch divergence @  PC=0x18a88 (main.1.sm_70.ptx:15064) @%p4981 bra BB0_1459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18a90 (main.1.sm_70.ptx:15066) xor.b32 %r16587, %r6043, 146;
GPGPU-Sim PTX: 736 (potential) branch divergence @  PC=0x18b18 (main.1.sm_70.ptx:15085) @%p4983 bra BB0_1471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b80 (main.1.sm_70.ptx:15101) shfl.sync.idx.b32 %r3375|%p2341, %r16596, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 737 (potential) branch divergence @  PC=0x18ba0 (main.1.sm_70.ptx:15105) @%p4983 bra BB0_1473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c08 (main.1.sm_70.ptx:15121) shfl.sync.idx.b32 %r3379|%p2345, %r16596, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 738 (potential) branch divergence @  PC=0x18c28 (main.1.sm_70.ptx:15125) @%p4983 bra BB0_1475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c90 (main.1.sm_70.ptx:15141) shfl.sync.idx.b32 %r3383|%p2349, %r16596, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 739 (potential) branch divergence @  PC=0x18cb0 (main.1.sm_70.ptx:15145) @%p4983 bra BB0_1477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d18 (main.1.sm_70.ptx:15161) add.s32 %r24881, %r24881, 1;
GPGPU-Sim PTX: 740 (potential) branch divergence @  PC=0x18d28 (main.1.sm_70.ptx:15163) @%p4987 bra BB0_1469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d30 (main.1.sm_70.ptx:15165) xor.b32 %r16659, %r6043, 147;
GPGPU-Sim PTX: 741 (potential) branch divergence @  PC=0x18db8 (main.1.sm_70.ptx:15184) @%p4989 bra BB0_1481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e20 (main.1.sm_70.ptx:15200) shfl.sync.idx.b32 %r3398|%p2357, %r16668, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 742 (potential) branch divergence @  PC=0x18e40 (main.1.sm_70.ptx:15204) @%p4989 bra BB0_1483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ea8 (main.1.sm_70.ptx:15220) shfl.sync.idx.b32 %r3402|%p2361, %r16668, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 743 (potential) branch divergence @  PC=0x18ec8 (main.1.sm_70.ptx:15224) @%p4989 bra BB0_1485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f30 (main.1.sm_70.ptx:15240) shfl.sync.idx.b32 %r3406|%p2365, %r16668, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 744 (potential) branch divergence @  PC=0x18f50 (main.1.sm_70.ptx:15244) @%p4989 bra BB0_1487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18fb8 (main.1.sm_70.ptx:15260) add.s32 %r24882, %r24882, 1;
GPGPU-Sim PTX: 745 (potential) branch divergence @  PC=0x18fc8 (main.1.sm_70.ptx:15262) @%p4993 bra BB0_1479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18fd0 (main.1.sm_70.ptx:15264) xor.b32 %r16731, %r6043, 148;
GPGPU-Sim PTX: 746 (potential) branch divergence @  PC=0x19058 (main.1.sm_70.ptx:15283) @%p4995 bra BB0_1491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190c0 (main.1.sm_70.ptx:15299) shfl.sync.idx.b32 %r3421|%p2373, %r16740, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 747 (potential) branch divergence @  PC=0x190e0 (main.1.sm_70.ptx:15303) @%p4995 bra BB0_1493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19148 (main.1.sm_70.ptx:15319) shfl.sync.idx.b32 %r3425|%p2377, %r16740, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 748 (potential) branch divergence @  PC=0x19168 (main.1.sm_70.ptx:15323) @%p4995 bra BB0_1495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191d0 (main.1.sm_70.ptx:15339) shfl.sync.idx.b32 %r3429|%p2381, %r16740, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 749 (potential) branch divergence @  PC=0x191f0 (main.1.sm_70.ptx:15343) @%p4995 bra BB0_1497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19258 (main.1.sm_70.ptx:15359) add.s32 %r24883, %r24883, 1;
GPGPU-Sim PTX: 750 (potential) branch divergence @  PC=0x19268 (main.1.sm_70.ptx:15361) @%p4999 bra BB0_1489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19270 (main.1.sm_70.ptx:15363) xor.b32 %r16803, %r6043, 149;
GPGPU-Sim PTX: 751 (potential) branch divergence @  PC=0x192f8 (main.1.sm_70.ptx:15382) @%p5001 bra BB0_1501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19360 (main.1.sm_70.ptx:15398) shfl.sync.idx.b32 %r3444|%p2389, %r16812, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 752 (potential) branch divergence @  PC=0x19380 (main.1.sm_70.ptx:15402) @%p5001 bra BB0_1503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193e8 (main.1.sm_70.ptx:15418) shfl.sync.idx.b32 %r3448|%p2393, %r16812, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 753 (potential) branch divergence @  PC=0x19408 (main.1.sm_70.ptx:15422) @%p5001 bra BB0_1505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19470 (main.1.sm_70.ptx:15438) shfl.sync.idx.b32 %r3452|%p2397, %r16812, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 754 (potential) branch divergence @  PC=0x19490 (main.1.sm_70.ptx:15442) @%p5001 bra BB0_1507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x194f8 (main.1.sm_70.ptx:15458) add.s32 %r24884, %r24884, 1;
GPGPU-Sim PTX: 755 (potential) branch divergence @  PC=0x19508 (main.1.sm_70.ptx:15460) @%p5005 bra BB0_1499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19510 (main.1.sm_70.ptx:15462) xor.b32 %r16875, %r6043, 150;
GPGPU-Sim PTX: 756 (potential) branch divergence @  PC=0x19598 (main.1.sm_70.ptx:15481) @%p5007 bra BB0_1511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19600 (main.1.sm_70.ptx:15497) shfl.sync.idx.b32 %r3467|%p2405, %r16884, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 757 (potential) branch divergence @  PC=0x19620 (main.1.sm_70.ptx:15501) @%p5007 bra BB0_1513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19688 (main.1.sm_70.ptx:15517) shfl.sync.idx.b32 %r3471|%p2409, %r16884, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 758 (potential) branch divergence @  PC=0x196a8 (main.1.sm_70.ptx:15521) @%p5007 bra BB0_1515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19710 (main.1.sm_70.ptx:15537) shfl.sync.idx.b32 %r3475|%p2413, %r16884, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 759 (potential) branch divergence @  PC=0x19730 (main.1.sm_70.ptx:15541) @%p5007 bra BB0_1517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19798 (main.1.sm_70.ptx:15557) add.s32 %r24885, %r24885, 1;
GPGPU-Sim PTX: 760 (potential) branch divergence @  PC=0x197a8 (main.1.sm_70.ptx:15559) @%p5011 bra BB0_1509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197b0 (main.1.sm_70.ptx:15561) xor.b32 %r16947, %r6043, 151;
GPGPU-Sim PTX: 761 (potential) branch divergence @  PC=0x19838 (main.1.sm_70.ptx:15580) @%p5013 bra BB0_1521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x198a0 (main.1.sm_70.ptx:15596) shfl.sync.idx.b32 %r3490|%p2421, %r16956, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 762 (potential) branch divergence @  PC=0x198c0 (main.1.sm_70.ptx:15600) @%p5013 bra BB0_1523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19928 (main.1.sm_70.ptx:15616) shfl.sync.idx.b32 %r3494|%p2425, %r16956, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 763 (potential) branch divergence @  PC=0x19948 (main.1.sm_70.ptx:15620) @%p5013 bra BB0_1525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199b0 (main.1.sm_70.ptx:15636) shfl.sync.idx.b32 %r3498|%p2429, %r16956, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 764 (potential) branch divergence @  PC=0x199d0 (main.1.sm_70.ptx:15640) @%p5013 bra BB0_1527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a38 (main.1.sm_70.ptx:15656) add.s32 %r24886, %r24886, 1;
GPGPU-Sim PTX: 765 (potential) branch divergence @  PC=0x19a48 (main.1.sm_70.ptx:15658) @%p5017 bra BB0_1519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a50 (main.1.sm_70.ptx:15660) xor.b32 %r17019, %r6043, 152;
GPGPU-Sim PTX: 766 (potential) branch divergence @  PC=0x19ad8 (main.1.sm_70.ptx:15679) @%p5019 bra BB0_1531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b40 (main.1.sm_70.ptx:15695) shfl.sync.idx.b32 %r3513|%p2437, %r17028, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 767 (potential) branch divergence @  PC=0x19b60 (main.1.sm_70.ptx:15699) @%p5019 bra BB0_1533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19bc8 (main.1.sm_70.ptx:15715) shfl.sync.idx.b32 %r3517|%p2441, %r17028, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 768 (potential) branch divergence @  PC=0x19be8 (main.1.sm_70.ptx:15719) @%p5019 bra BB0_1535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c50 (main.1.sm_70.ptx:15735) shfl.sync.idx.b32 %r3521|%p2445, %r17028, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 769 (potential) branch divergence @  PC=0x19c70 (main.1.sm_70.ptx:15739) @%p5019 bra BB0_1537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19cd8 (main.1.sm_70.ptx:15755) add.s32 %r24887, %r24887, 1;
GPGPU-Sim PTX: 770 (potential) branch divergence @  PC=0x19ce8 (main.1.sm_70.ptx:15757) @%p5023 bra BB0_1529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19cf0 (main.1.sm_70.ptx:15759) xor.b32 %r17091, %r6043, 153;
GPGPU-Sim PTX: 771 (potential) branch divergence @  PC=0x19d78 (main.1.sm_70.ptx:15778) @%p5025 bra BB0_1541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19de0 (main.1.sm_70.ptx:15794) shfl.sync.idx.b32 %r3536|%p2453, %r17100, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 772 (potential) branch divergence @  PC=0x19e00 (main.1.sm_70.ptx:15798) @%p5025 bra BB0_1543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e68 (main.1.sm_70.ptx:15814) shfl.sync.idx.b32 %r3540|%p2457, %r17100, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 773 (potential) branch divergence @  PC=0x19e88 (main.1.sm_70.ptx:15818) @%p5025 bra BB0_1545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ef0 (main.1.sm_70.ptx:15834) shfl.sync.idx.b32 %r3544|%p2461, %r17100, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 774 (potential) branch divergence @  PC=0x19f10 (main.1.sm_70.ptx:15838) @%p5025 bra BB0_1547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f78 (main.1.sm_70.ptx:15854) add.s32 %r24888, %r24888, 1;
GPGPU-Sim PTX: 775 (potential) branch divergence @  PC=0x19f88 (main.1.sm_70.ptx:15856) @%p5029 bra BB0_1539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f90 (main.1.sm_70.ptx:15858) xor.b32 %r17163, %r6043, 154;
GPGPU-Sim PTX: 776 (potential) branch divergence @  PC=0x1a018 (main.1.sm_70.ptx:15877) @%p5031 bra BB0_1551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a080 (main.1.sm_70.ptx:15893) shfl.sync.idx.b32 %r3559|%p2469, %r17172, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 777 (potential) branch divergence @  PC=0x1a0a0 (main.1.sm_70.ptx:15897) @%p5031 bra BB0_1553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a108 (main.1.sm_70.ptx:15913) shfl.sync.idx.b32 %r3563|%p2473, %r17172, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 778 (potential) branch divergence @  PC=0x1a128 (main.1.sm_70.ptx:15917) @%p5031 bra BB0_1555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a190 (main.1.sm_70.ptx:15933) shfl.sync.idx.b32 %r3567|%p2477, %r17172, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 779 (potential) branch divergence @  PC=0x1a1b0 (main.1.sm_70.ptx:15937) @%p5031 bra BB0_1557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a218 (main.1.sm_70.ptx:15953) add.s32 %r24889, %r24889, 1;
GPGPU-Sim PTX: 780 (potential) branch divergence @  PC=0x1a228 (main.1.sm_70.ptx:15955) @%p5035 bra BB0_1549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a230 (main.1.sm_70.ptx:15957) xor.b32 %r17235, %r6043, 155;
GPGPU-Sim PTX: 781 (potential) branch divergence @  PC=0x1a2b8 (main.1.sm_70.ptx:15976) @%p5037 bra BB0_1561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a320 (main.1.sm_70.ptx:15992) shfl.sync.idx.b32 %r3582|%p2485, %r17244, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 782 (potential) branch divergence @  PC=0x1a340 (main.1.sm_70.ptx:15996) @%p5037 bra BB0_1563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a3a8 (main.1.sm_70.ptx:16012) shfl.sync.idx.b32 %r3586|%p2489, %r17244, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 783 (potential) branch divergence @  PC=0x1a3c8 (main.1.sm_70.ptx:16016) @%p5037 bra BB0_1565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a430 (main.1.sm_70.ptx:16032) shfl.sync.idx.b32 %r3590|%p2493, %r17244, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 784 (potential) branch divergence @  PC=0x1a450 (main.1.sm_70.ptx:16036) @%p5037 bra BB0_1567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a4b8 (main.1.sm_70.ptx:16052) add.s32 %r24890, %r24890, 1;
GPGPU-Sim PTX: 785 (potential) branch divergence @  PC=0x1a4c8 (main.1.sm_70.ptx:16054) @%p5041 bra BB0_1559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a4d0 (main.1.sm_70.ptx:16056) xor.b32 %r17307, %r6043, 156;
GPGPU-Sim PTX: 786 (potential) branch divergence @  PC=0x1a558 (main.1.sm_70.ptx:16075) @%p5043 bra BB0_1571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a5c0 (main.1.sm_70.ptx:16091) shfl.sync.idx.b32 %r3605|%p2501, %r17316, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 787 (potential) branch divergence @  PC=0x1a5e0 (main.1.sm_70.ptx:16095) @%p5043 bra BB0_1573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a648 (main.1.sm_70.ptx:16111) shfl.sync.idx.b32 %r3609|%p2505, %r17316, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 788 (potential) branch divergence @  PC=0x1a668 (main.1.sm_70.ptx:16115) @%p5043 bra BB0_1575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6d0 (main.1.sm_70.ptx:16131) shfl.sync.idx.b32 %r3613|%p2509, %r17316, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 789 (potential) branch divergence @  PC=0x1a6f0 (main.1.sm_70.ptx:16135) @%p5043 bra BB0_1577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a758 (main.1.sm_70.ptx:16151) add.s32 %r24891, %r24891, 1;
GPGPU-Sim PTX: 790 (potential) branch divergence @  PC=0x1a768 (main.1.sm_70.ptx:16153) @%p5047 bra BB0_1569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a770 (main.1.sm_70.ptx:16155) xor.b32 %r17379, %r6043, 157;
GPGPU-Sim PTX: 791 (potential) branch divergence @  PC=0x1a7f8 (main.1.sm_70.ptx:16174) @%p5049 bra BB0_1581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a860 (main.1.sm_70.ptx:16190) shfl.sync.idx.b32 %r3628|%p2517, %r17388, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 792 (potential) branch divergence @  PC=0x1a880 (main.1.sm_70.ptx:16194) @%p5049 bra BB0_1583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8e8 (main.1.sm_70.ptx:16210) shfl.sync.idx.b32 %r3632|%p2521, %r17388, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 793 (potential) branch divergence @  PC=0x1a908 (main.1.sm_70.ptx:16214) @%p5049 bra BB0_1585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a970 (main.1.sm_70.ptx:16230) shfl.sync.idx.b32 %r3636|%p2525, %r17388, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 794 (potential) branch divergence @  PC=0x1a990 (main.1.sm_70.ptx:16234) @%p5049 bra BB0_1587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a9f8 (main.1.sm_70.ptx:16250) add.s32 %r24892, %r24892, 1;
GPGPU-Sim PTX: 795 (potential) branch divergence @  PC=0x1aa08 (main.1.sm_70.ptx:16252) @%p5053 bra BB0_1579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa10 (main.1.sm_70.ptx:16254) xor.b32 %r17451, %r6043, 158;
GPGPU-Sim PTX: 796 (potential) branch divergence @  PC=0x1aa98 (main.1.sm_70.ptx:16273) @%p5055 bra BB0_1591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab00 (main.1.sm_70.ptx:16289) shfl.sync.idx.b32 %r3651|%p2533, %r17460, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 797 (potential) branch divergence @  PC=0x1ab20 (main.1.sm_70.ptx:16293) @%p5055 bra BB0_1593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab88 (main.1.sm_70.ptx:16309) shfl.sync.idx.b32 %r3655|%p2537, %r17460, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 798 (potential) branch divergence @  PC=0x1aba8 (main.1.sm_70.ptx:16313) @%p5055 bra BB0_1595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac10 (main.1.sm_70.ptx:16329) shfl.sync.idx.b32 %r3659|%p2541, %r17460, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 799 (potential) branch divergence @  PC=0x1ac30 (main.1.sm_70.ptx:16333) @%p5055 bra BB0_1597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac98 (main.1.sm_70.ptx:16349) add.s32 %r24893, %r24893, 1;
GPGPU-Sim PTX: 800 (potential) branch divergence @  PC=0x1aca8 (main.1.sm_70.ptx:16351) @%p5059 bra BB0_1589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1acb0 (main.1.sm_70.ptx:16353) xor.b32 %r17523, %r6043, 159;
GPGPU-Sim PTX: 801 (potential) branch divergence @  PC=0x1ad38 (main.1.sm_70.ptx:16372) @%p5061 bra BB0_1601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ada0 (main.1.sm_70.ptx:16388) shfl.sync.idx.b32 %r3674|%p2549, %r17532, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 802 (potential) branch divergence @  PC=0x1adc0 (main.1.sm_70.ptx:16392) @%p5061 bra BB0_1603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae28 (main.1.sm_70.ptx:16408) shfl.sync.idx.b32 %r3678|%p2553, %r17532, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 803 (potential) branch divergence @  PC=0x1ae48 (main.1.sm_70.ptx:16412) @%p5061 bra BB0_1605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aeb0 (main.1.sm_70.ptx:16428) shfl.sync.idx.b32 %r3682|%p2557, %r17532, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 804 (potential) branch divergence @  PC=0x1aed0 (main.1.sm_70.ptx:16432) @%p5061 bra BB0_1607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af38 (main.1.sm_70.ptx:16448) add.s32 %r24894, %r24894, 1;
GPGPU-Sim PTX: 805 (potential) branch divergence @  PC=0x1af48 (main.1.sm_70.ptx:16450) @%p5065 bra BB0_1599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af50 (main.1.sm_70.ptx:16452) xor.b32 %r17595, %r6043, 160;
GPGPU-Sim PTX: 806 (potential) branch divergence @  PC=0x1afd8 (main.1.sm_70.ptx:16471) @%p5067 bra BB0_1611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b040 (main.1.sm_70.ptx:16487) shfl.sync.idx.b32 %r3697|%p2565, %r17604, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 807 (potential) branch divergence @  PC=0x1b060 (main.1.sm_70.ptx:16491) @%p5067 bra BB0_1613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0c8 (main.1.sm_70.ptx:16507) shfl.sync.idx.b32 %r3701|%p2569, %r17604, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 808 (potential) branch divergence @  PC=0x1b0e8 (main.1.sm_70.ptx:16511) @%p5067 bra BB0_1615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b150 (main.1.sm_70.ptx:16527) shfl.sync.idx.b32 %r3705|%p2573, %r17604, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 809 (potential) branch divergence @  PC=0x1b170 (main.1.sm_70.ptx:16531) @%p5067 bra BB0_1617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b1d8 (main.1.sm_70.ptx:16547) add.s32 %r24895, %r24895, 1;
GPGPU-Sim PTX: 810 (potential) branch divergence @  PC=0x1b1e8 (main.1.sm_70.ptx:16549) @%p5071 bra BB0_1609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b1f0 (main.1.sm_70.ptx:16551) xor.b32 %r17667, %r6043, 161;
GPGPU-Sim PTX: 811 (potential) branch divergence @  PC=0x1b278 (main.1.sm_70.ptx:16570) @%p5073 bra BB0_1621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2e0 (main.1.sm_70.ptx:16586) shfl.sync.idx.b32 %r3720|%p2581, %r17676, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 812 (potential) branch divergence @  PC=0x1b300 (main.1.sm_70.ptx:16590) @%p5073 bra BB0_1623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b368 (main.1.sm_70.ptx:16606) shfl.sync.idx.b32 %r3724|%p2585, %r17676, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 813 (potential) branch divergence @  PC=0x1b388 (main.1.sm_70.ptx:16610) @%p5073 bra BB0_1625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3f0 (main.1.sm_70.ptx:16626) shfl.sync.idx.b32 %r3728|%p2589, %r17676, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 814 (potential) branch divergence @  PC=0x1b410 (main.1.sm_70.ptx:16630) @%p5073 bra BB0_1627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b478 (main.1.sm_70.ptx:16646) add.s32 %r24896, %r24896, 1;
GPGPU-Sim PTX: 815 (potential) branch divergence @  PC=0x1b488 (main.1.sm_70.ptx:16648) @%p5077 bra BB0_1619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b490 (main.1.sm_70.ptx:16650) xor.b32 %r17739, %r6043, 162;
GPGPU-Sim PTX: 816 (potential) branch divergence @  PC=0x1b518 (main.1.sm_70.ptx:16669) @%p5079 bra BB0_1631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b580 (main.1.sm_70.ptx:16685) shfl.sync.idx.b32 %r3743|%p2597, %r17748, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 817 (potential) branch divergence @  PC=0x1b5a0 (main.1.sm_70.ptx:16689) @%p5079 bra BB0_1633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b608 (main.1.sm_70.ptx:16705) shfl.sync.idx.b32 %r3747|%p2601, %r17748, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 818 (potential) branch divergence @  PC=0x1b628 (main.1.sm_70.ptx:16709) @%p5079 bra BB0_1635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b690 (main.1.sm_70.ptx:16725) shfl.sync.idx.b32 %r3751|%p2605, %r17748, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 819 (potential) branch divergence @  PC=0x1b6b0 (main.1.sm_70.ptx:16729) @%p5079 bra BB0_1637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b718 (main.1.sm_70.ptx:16745) add.s32 %r24897, %r24897, 1;
GPGPU-Sim PTX: 820 (potential) branch divergence @  PC=0x1b728 (main.1.sm_70.ptx:16747) @%p5083 bra BB0_1629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b730 (main.1.sm_70.ptx:16749) xor.b32 %r17811, %r6043, 163;
GPGPU-Sim PTX: 821 (potential) branch divergence @  PC=0x1b7b8 (main.1.sm_70.ptx:16768) @%p5085 bra BB0_1641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b820 (main.1.sm_70.ptx:16784) shfl.sync.idx.b32 %r3766|%p2613, %r17820, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 822 (potential) branch divergence @  PC=0x1b840 (main.1.sm_70.ptx:16788) @%p5085 bra BB0_1643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8a8 (main.1.sm_70.ptx:16804) shfl.sync.idx.b32 %r3770|%p2617, %r17820, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 823 (potential) branch divergence @  PC=0x1b8c8 (main.1.sm_70.ptx:16808) @%p5085 bra BB0_1645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b930 (main.1.sm_70.ptx:16824) shfl.sync.idx.b32 %r3774|%p2621, %r17820, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 824 (potential) branch divergence @  PC=0x1b950 (main.1.sm_70.ptx:16828) @%p5085 bra BB0_1647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b9b8 (main.1.sm_70.ptx:16844) add.s32 %r24898, %r24898, 1;
GPGPU-Sim PTX: 825 (potential) branch divergence @  PC=0x1b9c8 (main.1.sm_70.ptx:16846) @%p5089 bra BB0_1639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b9d0 (main.1.sm_70.ptx:16848) xor.b32 %r17883, %r6043, 164;
GPGPU-Sim PTX: 826 (potential) branch divergence @  PC=0x1ba58 (main.1.sm_70.ptx:16867) @%p5091 bra BB0_1651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bac0 (main.1.sm_70.ptx:16883) shfl.sync.idx.b32 %r3789|%p2629, %r17892, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 827 (potential) branch divergence @  PC=0x1bae0 (main.1.sm_70.ptx:16887) @%p5091 bra BB0_1653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb48 (main.1.sm_70.ptx:16903) shfl.sync.idx.b32 %r3793|%p2633, %r17892, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 828 (potential) branch divergence @  PC=0x1bb68 (main.1.sm_70.ptx:16907) @%p5091 bra BB0_1655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbd0 (main.1.sm_70.ptx:16923) shfl.sync.idx.b32 %r3797|%p2637, %r17892, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 829 (potential) branch divergence @  PC=0x1bbf0 (main.1.sm_70.ptx:16927) @%p5091 bra BB0_1657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc58 (main.1.sm_70.ptx:16943) add.s32 %r24899, %r24899, 1;
GPGPU-Sim PTX: 830 (potential) branch divergence @  PC=0x1bc68 (main.1.sm_70.ptx:16945) @%p5095 bra BB0_1649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc70 (main.1.sm_70.ptx:16947) xor.b32 %r17955, %r6043, 165;
GPGPU-Sim PTX: 831 (potential) branch divergence @  PC=0x1bcf8 (main.1.sm_70.ptx:16966) @%p5097 bra BB0_1661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd60 (main.1.sm_70.ptx:16982) shfl.sync.idx.b32 %r3812|%p2645, %r17964, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 832 (potential) branch divergence @  PC=0x1bd80 (main.1.sm_70.ptx:16986) @%p5097 bra BB0_1663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bde8 (main.1.sm_70.ptx:17002) shfl.sync.idx.b32 %r3816|%p2649, %r17964, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 833 (potential) branch divergence @  PC=0x1be08 (main.1.sm_70.ptx:17006) @%p5097 bra BB0_1665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be70 (main.1.sm_70.ptx:17022) shfl.sync.idx.b32 %r3820|%p2653, %r17964, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 834 (potential) branch divergence @  PC=0x1be90 (main.1.sm_70.ptx:17026) @%p5097 bra BB0_1667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bef8 (main.1.sm_70.ptx:17042) add.s32 %r24900, %r24900, 1;
GPGPU-Sim PTX: 835 (potential) branch divergence @  PC=0x1bf08 (main.1.sm_70.ptx:17044) @%p5101 bra BB0_1659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf10 (main.1.sm_70.ptx:17046) xor.b32 %r18027, %r6043, 166;
GPGPU-Sim PTX: 836 (potential) branch divergence @  PC=0x1bf98 (main.1.sm_70.ptx:17065) @%p5103 bra BB0_1671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c000 (main.1.sm_70.ptx:17081) shfl.sync.idx.b32 %r3835|%p2661, %r18036, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 837 (potential) branch divergence @  PC=0x1c020 (main.1.sm_70.ptx:17085) @%p5103 bra BB0_1673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c088 (main.1.sm_70.ptx:17101) shfl.sync.idx.b32 %r3839|%p2665, %r18036, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 838 (potential) branch divergence @  PC=0x1c0a8 (main.1.sm_70.ptx:17105) @%p5103 bra BB0_1675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c110 (main.1.sm_70.ptx:17121) shfl.sync.idx.b32 %r3843|%p2669, %r18036, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 839 (potential) branch divergence @  PC=0x1c130 (main.1.sm_70.ptx:17125) @%p5103 bra BB0_1677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c198 (main.1.sm_70.ptx:17141) add.s32 %r24901, %r24901, 1;
GPGPU-Sim PTX: 840 (potential) branch divergence @  PC=0x1c1a8 (main.1.sm_70.ptx:17143) @%p5107 bra BB0_1669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c1b0 (main.1.sm_70.ptx:17145) xor.b32 %r18099, %r6043, 167;
GPGPU-Sim PTX: 841 (potential) branch divergence @  PC=0x1c238 (main.1.sm_70.ptx:17164) @%p5109 bra BB0_1681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c2a0 (main.1.sm_70.ptx:17180) shfl.sync.idx.b32 %r3858|%p2677, %r18108, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 842 (potential) branch divergence @  PC=0x1c2c0 (main.1.sm_70.ptx:17184) @%p5109 bra BB0_1683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c328 (main.1.sm_70.ptx:17200) shfl.sync.idx.b32 %r3862|%p2681, %r18108, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 843 (potential) branch divergence @  PC=0x1c348 (main.1.sm_70.ptx:17204) @%p5109 bra BB0_1685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c3b0 (main.1.sm_70.ptx:17220) shfl.sync.idx.b32 %r3866|%p2685, %r18108, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 844 (potential) branch divergence @  PC=0x1c3d0 (main.1.sm_70.ptx:17224) @%p5109 bra BB0_1687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c438 (main.1.sm_70.ptx:17240) add.s32 %r24902, %r24902, 1;
GPGPU-Sim PTX: 845 (potential) branch divergence @  PC=0x1c448 (main.1.sm_70.ptx:17242) @%p5113 bra BB0_1679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c450 (main.1.sm_70.ptx:17244) xor.b32 %r18171, %r6043, 168;
GPGPU-Sim PTX: 846 (potential) branch divergence @  PC=0x1c4d8 (main.1.sm_70.ptx:17263) @%p5115 bra BB0_1691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c540 (main.1.sm_70.ptx:17279) shfl.sync.idx.b32 %r3881|%p2693, %r18180, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 847 (potential) branch divergence @  PC=0x1c560 (main.1.sm_70.ptx:17283) @%p5115 bra BB0_1693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c5c8 (main.1.sm_70.ptx:17299) shfl.sync.idx.b32 %r3885|%p2697, %r18180, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 848 (potential) branch divergence @  PC=0x1c5e8 (main.1.sm_70.ptx:17303) @%p5115 bra BB0_1695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c650 (main.1.sm_70.ptx:17319) shfl.sync.idx.b32 %r3889|%p2701, %r18180, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 849 (potential) branch divergence @  PC=0x1c670 (main.1.sm_70.ptx:17323) @%p5115 bra BB0_1697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c6d8 (main.1.sm_70.ptx:17339) add.s32 %r24903, %r24903, 1;
GPGPU-Sim PTX: 850 (potential) branch divergence @  PC=0x1c6e8 (main.1.sm_70.ptx:17341) @%p5119 bra BB0_1689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c6f0 (main.1.sm_70.ptx:17343) xor.b32 %r18243, %r6043, 169;
GPGPU-Sim PTX: 851 (potential) branch divergence @  PC=0x1c778 (main.1.sm_70.ptx:17362) @%p5121 bra BB0_1701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c7e0 (main.1.sm_70.ptx:17378) shfl.sync.idx.b32 %r3904|%p2709, %r18252, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 852 (potential) branch divergence @  PC=0x1c800 (main.1.sm_70.ptx:17382) @%p5121 bra BB0_1703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c868 (main.1.sm_70.ptx:17398) shfl.sync.idx.b32 %r3908|%p2713, %r18252, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 853 (potential) branch divergence @  PC=0x1c888 (main.1.sm_70.ptx:17402) @%p5121 bra BB0_1705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8f0 (main.1.sm_70.ptx:17418) shfl.sync.idx.b32 %r3912|%p2717, %r18252, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 854 (potential) branch divergence @  PC=0x1c910 (main.1.sm_70.ptx:17422) @%p5121 bra BB0_1707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c978 (main.1.sm_70.ptx:17438) add.s32 %r24904, %r24904, 1;
GPGPU-Sim PTX: 855 (potential) branch divergence @  PC=0x1c988 (main.1.sm_70.ptx:17440) @%p5125 bra BB0_1699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c990 (main.1.sm_70.ptx:17442) xor.b32 %r18315, %r6043, 170;
GPGPU-Sim PTX: 856 (potential) branch divergence @  PC=0x1ca18 (main.1.sm_70.ptx:17461) @%p5127 bra BB0_1711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca80 (main.1.sm_70.ptx:17477) shfl.sync.idx.b32 %r3927|%p2725, %r18324, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 857 (potential) branch divergence @  PC=0x1caa0 (main.1.sm_70.ptx:17481) @%p5127 bra BB0_1713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb08 (main.1.sm_70.ptx:17497) shfl.sync.idx.b32 %r3931|%p2729, %r18324, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 858 (potential) branch divergence @  PC=0x1cb28 (main.1.sm_70.ptx:17501) @%p5127 bra BB0_1715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb90 (main.1.sm_70.ptx:17517) shfl.sync.idx.b32 %r3935|%p2733, %r18324, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 859 (potential) branch divergence @  PC=0x1cbb0 (main.1.sm_70.ptx:17521) @%p5127 bra BB0_1717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc18 (main.1.sm_70.ptx:17537) add.s32 %r24905, %r24905, 1;
GPGPU-Sim PTX: 860 (potential) branch divergence @  PC=0x1cc28 (main.1.sm_70.ptx:17539) @%p5131 bra BB0_1709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc30 (main.1.sm_70.ptx:17541) xor.b32 %r18387, %r6043, 171;
GPGPU-Sim PTX: 861 (potential) branch divergence @  PC=0x1ccb8 (main.1.sm_70.ptx:17560) @%p5133 bra BB0_1721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd20 (main.1.sm_70.ptx:17576) shfl.sync.idx.b32 %r3950|%p2741, %r18396, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 862 (potential) branch divergence @  PC=0x1cd40 (main.1.sm_70.ptx:17580) @%p5133 bra BB0_1723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cda8 (main.1.sm_70.ptx:17596) shfl.sync.idx.b32 %r3954|%p2745, %r18396, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 863 (potential) branch divergence @  PC=0x1cdc8 (main.1.sm_70.ptx:17600) @%p5133 bra BB0_1725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce30 (main.1.sm_70.ptx:17616) shfl.sync.idx.b32 %r3958|%p2749, %r18396, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 864 (potential) branch divergence @  PC=0x1ce50 (main.1.sm_70.ptx:17620) @%p5133 bra BB0_1727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ceb8 (main.1.sm_70.ptx:17636) add.s32 %r24906, %r24906, 1;
GPGPU-Sim PTX: 865 (potential) branch divergence @  PC=0x1cec8 (main.1.sm_70.ptx:17638) @%p5137 bra BB0_1719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ced0 (main.1.sm_70.ptx:17640) xor.b32 %r18459, %r6043, 172;
GPGPU-Sim PTX: 866 (potential) branch divergence @  PC=0x1cf58 (main.1.sm_70.ptx:17659) @%p5139 bra BB0_1731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cfc0 (main.1.sm_70.ptx:17675) shfl.sync.idx.b32 %r3973|%p2757, %r18468, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 867 (potential) branch divergence @  PC=0x1cfe0 (main.1.sm_70.ptx:17679) @%p5139 bra BB0_1733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d048 (main.1.sm_70.ptx:17695) shfl.sync.idx.b32 %r3977|%p2761, %r18468, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 868 (potential) branch divergence @  PC=0x1d068 (main.1.sm_70.ptx:17699) @%p5139 bra BB0_1735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0d0 (main.1.sm_70.ptx:17715) shfl.sync.idx.b32 %r3981|%p2765, %r18468, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 869 (potential) branch divergence @  PC=0x1d0f0 (main.1.sm_70.ptx:17719) @%p5139 bra BB0_1737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d158 (main.1.sm_70.ptx:17735) add.s32 %r24907, %r24907, 1;
GPGPU-Sim PTX: 870 (potential) branch divergence @  PC=0x1d168 (main.1.sm_70.ptx:17737) @%p5143 bra BB0_1729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d170 (main.1.sm_70.ptx:17739) xor.b32 %r18531, %r6043, 173;
GPGPU-Sim PTX: 871 (potential) branch divergence @  PC=0x1d1f8 (main.1.sm_70.ptx:17758) @%p5145 bra BB0_1741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d260 (main.1.sm_70.ptx:17774) shfl.sync.idx.b32 %r3996|%p2773, %r18540, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 872 (potential) branch divergence @  PC=0x1d280 (main.1.sm_70.ptx:17778) @%p5145 bra BB0_1743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d2e8 (main.1.sm_70.ptx:17794) shfl.sync.idx.b32 %r4000|%p2777, %r18540, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 873 (potential) branch divergence @  PC=0x1d308 (main.1.sm_70.ptx:17798) @%p5145 bra BB0_1745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d370 (main.1.sm_70.ptx:17814) shfl.sync.idx.b32 %r4004|%p2781, %r18540, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 874 (potential) branch divergence @  PC=0x1d390 (main.1.sm_70.ptx:17818) @%p5145 bra BB0_1747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d3f8 (main.1.sm_70.ptx:17834) add.s32 %r24908, %r24908, 1;
GPGPU-Sim PTX: 875 (potential) branch divergence @  PC=0x1d408 (main.1.sm_70.ptx:17836) @%p5149 bra BB0_1739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d410 (main.1.sm_70.ptx:17838) xor.b32 %r18603, %r6043, 174;
GPGPU-Sim PTX: 876 (potential) branch divergence @  PC=0x1d498 (main.1.sm_70.ptx:17857) @%p5151 bra BB0_1751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d500 (main.1.sm_70.ptx:17873) shfl.sync.idx.b32 %r4019|%p2789, %r18612, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 877 (potential) branch divergence @  PC=0x1d520 (main.1.sm_70.ptx:17877) @%p5151 bra BB0_1753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d588 (main.1.sm_70.ptx:17893) shfl.sync.idx.b32 %r4023|%p2793, %r18612, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 878 (potential) branch divergence @  PC=0x1d5a8 (main.1.sm_70.ptx:17897) @%p5151 bra BB0_1755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d610 (main.1.sm_70.ptx:17913) shfl.sync.idx.b32 %r4027|%p2797, %r18612, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 879 (potential) branch divergence @  PC=0x1d630 (main.1.sm_70.ptx:17917) @%p5151 bra BB0_1757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d698 (main.1.sm_70.ptx:17933) add.s32 %r24909, %r24909, 1;
GPGPU-Sim PTX: 880 (potential) branch divergence @  PC=0x1d6a8 (main.1.sm_70.ptx:17935) @%p5155 bra BB0_1749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d6b0 (main.1.sm_70.ptx:17937) xor.b32 %r18675, %r6043, 175;
GPGPU-Sim PTX: 881 (potential) branch divergence @  PC=0x1d738 (main.1.sm_70.ptx:17956) @%p5157 bra BB0_1761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7a0 (main.1.sm_70.ptx:17972) shfl.sync.idx.b32 %r4042|%p2805, %r18684, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 882 (potential) branch divergence @  PC=0x1d7c0 (main.1.sm_70.ptx:17976) @%p5157 bra BB0_1763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d828 (main.1.sm_70.ptx:17992) shfl.sync.idx.b32 %r4046|%p2809, %r18684, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 883 (potential) branch divergence @  PC=0x1d848 (main.1.sm_70.ptx:17996) @%p5157 bra BB0_1765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8b0 (main.1.sm_70.ptx:18012) shfl.sync.idx.b32 %r4050|%p2813, %r18684, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 884 (potential) branch divergence @  PC=0x1d8d0 (main.1.sm_70.ptx:18016) @%p5157 bra BB0_1767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d938 (main.1.sm_70.ptx:18032) add.s32 %r24910, %r24910, 1;
GPGPU-Sim PTX: 885 (potential) branch divergence @  PC=0x1d948 (main.1.sm_70.ptx:18034) @%p5161 bra BB0_1759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d950 (main.1.sm_70.ptx:18036) xor.b32 %r18747, %r6043, 176;
GPGPU-Sim PTX: 886 (potential) branch divergence @  PC=0x1d9d8 (main.1.sm_70.ptx:18055) @%p5163 bra BB0_1771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da40 (main.1.sm_70.ptx:18071) shfl.sync.idx.b32 %r4065|%p2821, %r18756, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 887 (potential) branch divergence @  PC=0x1da60 (main.1.sm_70.ptx:18075) @%p5163 bra BB0_1773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dac8 (main.1.sm_70.ptx:18091) shfl.sync.idx.b32 %r4069|%p2825, %r18756, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 888 (potential) branch divergence @  PC=0x1dae8 (main.1.sm_70.ptx:18095) @%p5163 bra BB0_1775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db50 (main.1.sm_70.ptx:18111) shfl.sync.idx.b32 %r4073|%p2829, %r18756, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 889 (potential) branch divergence @  PC=0x1db70 (main.1.sm_70.ptx:18115) @%p5163 bra BB0_1777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dbd8 (main.1.sm_70.ptx:18131) add.s32 %r24911, %r24911, 1;
GPGPU-Sim PTX: 890 (potential) branch divergence @  PC=0x1dbe8 (main.1.sm_70.ptx:18133) @%p5167 bra BB0_1769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dbf0 (main.1.sm_70.ptx:18135) xor.b32 %r18819, %r6043, 177;
GPGPU-Sim PTX: 891 (potential) branch divergence @  PC=0x1dc78 (main.1.sm_70.ptx:18154) @%p5169 bra BB0_1781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dce0 (main.1.sm_70.ptx:18170) shfl.sync.idx.b32 %r4088|%p2837, %r18828, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 892 (potential) branch divergence @  PC=0x1dd00 (main.1.sm_70.ptx:18174) @%p5169 bra BB0_1783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd68 (main.1.sm_70.ptx:18190) shfl.sync.idx.b32 %r4092|%p2841, %r18828, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 893 (potential) branch divergence @  PC=0x1dd88 (main.1.sm_70.ptx:18194) @%p5169 bra BB0_1785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ddf0 (main.1.sm_70.ptx:18210) shfl.sync.idx.b32 %r4096|%p2845, %r18828, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 894 (potential) branch divergence @  PC=0x1de10 (main.1.sm_70.ptx:18214) @%p5169 bra BB0_1787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de78 (main.1.sm_70.ptx:18230) add.s32 %r24912, %r24912, 1;
GPGPU-Sim PTX: 895 (potential) branch divergence @  PC=0x1de88 (main.1.sm_70.ptx:18232) @%p5173 bra BB0_1779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de90 (main.1.sm_70.ptx:18234) xor.b32 %r18891, %r6043, 178;
GPGPU-Sim PTX: 896 (potential) branch divergence @  PC=0x1df18 (main.1.sm_70.ptx:18253) @%p5175 bra BB0_1791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df80 (main.1.sm_70.ptx:18269) shfl.sync.idx.b32 %r4111|%p2853, %r18900, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 897 (potential) branch divergence @  PC=0x1dfa0 (main.1.sm_70.ptx:18273) @%p5175 bra BB0_1793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e008 (main.1.sm_70.ptx:18289) shfl.sync.idx.b32 %r4115|%p2857, %r18900, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 898 (potential) branch divergence @  PC=0x1e028 (main.1.sm_70.ptx:18293) @%p5175 bra BB0_1795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e090 (main.1.sm_70.ptx:18309) shfl.sync.idx.b32 %r4119|%p2861, %r18900, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 899 (potential) branch divergence @  PC=0x1e0b0 (main.1.sm_70.ptx:18313) @%p5175 bra BB0_1797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e118 (main.1.sm_70.ptx:18329) add.s32 %r24913, %r24913, 1;
GPGPU-Sim PTX: 900 (potential) branch divergence @  PC=0x1e128 (main.1.sm_70.ptx:18331) @%p5179 bra BB0_1789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e130 (main.1.sm_70.ptx:18333) xor.b32 %r18963, %r6043, 179;
GPGPU-Sim PTX: 901 (potential) branch divergence @  PC=0x1e1b8 (main.1.sm_70.ptx:18352) @%p5181 bra BB0_1801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e220 (main.1.sm_70.ptx:18368) shfl.sync.idx.b32 %r4134|%p2869, %r18972, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 902 (potential) branch divergence @  PC=0x1e240 (main.1.sm_70.ptx:18372) @%p5181 bra BB0_1803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2a8 (main.1.sm_70.ptx:18388) shfl.sync.idx.b32 %r4138|%p2873, %r18972, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 903 (potential) branch divergence @  PC=0x1e2c8 (main.1.sm_70.ptx:18392) @%p5181 bra BB0_1805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e330 (main.1.sm_70.ptx:18408) shfl.sync.idx.b32 %r4142|%p2877, %r18972, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 904 (potential) branch divergence @  PC=0x1e350 (main.1.sm_70.ptx:18412) @%p5181 bra BB0_1807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e3b8 (main.1.sm_70.ptx:18428) add.s32 %r24914, %r24914, 1;
GPGPU-Sim PTX: 905 (potential) branch divergence @  PC=0x1e3c8 (main.1.sm_70.ptx:18430) @%p5185 bra BB0_1799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e3d0 (main.1.sm_70.ptx:18432) xor.b32 %r19035, %r6043, 180;
GPGPU-Sim PTX: 906 (potential) branch divergence @  PC=0x1e458 (main.1.sm_70.ptx:18451) @%p5187 bra BB0_1811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e4c0 (main.1.sm_70.ptx:18467) shfl.sync.idx.b32 %r4157|%p2885, %r19044, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 907 (potential) branch divergence @  PC=0x1e4e0 (main.1.sm_70.ptx:18471) @%p5187 bra BB0_1813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e548 (main.1.sm_70.ptx:18487) shfl.sync.idx.b32 %r4161|%p2889, %r19044, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 908 (potential) branch divergence @  PC=0x1e568 (main.1.sm_70.ptx:18491) @%p5187 bra BB0_1815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5d0 (main.1.sm_70.ptx:18507) shfl.sync.idx.b32 %r4165|%p2893, %r19044, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 909 (potential) branch divergence @  PC=0x1e5f0 (main.1.sm_70.ptx:18511) @%p5187 bra BB0_1817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e658 (main.1.sm_70.ptx:18527) add.s32 %r24915, %r24915, 1;
GPGPU-Sim PTX: 910 (potential) branch divergence @  PC=0x1e668 (main.1.sm_70.ptx:18529) @%p5191 bra BB0_1809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e670 (main.1.sm_70.ptx:18531) xor.b32 %r19107, %r6043, 181;
GPGPU-Sim PTX: 911 (potential) branch divergence @  PC=0x1e6f8 (main.1.sm_70.ptx:18550) @%p5193 bra BB0_1821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e760 (main.1.sm_70.ptx:18566) shfl.sync.idx.b32 %r4180|%p2901, %r19116, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 912 (potential) branch divergence @  PC=0x1e780 (main.1.sm_70.ptx:18570) @%p5193 bra BB0_1823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e7e8 (main.1.sm_70.ptx:18586) shfl.sync.idx.b32 %r4184|%p2905, %r19116, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 913 (potential) branch divergence @  PC=0x1e808 (main.1.sm_70.ptx:18590) @%p5193 bra BB0_1825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e870 (main.1.sm_70.ptx:18606) shfl.sync.idx.b32 %r4188|%p2909, %r19116, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 914 (potential) branch divergence @  PC=0x1e890 (main.1.sm_70.ptx:18610) @%p5193 bra BB0_1827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8f8 (main.1.sm_70.ptx:18626) add.s32 %r24916, %r24916, 1;
GPGPU-Sim PTX: 915 (potential) branch divergence @  PC=0x1e908 (main.1.sm_70.ptx:18628) @%p5197 bra BB0_1819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e910 (main.1.sm_70.ptx:18630) xor.b32 %r19179, %r6043, 182;
GPGPU-Sim PTX: 916 (potential) branch divergence @  PC=0x1e998 (main.1.sm_70.ptx:18649) @%p5199 bra BB0_1831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea00 (main.1.sm_70.ptx:18665) shfl.sync.idx.b32 %r4203|%p2917, %r19188, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 917 (potential) branch divergence @  PC=0x1ea20 (main.1.sm_70.ptx:18669) @%p5199 bra BB0_1833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea88 (main.1.sm_70.ptx:18685) shfl.sync.idx.b32 %r4207|%p2921, %r19188, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 918 (potential) branch divergence @  PC=0x1eaa8 (main.1.sm_70.ptx:18689) @%p5199 bra BB0_1835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb10 (main.1.sm_70.ptx:18705) shfl.sync.idx.b32 %r4211|%p2925, %r19188, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 919 (potential) branch divergence @  PC=0x1eb30 (main.1.sm_70.ptx:18709) @%p5199 bra BB0_1837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb98 (main.1.sm_70.ptx:18725) add.s32 %r24917, %r24917, 1;
GPGPU-Sim PTX: 920 (potential) branch divergence @  PC=0x1eba8 (main.1.sm_70.ptx:18727) @%p5203 bra BB0_1829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ebb0 (main.1.sm_70.ptx:18729) xor.b32 %r19251, %r6043, 183;
GPGPU-Sim PTX: 921 (potential) branch divergence @  PC=0x1ec38 (main.1.sm_70.ptx:18748) @%p5205 bra BB0_1841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eca0 (main.1.sm_70.ptx:18764) shfl.sync.idx.b32 %r4226|%p2933, %r19260, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 922 (potential) branch divergence @  PC=0x1ecc0 (main.1.sm_70.ptx:18768) @%p5205 bra BB0_1843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed28 (main.1.sm_70.ptx:18784) shfl.sync.idx.b32 %r4230|%p2937, %r19260, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 923 (potential) branch divergence @  PC=0x1ed48 (main.1.sm_70.ptx:18788) @%p5205 bra BB0_1845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1edb0 (main.1.sm_70.ptx:18804) shfl.sync.idx.b32 %r4234|%p2941, %r19260, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 924 (potential) branch divergence @  PC=0x1edd0 (main.1.sm_70.ptx:18808) @%p5205 bra BB0_1847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee38 (main.1.sm_70.ptx:18824) add.s32 %r24918, %r24918, 1;
GPGPU-Sim PTX: 925 (potential) branch divergence @  PC=0x1ee48 (main.1.sm_70.ptx:18826) @%p5209 bra BB0_1839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee50 (main.1.sm_70.ptx:18828) xor.b32 %r19323, %r6043, 184;
GPGPU-Sim PTX: 926 (potential) branch divergence @  PC=0x1eed8 (main.1.sm_70.ptx:18847) @%p5211 bra BB0_1851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef40 (main.1.sm_70.ptx:18863) shfl.sync.idx.b32 %r4249|%p2949, %r19332, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 927 (potential) branch divergence @  PC=0x1ef60 (main.1.sm_70.ptx:18867) @%p5211 bra BB0_1853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1efc8 (main.1.sm_70.ptx:18883) shfl.sync.idx.b32 %r4253|%p2953, %r19332, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 928 (potential) branch divergence @  PC=0x1efe8 (main.1.sm_70.ptx:18887) @%p5211 bra BB0_1855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f050 (main.1.sm_70.ptx:18903) shfl.sync.idx.b32 %r4257|%p2957, %r19332, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 929 (potential) branch divergence @  PC=0x1f070 (main.1.sm_70.ptx:18907) @%p5211 bra BB0_1857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0d8 (main.1.sm_70.ptx:18923) add.s32 %r24919, %r24919, 1;
GPGPU-Sim PTX: 930 (potential) branch divergence @  PC=0x1f0e8 (main.1.sm_70.ptx:18925) @%p5215 bra BB0_1849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0f0 (main.1.sm_70.ptx:18927) xor.b32 %r19395, %r6043, 185;
GPGPU-Sim PTX: 931 (potential) branch divergence @  PC=0x1f178 (main.1.sm_70.ptx:18946) @%p5217 bra BB0_1861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f1e0 (main.1.sm_70.ptx:18962) shfl.sync.idx.b32 %r4272|%p2965, %r19404, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 932 (potential) branch divergence @  PC=0x1f200 (main.1.sm_70.ptx:18966) @%p5217 bra BB0_1863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f268 (main.1.sm_70.ptx:18982) shfl.sync.idx.b32 %r4276|%p2969, %r19404, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 933 (potential) branch divergence @  PC=0x1f288 (main.1.sm_70.ptx:18986) @%p5217 bra BB0_1865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2f0 (main.1.sm_70.ptx:19002) shfl.sync.idx.b32 %r4280|%p2973, %r19404, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 934 (potential) branch divergence @  PC=0x1f310 (main.1.sm_70.ptx:19006) @%p5217 bra BB0_1867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f378 (main.1.sm_70.ptx:19022) add.s32 %r24920, %r24920, 1;
GPGPU-Sim PTX: 935 (potential) branch divergence @  PC=0x1f388 (main.1.sm_70.ptx:19024) @%p5221 bra BB0_1859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f390 (main.1.sm_70.ptx:19026) xor.b32 %r19467, %r6043, 186;
GPGPU-Sim PTX: 936 (potential) branch divergence @  PC=0x1f418 (main.1.sm_70.ptx:19045) @%p5223 bra BB0_1871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f480 (main.1.sm_70.ptx:19061) shfl.sync.idx.b32 %r4295|%p2981, %r19476, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 937 (potential) branch divergence @  PC=0x1f4a0 (main.1.sm_70.ptx:19065) @%p5223 bra BB0_1873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f508 (main.1.sm_70.ptx:19081) shfl.sync.idx.b32 %r4299|%p2985, %r19476, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 938 (potential) branch divergence @  PC=0x1f528 (main.1.sm_70.ptx:19085) @%p5223 bra BB0_1875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f590 (main.1.sm_70.ptx:19101) shfl.sync.idx.b32 %r4303|%p2989, %r19476, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 939 (potential) branch divergence @  PC=0x1f5b0 (main.1.sm_70.ptx:19105) @%p5223 bra BB0_1877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f618 (main.1.sm_70.ptx:19121) add.s32 %r24921, %r24921, 1;
GPGPU-Sim PTX: 940 (potential) branch divergence @  PC=0x1f628 (main.1.sm_70.ptx:19123) @%p5227 bra BB0_1869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f630 (main.1.sm_70.ptx:19125) xor.b32 %r19539, %r6043, 187;
GPGPU-Sim PTX: 941 (potential) branch divergence @  PC=0x1f6b8 (main.1.sm_70.ptx:19144) @%p5229 bra BB0_1881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f720 (main.1.sm_70.ptx:19160) shfl.sync.idx.b32 %r4318|%p2997, %r19548, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 942 (potential) branch divergence @  PC=0x1f740 (main.1.sm_70.ptx:19164) @%p5229 bra BB0_1883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f7a8 (main.1.sm_70.ptx:19180) shfl.sync.idx.b32 %r4322|%p3001, %r19548, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 943 (potential) branch divergence @  PC=0x1f7c8 (main.1.sm_70.ptx:19184) @%p5229 bra BB0_1885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f830 (main.1.sm_70.ptx:19200) shfl.sync.idx.b32 %r4326|%p3005, %r19548, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 944 (potential) branch divergence @  PC=0x1f850 (main.1.sm_70.ptx:19204) @%p5229 bra BB0_1887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8b8 (main.1.sm_70.ptx:19220) add.s32 %r24922, %r24922, 1;
GPGPU-Sim PTX: 945 (potential) branch divergence @  PC=0x1f8c8 (main.1.sm_70.ptx:19222) @%p5233 bra BB0_1879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8d0 (main.1.sm_70.ptx:19224) xor.b32 %r19611, %r6043, 188;
GPGPU-Sim PTX: 946 (potential) branch divergence @  PC=0x1f958 (main.1.sm_70.ptx:19243) @%p5235 bra BB0_1891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f9c0 (main.1.sm_70.ptx:19259) shfl.sync.idx.b32 %r4341|%p3013, %r19620, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 947 (potential) branch divergence @  PC=0x1f9e0 (main.1.sm_70.ptx:19263) @%p5235 bra BB0_1893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa48 (main.1.sm_70.ptx:19279) shfl.sync.idx.b32 %r4345|%p3017, %r19620, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 948 (potential) branch divergence @  PC=0x1fa68 (main.1.sm_70.ptx:19283) @%p5235 bra BB0_1895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fad0 (main.1.sm_70.ptx:19299) shfl.sync.idx.b32 %r4349|%p3021, %r19620, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 949 (potential) branch divergence @  PC=0x1faf0 (main.1.sm_70.ptx:19303) @%p5235 bra BB0_1897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb58 (main.1.sm_70.ptx:19319) add.s32 %r24923, %r24923, 1;
GPGPU-Sim PTX: 950 (potential) branch divergence @  PC=0x1fb68 (main.1.sm_70.ptx:19321) @%p5239 bra BB0_1889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb70 (main.1.sm_70.ptx:19323) xor.b32 %r19683, %r6043, 189;
GPGPU-Sim PTX: 951 (potential) branch divergence @  PC=0x1fbf8 (main.1.sm_70.ptx:19342) @%p5241 bra BB0_1901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc60 (main.1.sm_70.ptx:19358) shfl.sync.idx.b32 %r4364|%p3029, %r19692, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 952 (potential) branch divergence @  PC=0x1fc80 (main.1.sm_70.ptx:19362) @%p5241 bra BB0_1903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fce8 (main.1.sm_70.ptx:19378) shfl.sync.idx.b32 %r4368|%p3033, %r19692, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 953 (potential) branch divergence @  PC=0x1fd08 (main.1.sm_70.ptx:19382) @%p5241 bra BB0_1905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd70 (main.1.sm_70.ptx:19398) shfl.sync.idx.b32 %r4372|%p3037, %r19692, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 954 (potential) branch divergence @  PC=0x1fd90 (main.1.sm_70.ptx:19402) @%p5241 bra BB0_1907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fdf8 (main.1.sm_70.ptx:19418) add.s32 %r24924, %r24924, 1;
GPGPU-Sim PTX: 955 (potential) branch divergence @  PC=0x1fe08 (main.1.sm_70.ptx:19420) @%p5245 bra BB0_1899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe10 (main.1.sm_70.ptx:19422) xor.b32 %r19755, %r6043, 190;
GPGPU-Sim PTX: 956 (potential) branch divergence @  PC=0x1fe98 (main.1.sm_70.ptx:19441) @%p5247 bra BB0_1911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff00 (main.1.sm_70.ptx:19457) shfl.sync.idx.b32 %r4387|%p3045, %r19764, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 957 (potential) branch divergence @  PC=0x1ff20 (main.1.sm_70.ptx:19461) @%p5247 bra BB0_1913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff88 (main.1.sm_70.ptx:19477) shfl.sync.idx.b32 %r4391|%p3049, %r19764, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 958 (potential) branch divergence @  PC=0x1ffa8 (main.1.sm_70.ptx:19481) @%p5247 bra BB0_1915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20010 (main.1.sm_70.ptx:19497) shfl.sync.idx.b32 %r4395|%p3053, %r19764, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 959 (potential) branch divergence @  PC=0x20030 (main.1.sm_70.ptx:19501) @%p5247 bra BB0_1917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20098 (main.1.sm_70.ptx:19517) add.s32 %r24925, %r24925, 1;
GPGPU-Sim PTX: 960 (potential) branch divergence @  PC=0x200a8 (main.1.sm_70.ptx:19519) @%p5251 bra BB0_1909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200b0 (main.1.sm_70.ptx:19521) xor.b32 %r19827, %r6043, 191;
GPGPU-Sim PTX: 961 (potential) branch divergence @  PC=0x20138 (main.1.sm_70.ptx:19540) @%p5253 bra BB0_1921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x201a0 (main.1.sm_70.ptx:19556) shfl.sync.idx.b32 %r4410|%p3061, %r19836, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 962 (potential) branch divergence @  PC=0x201c0 (main.1.sm_70.ptx:19560) @%p5253 bra BB0_1923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20228 (main.1.sm_70.ptx:19576) shfl.sync.idx.b32 %r4414|%p3065, %r19836, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 963 (potential) branch divergence @  PC=0x20248 (main.1.sm_70.ptx:19580) @%p5253 bra BB0_1925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x202b0 (main.1.sm_70.ptx:19596) shfl.sync.idx.b32 %r4418|%p3069, %r19836, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 964 (potential) branch divergence @  PC=0x202d0 (main.1.sm_70.ptx:19600) @%p5253 bra BB0_1927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20338 (main.1.sm_70.ptx:19616) add.s32 %r24926, %r24926, 1;
GPGPU-Sim PTX: 965 (potential) branch divergence @  PC=0x20348 (main.1.sm_70.ptx:19618) @%p5257 bra BB0_1919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20350 (main.1.sm_70.ptx:19620) xor.b32 %r19899, %r6043, 192;
GPGPU-Sim PTX: 966 (potential) branch divergence @  PC=0x203d8 (main.1.sm_70.ptx:19639) @%p5259 bra BB0_1931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20440 (main.1.sm_70.ptx:19655) shfl.sync.idx.b32 %r4433|%p3077, %r19908, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 967 (potential) branch divergence @  PC=0x20460 (main.1.sm_70.ptx:19659) @%p5259 bra BB0_1933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x204c8 (main.1.sm_70.ptx:19675) shfl.sync.idx.b32 %r4437|%p3081, %r19908, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 968 (potential) branch divergence @  PC=0x204e8 (main.1.sm_70.ptx:19679) @%p5259 bra BB0_1935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20550 (main.1.sm_70.ptx:19695) shfl.sync.idx.b32 %r4441|%p3085, %r19908, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 969 (potential) branch divergence @  PC=0x20570 (main.1.sm_70.ptx:19699) @%p5259 bra BB0_1937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x205d8 (main.1.sm_70.ptx:19715) add.s32 %r24927, %r24927, 1;
GPGPU-Sim PTX: 970 (potential) branch divergence @  PC=0x205e8 (main.1.sm_70.ptx:19717) @%p5263 bra BB0_1929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x205f0 (main.1.sm_70.ptx:19719) xor.b32 %r19971, %r6043, 193;
GPGPU-Sim PTX: 971 (potential) branch divergence @  PC=0x20678 (main.1.sm_70.ptx:19738) @%p5265 bra BB0_1941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x206e0 (main.1.sm_70.ptx:19754) shfl.sync.idx.b32 %r4456|%p3093, %r19980, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 972 (potential) branch divergence @  PC=0x20700 (main.1.sm_70.ptx:19758) @%p5265 bra BB0_1943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20768 (main.1.sm_70.ptx:19774) shfl.sync.idx.b32 %r4460|%p3097, %r19980, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 973 (potential) branch divergence @  PC=0x20788 (main.1.sm_70.ptx:19778) @%p5265 bra BB0_1945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207f0 (main.1.sm_70.ptx:19794) shfl.sync.idx.b32 %r4464|%p3101, %r19980, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 974 (potential) branch divergence @  PC=0x20810 (main.1.sm_70.ptx:19798) @%p5265 bra BB0_1947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20878 (main.1.sm_70.ptx:19814) add.s32 %r24928, %r24928, 1;
GPGPU-Sim PTX: 975 (potential) branch divergence @  PC=0x20888 (main.1.sm_70.ptx:19816) @%p5269 bra BB0_1939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20890 (main.1.sm_70.ptx:19818) xor.b32 %r20043, %r6043, 194;
GPGPU-Sim PTX: 976 (potential) branch divergence @  PC=0x20918 (main.1.sm_70.ptx:19837) @%p5271 bra BB0_1951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20980 (main.1.sm_70.ptx:19853) shfl.sync.idx.b32 %r4479|%p3109, %r20052, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 977 (potential) branch divergence @  PC=0x209a0 (main.1.sm_70.ptx:19857) @%p5271 bra BB0_1953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a08 (main.1.sm_70.ptx:19873) shfl.sync.idx.b32 %r4483|%p3113, %r20052, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 978 (potential) branch divergence @  PC=0x20a28 (main.1.sm_70.ptx:19877) @%p5271 bra BB0_1955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a90 (main.1.sm_70.ptx:19893) shfl.sync.idx.b32 %r4487|%p3117, %r20052, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 979 (potential) branch divergence @  PC=0x20ab0 (main.1.sm_70.ptx:19897) @%p5271 bra BB0_1957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b18 (main.1.sm_70.ptx:19913) add.s32 %r24929, %r24929, 1;
GPGPU-Sim PTX: 980 (potential) branch divergence @  PC=0x20b28 (main.1.sm_70.ptx:19915) @%p5275 bra BB0_1949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b30 (main.1.sm_70.ptx:19917) xor.b32 %r20115, %r6043, 195;
GPGPU-Sim PTX: 981 (potential) branch divergence @  PC=0x20bb8 (main.1.sm_70.ptx:19936) @%p5277 bra BB0_1961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c20 (main.1.sm_70.ptx:19952) shfl.sync.idx.b32 %r4502|%p3125, %r20124, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 982 (potential) branch divergence @  PC=0x20c40 (main.1.sm_70.ptx:19956) @%p5277 bra BB0_1963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ca8 (main.1.sm_70.ptx:19972) shfl.sync.idx.b32 %r4506|%p3129, %r20124, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 983 (potential) branch divergence @  PC=0x20cc8 (main.1.sm_70.ptx:19976) @%p5277 bra BB0_1965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d30 (main.1.sm_70.ptx:19992) shfl.sync.idx.b32 %r4510|%p3133, %r20124, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 984 (potential) branch divergence @  PC=0x20d50 (main.1.sm_70.ptx:19996) @%p5277 bra BB0_1967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20db8 (main.1.sm_70.ptx:20012) add.s32 %r24930, %r24930, 1;
GPGPU-Sim PTX: 985 (potential) branch divergence @  PC=0x20dc8 (main.1.sm_70.ptx:20014) @%p5281 bra BB0_1959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20dd0 (main.1.sm_70.ptx:20016) xor.b32 %r20187, %r6043, 196;
GPGPU-Sim PTX: 986 (potential) branch divergence @  PC=0x20e58 (main.1.sm_70.ptx:20035) @%p5283 bra BB0_1971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ec0 (main.1.sm_70.ptx:20051) shfl.sync.idx.b32 %r4525|%p3141, %r20196, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 987 (potential) branch divergence @  PC=0x20ee0 (main.1.sm_70.ptx:20055) @%p5283 bra BB0_1973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f48 (main.1.sm_70.ptx:20071) shfl.sync.idx.b32 %r4529|%p3145, %r20196, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 988 (potential) branch divergence @  PC=0x20f68 (main.1.sm_70.ptx:20075) @%p5283 bra BB0_1975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fd0 (main.1.sm_70.ptx:20091) shfl.sync.idx.b32 %r4533|%p3149, %r20196, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 989 (potential) branch divergence @  PC=0x20ff0 (main.1.sm_70.ptx:20095) @%p5283 bra BB0_1977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21058 (main.1.sm_70.ptx:20111) add.s32 %r24931, %r24931, 1;
GPGPU-Sim PTX: 990 (potential) branch divergence @  PC=0x21068 (main.1.sm_70.ptx:20113) @%p5287 bra BB0_1969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21070 (main.1.sm_70.ptx:20115) xor.b32 %r20259, %r6043, 197;
GPGPU-Sim PTX: 991 (potential) branch divergence @  PC=0x210f8 (main.1.sm_70.ptx:20134) @%p5289 bra BB0_1981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21160 (main.1.sm_70.ptx:20150) shfl.sync.idx.b32 %r4548|%p3157, %r20268, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 992 (potential) branch divergence @  PC=0x21180 (main.1.sm_70.ptx:20154) @%p5289 bra BB0_1983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x211e8 (main.1.sm_70.ptx:20170) shfl.sync.idx.b32 %r4552|%p3161, %r20268, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 993 (potential) branch divergence @  PC=0x21208 (main.1.sm_70.ptx:20174) @%p5289 bra BB0_1985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21270 (main.1.sm_70.ptx:20190) shfl.sync.idx.b32 %r4556|%p3165, %r20268, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 994 (potential) branch divergence @  PC=0x21290 (main.1.sm_70.ptx:20194) @%p5289 bra BB0_1987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x212f8 (main.1.sm_70.ptx:20210) add.s32 %r24932, %r24932, 1;
GPGPU-Sim PTX: 995 (potential) branch divergence @  PC=0x21308 (main.1.sm_70.ptx:20212) @%p5293 bra BB0_1979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21310 (main.1.sm_70.ptx:20214) xor.b32 %r20331, %r6043, 198;
GPGPU-Sim PTX: 996 (potential) branch divergence @  PC=0x21398 (main.1.sm_70.ptx:20233) @%p5295 bra BB0_1991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21400 (main.1.sm_70.ptx:20249) shfl.sync.idx.b32 %r4571|%p3173, %r20340, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 997 (potential) branch divergence @  PC=0x21420 (main.1.sm_70.ptx:20253) @%p5295 bra BB0_1993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21488 (main.1.sm_70.ptx:20269) shfl.sync.idx.b32 %r4575|%p3177, %r20340, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 998 (potential) branch divergence @  PC=0x214a8 (main.1.sm_70.ptx:20273) @%p5295 bra BB0_1995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21510 (main.1.sm_70.ptx:20289) shfl.sync.idx.b32 %r4579|%p3181, %r20340, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 999 (potential) branch divergence @  PC=0x21530 (main.1.sm_70.ptx:20293) @%p5295 bra BB0_1997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21598 (main.1.sm_70.ptx:20309) add.s32 %r24933, %r24933, 1;
GPGPU-Sim PTX: 1000 (potential) branch divergence @  PC=0x215a8 (main.1.sm_70.ptx:20311) @%p5299 bra BB0_1989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215b0 (main.1.sm_70.ptx:20313) xor.b32 %r20403, %r6043, 199;
GPGPU-Sim PTX: 1001 (potential) branch divergence @  PC=0x21638 (main.1.sm_70.ptx:20332) @%p5301 bra BB0_2001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x216a0 (main.1.sm_70.ptx:20348) shfl.sync.idx.b32 %r4594|%p3189, %r20412, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1002 (potential) branch divergence @  PC=0x216c0 (main.1.sm_70.ptx:20352) @%p5301 bra BB0_2003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21728 (main.1.sm_70.ptx:20368) shfl.sync.idx.b32 %r4598|%p3193, %r20412, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1003 (potential) branch divergence @  PC=0x21748 (main.1.sm_70.ptx:20372) @%p5301 bra BB0_2005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217b0 (main.1.sm_70.ptx:20388) shfl.sync.idx.b32 %r4602|%p3197, %r20412, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1004 (potential) branch divergence @  PC=0x217d0 (main.1.sm_70.ptx:20392) @%p5301 bra BB0_2007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21838 (main.1.sm_70.ptx:20408) add.s32 %r24934, %r24934, 1;
GPGPU-Sim PTX: 1005 (potential) branch divergence @  PC=0x21848 (main.1.sm_70.ptx:20410) @%p5305 bra BB0_1999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21850 (main.1.sm_70.ptx:20412) xor.b32 %r20475, %r6043, 200;
GPGPU-Sim PTX: 1006 (potential) branch divergence @  PC=0x218d8 (main.1.sm_70.ptx:20431) @%p5307 bra BB0_2011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21940 (main.1.sm_70.ptx:20447) shfl.sync.idx.b32 %r4617|%p3205, %r20484, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1007 (potential) branch divergence @  PC=0x21960 (main.1.sm_70.ptx:20451) @%p5307 bra BB0_2013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x219c8 (main.1.sm_70.ptx:20467) shfl.sync.idx.b32 %r4621|%p3209, %r20484, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1008 (potential) branch divergence @  PC=0x219e8 (main.1.sm_70.ptx:20471) @%p5307 bra BB0_2015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a50 (main.1.sm_70.ptx:20487) shfl.sync.idx.b32 %r4625|%p3213, %r20484, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1009 (potential) branch divergence @  PC=0x21a70 (main.1.sm_70.ptx:20491) @%p5307 bra BB0_2017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ad8 (main.1.sm_70.ptx:20507) add.s32 %r24935, %r24935, 1;
GPGPU-Sim PTX: 1010 (potential) branch divergence @  PC=0x21ae8 (main.1.sm_70.ptx:20509) @%p5311 bra BB0_2009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21af0 (main.1.sm_70.ptx:20511) xor.b32 %r20547, %r6043, 201;
GPGPU-Sim PTX: 1011 (potential) branch divergence @  PC=0x21b78 (main.1.sm_70.ptx:20530) @%p5313 bra BB0_2021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21be0 (main.1.sm_70.ptx:20546) shfl.sync.idx.b32 %r4640|%p3221, %r20556, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1012 (potential) branch divergence @  PC=0x21c00 (main.1.sm_70.ptx:20550) @%p5313 bra BB0_2023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c68 (main.1.sm_70.ptx:20566) shfl.sync.idx.b32 %r4644|%p3225, %r20556, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1013 (potential) branch divergence @  PC=0x21c88 (main.1.sm_70.ptx:20570) @%p5313 bra BB0_2025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21cf0 (main.1.sm_70.ptx:20586) shfl.sync.idx.b32 %r4648|%p3229, %r20556, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1014 (potential) branch divergence @  PC=0x21d10 (main.1.sm_70.ptx:20590) @%p5313 bra BB0_2027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d78 (main.1.sm_70.ptx:20606) add.s32 %r24936, %r24936, 1;
GPGPU-Sim PTX: 1015 (potential) branch divergence @  PC=0x21d88 (main.1.sm_70.ptx:20608) @%p5317 bra BB0_2019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d90 (main.1.sm_70.ptx:20610) xor.b32 %r20619, %r6043, 202;
GPGPU-Sim PTX: 1016 (potential) branch divergence @  PC=0x21e18 (main.1.sm_70.ptx:20629) @%p5319 bra BB0_2031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e80 (main.1.sm_70.ptx:20645) shfl.sync.idx.b32 %r4663|%p3237, %r20628, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1017 (potential) branch divergence @  PC=0x21ea0 (main.1.sm_70.ptx:20649) @%p5319 bra BB0_2033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f08 (main.1.sm_70.ptx:20665) shfl.sync.idx.b32 %r4667|%p3241, %r20628, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1018 (potential) branch divergence @  PC=0x21f28 (main.1.sm_70.ptx:20669) @%p5319 bra BB0_2035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f90 (main.1.sm_70.ptx:20685) shfl.sync.idx.b32 %r4671|%p3245, %r20628, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1019 (potential) branch divergence @  PC=0x21fb0 (main.1.sm_70.ptx:20689) @%p5319 bra BB0_2037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22018 (main.1.sm_70.ptx:20705) add.s32 %r24937, %r24937, 1;
GPGPU-Sim PTX: 1020 (potential) branch divergence @  PC=0x22028 (main.1.sm_70.ptx:20707) @%p5323 bra BB0_2029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22030 (main.1.sm_70.ptx:20709) xor.b32 %r20691, %r6043, 203;
GPGPU-Sim PTX: 1021 (potential) branch divergence @  PC=0x220b8 (main.1.sm_70.ptx:20728) @%p5325 bra BB0_2041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22120 (main.1.sm_70.ptx:20744) shfl.sync.idx.b32 %r4686|%p3253, %r20700, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1022 (potential) branch divergence @  PC=0x22140 (main.1.sm_70.ptx:20748) @%p5325 bra BB0_2043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x221a8 (main.1.sm_70.ptx:20764) shfl.sync.idx.b32 %r4690|%p3257, %r20700, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1023 (potential) branch divergence @  PC=0x221c8 (main.1.sm_70.ptx:20768) @%p5325 bra BB0_2045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22230 (main.1.sm_70.ptx:20784) shfl.sync.idx.b32 %r4694|%p3261, %r20700, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1024 (potential) branch divergence @  PC=0x22250 (main.1.sm_70.ptx:20788) @%p5325 bra BB0_2047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x222b8 (main.1.sm_70.ptx:20804) add.s32 %r24938, %r24938, 1;
GPGPU-Sim PTX: 1025 (potential) branch divergence @  PC=0x222c8 (main.1.sm_70.ptx:20806) @%p5329 bra BB0_2039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x222d0 (main.1.sm_70.ptx:20808) xor.b32 %r20763, %r6043, 204;
GPGPU-Sim PTX: 1026 (potential) branch divergence @  PC=0x22358 (main.1.sm_70.ptx:20827) @%p5331 bra BB0_2051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x223c0 (main.1.sm_70.ptx:20843) shfl.sync.idx.b32 %r4709|%p3269, %r20772, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1027 (potential) branch divergence @  PC=0x223e0 (main.1.sm_70.ptx:20847) @%p5331 bra BB0_2053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22448 (main.1.sm_70.ptx:20863) shfl.sync.idx.b32 %r4713|%p3273, %r20772, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1028 (potential) branch divergence @  PC=0x22468 (main.1.sm_70.ptx:20867) @%p5331 bra BB0_2055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224d0 (main.1.sm_70.ptx:20883) shfl.sync.idx.b32 %r4717|%p3277, %r20772, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1029 (potential) branch divergence @  PC=0x224f0 (main.1.sm_70.ptx:20887) @%p5331 bra BB0_2057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22558 (main.1.sm_70.ptx:20903) add.s32 %r24939, %r24939, 1;
GPGPU-Sim PTX: 1030 (potential) branch divergence @  PC=0x22568 (main.1.sm_70.ptx:20905) @%p5335 bra BB0_2049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22570 (main.1.sm_70.ptx:20907) xor.b32 %r20835, %r6043, 205;
GPGPU-Sim PTX: 1031 (potential) branch divergence @  PC=0x225f8 (main.1.sm_70.ptx:20926) @%p5337 bra BB0_2061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22660 (main.1.sm_70.ptx:20942) shfl.sync.idx.b32 %r4732|%p3285, %r20844, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1032 (potential) branch divergence @  PC=0x22680 (main.1.sm_70.ptx:20946) @%p5337 bra BB0_2063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x226e8 (main.1.sm_70.ptx:20962) shfl.sync.idx.b32 %r4736|%p3289, %r20844, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1033 (potential) branch divergence @  PC=0x22708 (main.1.sm_70.ptx:20966) @%p5337 bra BB0_2065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22770 (main.1.sm_70.ptx:20982) shfl.sync.idx.b32 %r4740|%p3293, %r20844, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1034 (potential) branch divergence @  PC=0x22790 (main.1.sm_70.ptx:20986) @%p5337 bra BB0_2067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x227f8 (main.1.sm_70.ptx:21002) add.s32 %r24940, %r24940, 1;
GPGPU-Sim PTX: 1035 (potential) branch divergence @  PC=0x22808 (main.1.sm_70.ptx:21004) @%p5341 bra BB0_2059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22810 (main.1.sm_70.ptx:21006) xor.b32 %r20907, %r6043, 206;
GPGPU-Sim PTX: 1036 (potential) branch divergence @  PC=0x22898 (main.1.sm_70.ptx:21025) @%p5343 bra BB0_2071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22900 (main.1.sm_70.ptx:21041) shfl.sync.idx.b32 %r4755|%p3301, %r20916, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1037 (potential) branch divergence @  PC=0x22920 (main.1.sm_70.ptx:21045) @%p5343 bra BB0_2073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22988 (main.1.sm_70.ptx:21061) shfl.sync.idx.b32 %r4759|%p3305, %r20916, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1038 (potential) branch divergence @  PC=0x229a8 (main.1.sm_70.ptx:21065) @%p5343 bra BB0_2075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a10 (main.1.sm_70.ptx:21081) shfl.sync.idx.b32 %r4763|%p3309, %r20916, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1039 (potential) branch divergence @  PC=0x22a30 (main.1.sm_70.ptx:21085) @%p5343 bra BB0_2077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a98 (main.1.sm_70.ptx:21101) add.s32 %r24941, %r24941, 1;
GPGPU-Sim PTX: 1040 (potential) branch divergence @  PC=0x22aa8 (main.1.sm_70.ptx:21103) @%p5347 bra BB0_2069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ab0 (main.1.sm_70.ptx:21105) xor.b32 %r20979, %r6043, 207;
GPGPU-Sim PTX: 1041 (potential) branch divergence @  PC=0x22b38 (main.1.sm_70.ptx:21124) @%p5349 bra BB0_2081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ba0 (main.1.sm_70.ptx:21140) shfl.sync.idx.b32 %r4778|%p3317, %r20988, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1042 (potential) branch divergence @  PC=0x22bc0 (main.1.sm_70.ptx:21144) @%p5349 bra BB0_2083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c28 (main.1.sm_70.ptx:21160) shfl.sync.idx.b32 %r4782|%p3321, %r20988, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1043 (potential) branch divergence @  PC=0x22c48 (main.1.sm_70.ptx:21164) @%p5349 bra BB0_2085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22cb0 (main.1.sm_70.ptx:21180) shfl.sync.idx.b32 %r4786|%p3325, %r20988, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1044 (potential) branch divergence @  PC=0x22cd0 (main.1.sm_70.ptx:21184) @%p5349 bra BB0_2087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d38 (main.1.sm_70.ptx:21200) add.s32 %r24942, %r24942, 1;
GPGPU-Sim PTX: 1045 (potential) branch divergence @  PC=0x22d48 (main.1.sm_70.ptx:21202) @%p5353 bra BB0_2079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d50 (main.1.sm_70.ptx:21204) xor.b32 %r21051, %r6043, 208;
GPGPU-Sim PTX: 1046 (potential) branch divergence @  PC=0x22dd8 (main.1.sm_70.ptx:21223) @%p5355 bra BB0_2091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e40 (main.1.sm_70.ptx:21239) shfl.sync.idx.b32 %r4801|%p3333, %r21060, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1047 (potential) branch divergence @  PC=0x22e60 (main.1.sm_70.ptx:21243) @%p5355 bra BB0_2093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ec8 (main.1.sm_70.ptx:21259) shfl.sync.idx.b32 %r4805|%p3337, %r21060, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1048 (potential) branch divergence @  PC=0x22ee8 (main.1.sm_70.ptx:21263) @%p5355 bra BB0_2095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f50 (main.1.sm_70.ptx:21279) shfl.sync.idx.b32 %r4809|%p3341, %r21060, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1049 (potential) branch divergence @  PC=0x22f70 (main.1.sm_70.ptx:21283) @%p5355 bra BB0_2097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22fd8 (main.1.sm_70.ptx:21299) add.s32 %r24943, %r24943, 1;
GPGPU-Sim PTX: 1050 (potential) branch divergence @  PC=0x22fe8 (main.1.sm_70.ptx:21301) @%p5359 bra BB0_2089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ff0 (main.1.sm_70.ptx:21303) xor.b32 %r21123, %r6043, 209;
GPGPU-Sim PTX: 1051 (potential) branch divergence @  PC=0x23078 (main.1.sm_70.ptx:21322) @%p5361 bra BB0_2101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230e0 (main.1.sm_70.ptx:21338) shfl.sync.idx.b32 %r4824|%p3349, %r21132, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1052 (potential) branch divergence @  PC=0x23100 (main.1.sm_70.ptx:21342) @%p5361 bra BB0_2103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23168 (main.1.sm_70.ptx:21358) shfl.sync.idx.b32 %r4828|%p3353, %r21132, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1053 (potential) branch divergence @  PC=0x23188 (main.1.sm_70.ptx:21362) @%p5361 bra BB0_2105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231f0 (main.1.sm_70.ptx:21378) shfl.sync.idx.b32 %r4832|%p3357, %r21132, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1054 (potential) branch divergence @  PC=0x23210 (main.1.sm_70.ptx:21382) @%p5361 bra BB0_2107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23278 (main.1.sm_70.ptx:21398) add.s32 %r24944, %r24944, 1;
GPGPU-Sim PTX: 1055 (potential) branch divergence @  PC=0x23288 (main.1.sm_70.ptx:21400) @%p5365 bra BB0_2099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23290 (main.1.sm_70.ptx:21402) xor.b32 %r21195, %r6043, 210;
GPGPU-Sim PTX: 1056 (potential) branch divergence @  PC=0x23318 (main.1.sm_70.ptx:21421) @%p5367 bra BB0_2111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23380 (main.1.sm_70.ptx:21437) shfl.sync.idx.b32 %r4847|%p3365, %r21204, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1057 (potential) branch divergence @  PC=0x233a0 (main.1.sm_70.ptx:21441) @%p5367 bra BB0_2113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23408 (main.1.sm_70.ptx:21457) shfl.sync.idx.b32 %r4851|%p3369, %r21204, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1058 (potential) branch divergence @  PC=0x23428 (main.1.sm_70.ptx:21461) @%p5367 bra BB0_2115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23490 (main.1.sm_70.ptx:21477) shfl.sync.idx.b32 %r4855|%p3373, %r21204, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1059 (potential) branch divergence @  PC=0x234b0 (main.1.sm_70.ptx:21481) @%p5367 bra BB0_2117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23518 (main.1.sm_70.ptx:21497) add.s32 %r24945, %r24945, 1;
GPGPU-Sim PTX: 1060 (potential) branch divergence @  PC=0x23528 (main.1.sm_70.ptx:21499) @%p5371 bra BB0_2109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23530 (main.1.sm_70.ptx:21501) xor.b32 %r21267, %r6043, 211;
GPGPU-Sim PTX: 1061 (potential) branch divergence @  PC=0x235b8 (main.1.sm_70.ptx:21520) @%p5373 bra BB0_2121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23620 (main.1.sm_70.ptx:21536) shfl.sync.idx.b32 %r4870|%p3381, %r21276, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1062 (potential) branch divergence @  PC=0x23640 (main.1.sm_70.ptx:21540) @%p5373 bra BB0_2123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x236a8 (main.1.sm_70.ptx:21556) shfl.sync.idx.b32 %r4874|%p3385, %r21276, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1063 (potential) branch divergence @  PC=0x236c8 (main.1.sm_70.ptx:21560) @%p5373 bra BB0_2125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23730 (main.1.sm_70.ptx:21576) shfl.sync.idx.b32 %r4878|%p3389, %r21276, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1064 (potential) branch divergence @  PC=0x23750 (main.1.sm_70.ptx:21580) @%p5373 bra BB0_2127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x237b8 (main.1.sm_70.ptx:21596) add.s32 %r24946, %r24946, 1;
GPGPU-Sim PTX: 1065 (potential) branch divergence @  PC=0x237c8 (main.1.sm_70.ptx:21598) @%p5377 bra BB0_2119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x237d0 (main.1.sm_70.ptx:21600) xor.b32 %r21339, %r6043, 212;
GPGPU-Sim PTX: 1066 (potential) branch divergence @  PC=0x23858 (main.1.sm_70.ptx:21619) @%p5379 bra BB0_2131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238c0 (main.1.sm_70.ptx:21635) shfl.sync.idx.b32 %r4893|%p3397, %r21348, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1067 (potential) branch divergence @  PC=0x238e0 (main.1.sm_70.ptx:21639) @%p5379 bra BB0_2133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23948 (main.1.sm_70.ptx:21655) shfl.sync.idx.b32 %r4897|%p3401, %r21348, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1068 (potential) branch divergence @  PC=0x23968 (main.1.sm_70.ptx:21659) @%p5379 bra BB0_2135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239d0 (main.1.sm_70.ptx:21675) shfl.sync.idx.b32 %r4901|%p3405, %r21348, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1069 (potential) branch divergence @  PC=0x239f0 (main.1.sm_70.ptx:21679) @%p5379 bra BB0_2137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a58 (main.1.sm_70.ptx:21695) add.s32 %r24947, %r24947, 1;
GPGPU-Sim PTX: 1070 (potential) branch divergence @  PC=0x23a68 (main.1.sm_70.ptx:21697) @%p5383 bra BB0_2129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a70 (main.1.sm_70.ptx:21699) xor.b32 %r21411, %r6043, 213;
GPGPU-Sim PTX: 1071 (potential) branch divergence @  PC=0x23af8 (main.1.sm_70.ptx:21718) @%p5385 bra BB0_2141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b60 (main.1.sm_70.ptx:21734) shfl.sync.idx.b32 %r4916|%p3413, %r21420, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1072 (potential) branch divergence @  PC=0x23b80 (main.1.sm_70.ptx:21738) @%p5385 bra BB0_2143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23be8 (main.1.sm_70.ptx:21754) shfl.sync.idx.b32 %r4920|%p3417, %r21420, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1073 (potential) branch divergence @  PC=0x23c08 (main.1.sm_70.ptx:21758) @%p5385 bra BB0_2145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c70 (main.1.sm_70.ptx:21774) shfl.sync.idx.b32 %r4924|%p3421, %r21420, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1074 (potential) branch divergence @  PC=0x23c90 (main.1.sm_70.ptx:21778) @%p5385 bra BB0_2147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23cf8 (main.1.sm_70.ptx:21794) add.s32 %r24948, %r24948, 1;
GPGPU-Sim PTX: 1075 (potential) branch divergence @  PC=0x23d08 (main.1.sm_70.ptx:21796) @%p5389 bra BB0_2139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d10 (main.1.sm_70.ptx:21798) xor.b32 %r21483, %r6043, 214;
GPGPU-Sim PTX: 1076 (potential) branch divergence @  PC=0x23d98 (main.1.sm_70.ptx:21817) @%p5391 bra BB0_2151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e00 (main.1.sm_70.ptx:21833) shfl.sync.idx.b32 %r4939|%p3429, %r21492, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1077 (potential) branch divergence @  PC=0x23e20 (main.1.sm_70.ptx:21837) @%p5391 bra BB0_2153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e88 (main.1.sm_70.ptx:21853) shfl.sync.idx.b32 %r4943|%p3433, %r21492, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1078 (potential) branch divergence @  PC=0x23ea8 (main.1.sm_70.ptx:21857) @%p5391 bra BB0_2155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f10 (main.1.sm_70.ptx:21873) shfl.sync.idx.b32 %r4947|%p3437, %r21492, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1079 (potential) branch divergence @  PC=0x23f30 (main.1.sm_70.ptx:21877) @%p5391 bra BB0_2157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f98 (main.1.sm_70.ptx:21893) add.s32 %r24949, %r24949, 1;
GPGPU-Sim PTX: 1080 (potential) branch divergence @  PC=0x23fa8 (main.1.sm_70.ptx:21895) @%p5395 bra BB0_2149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23fb0 (main.1.sm_70.ptx:21897) xor.b32 %r21555, %r6043, 215;
GPGPU-Sim PTX: 1081 (potential) branch divergence @  PC=0x24038 (main.1.sm_70.ptx:21916) @%p5397 bra BB0_2161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x240a0 (main.1.sm_70.ptx:21932) shfl.sync.idx.b32 %r4962|%p3445, %r21564, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1082 (potential) branch divergence @  PC=0x240c0 (main.1.sm_70.ptx:21936) @%p5397 bra BB0_2163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24128 (main.1.sm_70.ptx:21952) shfl.sync.idx.b32 %r4966|%p3449, %r21564, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1083 (potential) branch divergence @  PC=0x24148 (main.1.sm_70.ptx:21956) @%p5397 bra BB0_2165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241b0 (main.1.sm_70.ptx:21972) shfl.sync.idx.b32 %r4970|%p3453, %r21564, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1084 (potential) branch divergence @  PC=0x241d0 (main.1.sm_70.ptx:21976) @%p5397 bra BB0_2167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24238 (main.1.sm_70.ptx:21992) add.s32 %r24950, %r24950, 1;
GPGPU-Sim PTX: 1085 (potential) branch divergence @  PC=0x24248 (main.1.sm_70.ptx:21994) @%p5401 bra BB0_2159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24250 (main.1.sm_70.ptx:21996) xor.b32 %r21627, %r6043, 216;
GPGPU-Sim PTX: 1086 (potential) branch divergence @  PC=0x242d8 (main.1.sm_70.ptx:22015) @%p5403 bra BB0_2171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24340 (main.1.sm_70.ptx:22031) shfl.sync.idx.b32 %r4985|%p3461, %r21636, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1087 (potential) branch divergence @  PC=0x24360 (main.1.sm_70.ptx:22035) @%p5403 bra BB0_2173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x243c8 (main.1.sm_70.ptx:22051) shfl.sync.idx.b32 %r4989|%p3465, %r21636, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1088 (potential) branch divergence @  PC=0x243e8 (main.1.sm_70.ptx:22055) @%p5403 bra BB0_2175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24450 (main.1.sm_70.ptx:22071) shfl.sync.idx.b32 %r4993|%p3469, %r21636, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1089 (potential) branch divergence @  PC=0x24470 (main.1.sm_70.ptx:22075) @%p5403 bra BB0_2177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x244d8 (main.1.sm_70.ptx:22091) add.s32 %r24951, %r24951, 1;
GPGPU-Sim PTX: 1090 (potential) branch divergence @  PC=0x244e8 (main.1.sm_70.ptx:22093) @%p5407 bra BB0_2169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x244f0 (main.1.sm_70.ptx:22095) xor.b32 %r21699, %r6043, 217;
GPGPU-Sim PTX: 1091 (potential) branch divergence @  PC=0x24578 (main.1.sm_70.ptx:22114) @%p5409 bra BB0_2181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x245e0 (main.1.sm_70.ptx:22130) shfl.sync.idx.b32 %r5008|%p3477, %r21708, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1092 (potential) branch divergence @  PC=0x24600 (main.1.sm_70.ptx:22134) @%p5409 bra BB0_2183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24668 (main.1.sm_70.ptx:22150) shfl.sync.idx.b32 %r5012|%p3481, %r21708, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1093 (potential) branch divergence @  PC=0x24688 (main.1.sm_70.ptx:22154) @%p5409 bra BB0_2185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246f0 (main.1.sm_70.ptx:22170) shfl.sync.idx.b32 %r5016|%p3485, %r21708, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1094 (potential) branch divergence @  PC=0x24710 (main.1.sm_70.ptx:22174) @%p5409 bra BB0_2187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24778 (main.1.sm_70.ptx:22190) add.s32 %r24952, %r24952, 1;
GPGPU-Sim PTX: 1095 (potential) branch divergence @  PC=0x24788 (main.1.sm_70.ptx:22192) @%p5413 bra BB0_2179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24790 (main.1.sm_70.ptx:22194) xor.b32 %r21771, %r6043, 218;
GPGPU-Sim PTX: 1096 (potential) branch divergence @  PC=0x24818 (main.1.sm_70.ptx:22213) @%p5415 bra BB0_2191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24880 (main.1.sm_70.ptx:22229) shfl.sync.idx.b32 %r5031|%p3493, %r21780, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1097 (potential) branch divergence @  PC=0x248a0 (main.1.sm_70.ptx:22233) @%p5415 bra BB0_2193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24908 (main.1.sm_70.ptx:22249) shfl.sync.idx.b32 %r5035|%p3497, %r21780, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1098 (potential) branch divergence @  PC=0x24928 (main.1.sm_70.ptx:22253) @%p5415 bra BB0_2195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24990 (main.1.sm_70.ptx:22269) shfl.sync.idx.b32 %r5039|%p3501, %r21780, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1099 (potential) branch divergence @  PC=0x249b0 (main.1.sm_70.ptx:22273) @%p5415 bra BB0_2197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a18 (main.1.sm_70.ptx:22289) add.s32 %r24953, %r24953, 1;
GPGPU-Sim PTX: 1100 (potential) branch divergence @  PC=0x24a28 (main.1.sm_70.ptx:22291) @%p5419 bra BB0_2189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a30 (main.1.sm_70.ptx:22293) xor.b32 %r21843, %r6043, 219;
GPGPU-Sim PTX: 1101 (potential) branch divergence @  PC=0x24ab8 (main.1.sm_70.ptx:22312) @%p5421 bra BB0_2201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b20 (main.1.sm_70.ptx:22328) shfl.sync.idx.b32 %r5054|%p3509, %r21852, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1102 (potential) branch divergence @  PC=0x24b40 (main.1.sm_70.ptx:22332) @%p5421 bra BB0_2203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ba8 (main.1.sm_70.ptx:22348) shfl.sync.idx.b32 %r5058|%p3513, %r21852, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1103 (potential) branch divergence @  PC=0x24bc8 (main.1.sm_70.ptx:22352) @%p5421 bra BB0_2205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c30 (main.1.sm_70.ptx:22368) shfl.sync.idx.b32 %r5062|%p3517, %r21852, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1104 (potential) branch divergence @  PC=0x24c50 (main.1.sm_70.ptx:22372) @%p5421 bra BB0_2207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24cb8 (main.1.sm_70.ptx:22388) add.s32 %r24954, %r24954, 1;
GPGPU-Sim PTX: 1105 (potential) branch divergence @  PC=0x24cc8 (main.1.sm_70.ptx:22390) @%p5425 bra BB0_2199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24cd0 (main.1.sm_70.ptx:22392) xor.b32 %r21915, %r6043, 220;
GPGPU-Sim PTX: 1106 (potential) branch divergence @  PC=0x24d58 (main.1.sm_70.ptx:22411) @%p5427 bra BB0_2211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24dc0 (main.1.sm_70.ptx:22427) shfl.sync.idx.b32 %r5077|%p3525, %r21924, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1107 (potential) branch divergence @  PC=0x24de0 (main.1.sm_70.ptx:22431) @%p5427 bra BB0_2213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e48 (main.1.sm_70.ptx:22447) shfl.sync.idx.b32 %r5081|%p3529, %r21924, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1108 (potential) branch divergence @  PC=0x24e68 (main.1.sm_70.ptx:22451) @%p5427 bra BB0_2215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ed0 (main.1.sm_70.ptx:22467) shfl.sync.idx.b32 %r5085|%p3533, %r21924, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1109 (potential) branch divergence @  PC=0x24ef0 (main.1.sm_70.ptx:22471) @%p5427 bra BB0_2217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f58 (main.1.sm_70.ptx:22487) add.s32 %r24955, %r24955, 1;
GPGPU-Sim PTX: 1110 (potential) branch divergence @  PC=0x24f68 (main.1.sm_70.ptx:22489) @%p5431 bra BB0_2209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24f70 (main.1.sm_70.ptx:22491) xor.b32 %r21987, %r6043, 221;
GPGPU-Sim PTX: 1111 (potential) branch divergence @  PC=0x24ff8 (main.1.sm_70.ptx:22510) @%p5433 bra BB0_2221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25060 (main.1.sm_70.ptx:22526) shfl.sync.idx.b32 %r5100|%p3541, %r21996, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1112 (potential) branch divergence @  PC=0x25080 (main.1.sm_70.ptx:22530) @%p5433 bra BB0_2223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250e8 (main.1.sm_70.ptx:22546) shfl.sync.idx.b32 %r5104|%p3545, %r21996, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1113 (potential) branch divergence @  PC=0x25108 (main.1.sm_70.ptx:22550) @%p5433 bra BB0_2225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25170 (main.1.sm_70.ptx:22566) shfl.sync.idx.b32 %r5108|%p3549, %r21996, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1114 (potential) branch divergence @  PC=0x25190 (main.1.sm_70.ptx:22570) @%p5433 bra BB0_2227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x251f8 (main.1.sm_70.ptx:22586) add.s32 %r24956, %r24956, 1;
GPGPU-Sim PTX: 1115 (potential) branch divergence @  PC=0x25208 (main.1.sm_70.ptx:22588) @%p5437 bra BB0_2219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25210 (main.1.sm_70.ptx:22590) xor.b32 %r22059, %r6043, 222;
GPGPU-Sim PTX: 1116 (potential) branch divergence @  PC=0x25298 (main.1.sm_70.ptx:22609) @%p5439 bra BB0_2231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25300 (main.1.sm_70.ptx:22625) shfl.sync.idx.b32 %r5123|%p3557, %r22068, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1117 (potential) branch divergence @  PC=0x25320 (main.1.sm_70.ptx:22629) @%p5439 bra BB0_2233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25388 (main.1.sm_70.ptx:22645) shfl.sync.idx.b32 %r5127|%p3561, %r22068, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1118 (potential) branch divergence @  PC=0x253a8 (main.1.sm_70.ptx:22649) @%p5439 bra BB0_2235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25410 (main.1.sm_70.ptx:22665) shfl.sync.idx.b32 %r5131|%p3565, %r22068, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1119 (potential) branch divergence @  PC=0x25430 (main.1.sm_70.ptx:22669) @%p5439 bra BB0_2237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25498 (main.1.sm_70.ptx:22685) add.s32 %r24957, %r24957, 1;
GPGPU-Sim PTX: 1120 (potential) branch divergence @  PC=0x254a8 (main.1.sm_70.ptx:22687) @%p5443 bra BB0_2229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x254b0 (main.1.sm_70.ptx:22689) xor.b32 %r22131, %r6043, 223;
GPGPU-Sim PTX: 1121 (potential) branch divergence @  PC=0x25538 (main.1.sm_70.ptx:22708) @%p5445 bra BB0_2241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x255a0 (main.1.sm_70.ptx:22724) shfl.sync.idx.b32 %r5146|%p3573, %r22140, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1122 (potential) branch divergence @  PC=0x255c0 (main.1.sm_70.ptx:22728) @%p5445 bra BB0_2243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25628 (main.1.sm_70.ptx:22744) shfl.sync.idx.b32 %r5150|%p3577, %r22140, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1123 (potential) branch divergence @  PC=0x25648 (main.1.sm_70.ptx:22748) @%p5445 bra BB0_2245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x256b0 (main.1.sm_70.ptx:22764) shfl.sync.idx.b32 %r5154|%p3581, %r22140, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1124 (potential) branch divergence @  PC=0x256d0 (main.1.sm_70.ptx:22768) @%p5445 bra BB0_2247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25738 (main.1.sm_70.ptx:22784) add.s32 %r24958, %r24958, 1;
GPGPU-Sim PTX: 1125 (potential) branch divergence @  PC=0x25748 (main.1.sm_70.ptx:22786) @%p5449 bra BB0_2239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25750 (main.1.sm_70.ptx:22788) xor.b32 %r22203, %r6043, 224;
GPGPU-Sim PTX: 1126 (potential) branch divergence @  PC=0x257d8 (main.1.sm_70.ptx:22807) @%p5451 bra BB0_2251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25840 (main.1.sm_70.ptx:22823) shfl.sync.idx.b32 %r5169|%p3589, %r22212, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1127 (potential) branch divergence @  PC=0x25860 (main.1.sm_70.ptx:22827) @%p5451 bra BB0_2253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258c8 (main.1.sm_70.ptx:22843) shfl.sync.idx.b32 %r5173|%p3593, %r22212, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1128 (potential) branch divergence @  PC=0x258e8 (main.1.sm_70.ptx:22847) @%p5451 bra BB0_2255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25950 (main.1.sm_70.ptx:22863) shfl.sync.idx.b32 %r5177|%p3597, %r22212, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1129 (potential) branch divergence @  PC=0x25970 (main.1.sm_70.ptx:22867) @%p5451 bra BB0_2257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x259d8 (main.1.sm_70.ptx:22883) add.s32 %r24959, %r24959, 1;
GPGPU-Sim PTX: 1130 (potential) branch divergence @  PC=0x259e8 (main.1.sm_70.ptx:22885) @%p5455 bra BB0_2249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x259f0 (main.1.sm_70.ptx:22887) xor.b32 %r22275, %r6043, 225;
GPGPU-Sim PTX: 1131 (potential) branch divergence @  PC=0x25a78 (main.1.sm_70.ptx:22906) @%p5457 bra BB0_2261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ae0 (main.1.sm_70.ptx:22922) shfl.sync.idx.b32 %r5192|%p3605, %r22284, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1132 (potential) branch divergence @  PC=0x25b00 (main.1.sm_70.ptx:22926) @%p5457 bra BB0_2263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b68 (main.1.sm_70.ptx:22942) shfl.sync.idx.b32 %r5196|%p3609, %r22284, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1133 (potential) branch divergence @  PC=0x25b88 (main.1.sm_70.ptx:22946) @%p5457 bra BB0_2265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25bf0 (main.1.sm_70.ptx:22962) shfl.sync.idx.b32 %r5200|%p3613, %r22284, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1134 (potential) branch divergence @  PC=0x25c10 (main.1.sm_70.ptx:22966) @%p5457 bra BB0_2267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c78 (main.1.sm_70.ptx:22982) add.s32 %r24960, %r24960, 1;
GPGPU-Sim PTX: 1135 (potential) branch divergence @  PC=0x25c88 (main.1.sm_70.ptx:22984) @%p5461 bra BB0_2259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c90 (main.1.sm_70.ptx:22986) xor.b32 %r22347, %r6043, 226;
GPGPU-Sim PTX: 1136 (potential) branch divergence @  PC=0x25d18 (main.1.sm_70.ptx:23005) @%p5463 bra BB0_2271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d80 (main.1.sm_70.ptx:23021) shfl.sync.idx.b32 %r5215|%p3621, %r22356, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1137 (potential) branch divergence @  PC=0x25da0 (main.1.sm_70.ptx:23025) @%p5463 bra BB0_2273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e08 (main.1.sm_70.ptx:23041) shfl.sync.idx.b32 %r5219|%p3625, %r22356, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1138 (potential) branch divergence @  PC=0x25e28 (main.1.sm_70.ptx:23045) @%p5463 bra BB0_2275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e90 (main.1.sm_70.ptx:23061) shfl.sync.idx.b32 %r5223|%p3629, %r22356, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1139 (potential) branch divergence @  PC=0x25eb0 (main.1.sm_70.ptx:23065) @%p5463 bra BB0_2277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f18 (main.1.sm_70.ptx:23081) add.s32 %r24961, %r24961, 1;
GPGPU-Sim PTX: 1140 (potential) branch divergence @  PC=0x25f28 (main.1.sm_70.ptx:23083) @%p5467 bra BB0_2269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f30 (main.1.sm_70.ptx:23085) xor.b32 %r22419, %r6043, 227;
GPGPU-Sim PTX: 1141 (potential) branch divergence @  PC=0x25fb8 (main.1.sm_70.ptx:23104) @%p5469 bra BB0_2281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26020 (main.1.sm_70.ptx:23120) shfl.sync.idx.b32 %r5238|%p3637, %r22428, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1142 (potential) branch divergence @  PC=0x26040 (main.1.sm_70.ptx:23124) @%p5469 bra BB0_2283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x260a8 (main.1.sm_70.ptx:23140) shfl.sync.idx.b32 %r5242|%p3641, %r22428, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1143 (potential) branch divergence @  PC=0x260c8 (main.1.sm_70.ptx:23144) @%p5469 bra BB0_2285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26130 (main.1.sm_70.ptx:23160) shfl.sync.idx.b32 %r5246|%p3645, %r22428, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1144 (potential) branch divergence @  PC=0x26150 (main.1.sm_70.ptx:23164) @%p5469 bra BB0_2287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x261b8 (main.1.sm_70.ptx:23180) add.s32 %r24962, %r24962, 1;
GPGPU-Sim PTX: 1145 (potential) branch divergence @  PC=0x261c8 (main.1.sm_70.ptx:23182) @%p5473 bra BB0_2279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x261d0 (main.1.sm_70.ptx:23184) xor.b32 %r22491, %r6043, 228;
GPGPU-Sim PTX: 1146 (potential) branch divergence @  PC=0x26258 (main.1.sm_70.ptx:23203) @%p5475 bra BB0_2291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x262c0 (main.1.sm_70.ptx:23219) shfl.sync.idx.b32 %r5261|%p3653, %r22500, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1147 (potential) branch divergence @  PC=0x262e0 (main.1.sm_70.ptx:23223) @%p5475 bra BB0_2293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26348 (main.1.sm_70.ptx:23239) shfl.sync.idx.b32 %r5265|%p3657, %r22500, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1148 (potential) branch divergence @  PC=0x26368 (main.1.sm_70.ptx:23243) @%p5475 bra BB0_2295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263d0 (main.1.sm_70.ptx:23259) shfl.sync.idx.b32 %r5269|%p3661, %r22500, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1149 (potential) branch divergence @  PC=0x263f0 (main.1.sm_70.ptx:23263) @%p5475 bra BB0_2297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26458 (main.1.sm_70.ptx:23279) add.s32 %r24963, %r24963, 1;
GPGPU-Sim PTX: 1150 (potential) branch divergence @  PC=0x26468 (main.1.sm_70.ptx:23281) @%p5479 bra BB0_2289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26470 (main.1.sm_70.ptx:23283) xor.b32 %r22563, %r6043, 229;
GPGPU-Sim PTX: 1151 (potential) branch divergence @  PC=0x264f8 (main.1.sm_70.ptx:23302) @%p5481 bra BB0_2301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26560 (main.1.sm_70.ptx:23318) shfl.sync.idx.b32 %r5284|%p3669, %r22572, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1152 (potential) branch divergence @  PC=0x26580 (main.1.sm_70.ptx:23322) @%p5481 bra BB0_2303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x265e8 (main.1.sm_70.ptx:23338) shfl.sync.idx.b32 %r5288|%p3673, %r22572, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1153 (potential) branch divergence @  PC=0x26608 (main.1.sm_70.ptx:23342) @%p5481 bra BB0_2305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26670 (main.1.sm_70.ptx:23358) shfl.sync.idx.b32 %r5292|%p3677, %r22572, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1154 (potential) branch divergence @  PC=0x26690 (main.1.sm_70.ptx:23362) @%p5481 bra BB0_2307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x266f8 (main.1.sm_70.ptx:23378) add.s32 %r24964, %r24964, 1;
GPGPU-Sim PTX: 1155 (potential) branch divergence @  PC=0x26708 (main.1.sm_70.ptx:23380) @%p5485 bra BB0_2299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26710 (main.1.sm_70.ptx:23382) xor.b32 %r22635, %r6043, 230;
GPGPU-Sim PTX: 1156 (potential) branch divergence @  PC=0x267a0 (main.1.sm_70.ptx:23402) @%p5487 bra BB0_2311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26808 (main.1.sm_70.ptx:23418) shfl.sync.idx.b32 %r5308|%p3685, %r22644, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1157 (potential) branch divergence @  PC=0x26828 (main.1.sm_70.ptx:23422) @%p5487 bra BB0_2313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26890 (main.1.sm_70.ptx:23438) shfl.sync.idx.b32 %r5312|%p3689, %r22644, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1158 (potential) branch divergence @  PC=0x268b0 (main.1.sm_70.ptx:23442) @%p5487 bra BB0_2315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26918 (main.1.sm_70.ptx:23458) shfl.sync.idx.b32 %r5316|%p3693, %r22644, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1159 (potential) branch divergence @  PC=0x26938 (main.1.sm_70.ptx:23462) @%p5487 bra BB0_2317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269a0 (main.1.sm_70.ptx:23478) add.s32 %r24965, %r24965, 1;
GPGPU-Sim PTX: 1160 (potential) branch divergence @  PC=0x269b0 (main.1.sm_70.ptx:23480) @%p5491 bra BB0_2309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269b8 (main.1.sm_70.ptx:23482) xor.b32 %r22707, %r6043, 231;
GPGPU-Sim PTX: 1161 (potential) branch divergence @  PC=0x26a48 (main.1.sm_70.ptx:23502) @%p5493 bra BB0_2321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ab0 (main.1.sm_70.ptx:23518) shfl.sync.idx.b32 %r5333|%p3701, %r22718, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1162 (potential) branch divergence @  PC=0x26ad0 (main.1.sm_70.ptx:23522) @%p5493 bra BB0_2323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b38 (main.1.sm_70.ptx:23538) shfl.sync.idx.b32 %r5337|%p3705, %r22718, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1163 (potential) branch divergence @  PC=0x26b58 (main.1.sm_70.ptx:23542) @%p5493 bra BB0_2325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26bc0 (main.1.sm_70.ptx:23558) shfl.sync.idx.b32 %r5341|%p3709, %r22718, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1164 (potential) branch divergence @  PC=0x26be0 (main.1.sm_70.ptx:23562) @%p5493 bra BB0_2327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c48 (main.1.sm_70.ptx:23578) add.s32 %r24966, %r24966, 1;
GPGPU-Sim PTX: 1165 (potential) branch divergence @  PC=0x26c60 (main.1.sm_70.ptx:23581) @%p5497 bra BB0_2319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c68 (main.1.sm_70.ptx:23583) xor.b32 %r22781, %r6043, 232;
GPGPU-Sim PTX: 1166 (potential) branch divergence @  PC=0x26cf8 (main.1.sm_70.ptx:23603) @%p5499 bra BB0_2331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d60 (main.1.sm_70.ptx:23619) shfl.sync.idx.b32 %r5359|%p3717, %r22792, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1167 (potential) branch divergence @  PC=0x26d80 (main.1.sm_70.ptx:23623) @%p5499 bra BB0_2333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26de8 (main.1.sm_70.ptx:23639) shfl.sync.idx.b32 %r5363|%p3721, %r22792, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1168 (potential) branch divergence @  PC=0x26e08 (main.1.sm_70.ptx:23643) @%p5499 bra BB0_2335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e70 (main.1.sm_70.ptx:23659) shfl.sync.idx.b32 %r5367|%p3725, %r22792, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1169 (potential) branch divergence @  PC=0x26e90 (main.1.sm_70.ptx:23663) @%p5499 bra BB0_2337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ef8 (main.1.sm_70.ptx:23679) add.s32 %r24968, %r24968, 1;
GPGPU-Sim PTX: 1170 (potential) branch divergence @  PC=0x26f10 (main.1.sm_70.ptx:23682) @%p5503 bra BB0_2329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f18 (main.1.sm_70.ptx:23684) xor.b32 %r22855, %r6043, 233;
GPGPU-Sim PTX: 1171 (potential) branch divergence @  PC=0x26fa8 (main.1.sm_70.ptx:23704) @%p5505 bra BB0_2341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27010 (main.1.sm_70.ptx:23720) shfl.sync.idx.b32 %r5385|%p3733, %r22866, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1172 (potential) branch divergence @  PC=0x27030 (main.1.sm_70.ptx:23724) @%p5505 bra BB0_2343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27098 (main.1.sm_70.ptx:23740) shfl.sync.idx.b32 %r5389|%p3737, %r22866, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1173 (potential) branch divergence @  PC=0x270b8 (main.1.sm_70.ptx:23744) @%p5505 bra BB0_2345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27120 (main.1.sm_70.ptx:23760) shfl.sync.idx.b32 %r5393|%p3741, %r22866, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1174 (potential) branch divergence @  PC=0x27140 (main.1.sm_70.ptx:23764) @%p5505 bra BB0_2347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x271a8 (main.1.sm_70.ptx:23780) add.s32 %r24970, %r24970, 1;
GPGPU-Sim PTX: 1175 (potential) branch divergence @  PC=0x271c0 (main.1.sm_70.ptx:23783) @%p5509 bra BB0_2339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x271c8 (main.1.sm_70.ptx:23785) xor.b32 %r22929, %r6043, 234;
GPGPU-Sim PTX: 1176 (potential) branch divergence @  PC=0x27258 (main.1.sm_70.ptx:23805) @%p5511 bra BB0_2351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x272c0 (main.1.sm_70.ptx:23821) shfl.sync.idx.b32 %r5411|%p3749, %r22940, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1177 (potential) branch divergence @  PC=0x272e0 (main.1.sm_70.ptx:23825) @%p5511 bra BB0_2353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27348 (main.1.sm_70.ptx:23841) shfl.sync.idx.b32 %r5415|%p3753, %r22940, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1178 (potential) branch divergence @  PC=0x27368 (main.1.sm_70.ptx:23845) @%p5511 bra BB0_2355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x273d0 (main.1.sm_70.ptx:23861) shfl.sync.idx.b32 %r5419|%p3757, %r22940, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1179 (potential) branch divergence @  PC=0x273f0 (main.1.sm_70.ptx:23865) @%p5511 bra BB0_2357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27458 (main.1.sm_70.ptx:23881) add.s32 %r24972, %r24972, 1;
GPGPU-Sim PTX: 1180 (potential) branch divergence @  PC=0x27470 (main.1.sm_70.ptx:23884) @%p5515 bra BB0_2349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27478 (main.1.sm_70.ptx:23886) xor.b32 %r23003, %r6043, 235;
GPGPU-Sim PTX: 1181 (potential) branch divergence @  PC=0x27508 (main.1.sm_70.ptx:23906) @%p5517 bra BB0_2361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27570 (main.1.sm_70.ptx:23922) shfl.sync.idx.b32 %r5437|%p3765, %r23014, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1182 (potential) branch divergence @  PC=0x27590 (main.1.sm_70.ptx:23926) @%p5517 bra BB0_2363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x275f8 (main.1.sm_70.ptx:23942) shfl.sync.idx.b32 %r5441|%p3769, %r23014, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1183 (potential) branch divergence @  PC=0x27618 (main.1.sm_70.ptx:23946) @%p5517 bra BB0_2365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27680 (main.1.sm_70.ptx:23962) shfl.sync.idx.b32 %r5445|%p3773, %r23014, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1184 (potential) branch divergence @  PC=0x276a0 (main.1.sm_70.ptx:23966) @%p5517 bra BB0_2367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27708 (main.1.sm_70.ptx:23982) add.s32 %r24974, %r24974, 1;
GPGPU-Sim PTX: 1185 (potential) branch divergence @  PC=0x27720 (main.1.sm_70.ptx:23985) @%p5521 bra BB0_2359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27728 (main.1.sm_70.ptx:23987) xor.b32 %r23077, %r6043, 236;
GPGPU-Sim PTX: 1186 (potential) branch divergence @  PC=0x277b8 (main.1.sm_70.ptx:24007) @%p5523 bra BB0_2371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27820 (main.1.sm_70.ptx:24023) shfl.sync.idx.b32 %r5463|%p3781, %r23088, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1187 (potential) branch divergence @  PC=0x27840 (main.1.sm_70.ptx:24027) @%p5523 bra BB0_2373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278a8 (main.1.sm_70.ptx:24043) shfl.sync.idx.b32 %r5467|%p3785, %r23088, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1188 (potential) branch divergence @  PC=0x278c8 (main.1.sm_70.ptx:24047) @%p5523 bra BB0_2375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27930 (main.1.sm_70.ptx:24063) shfl.sync.idx.b32 %r5471|%p3789, %r23088, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1189 (potential) branch divergence @  PC=0x27950 (main.1.sm_70.ptx:24067) @%p5523 bra BB0_2377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x279b8 (main.1.sm_70.ptx:24083) add.s32 %r24976, %r24976, 1;
GPGPU-Sim PTX: 1190 (potential) branch divergence @  PC=0x279d0 (main.1.sm_70.ptx:24086) @%p5527 bra BB0_2369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x279d8 (main.1.sm_70.ptx:24088) xor.b32 %r23151, %r6043, 237;
GPGPU-Sim PTX: 1191 (potential) branch divergence @  PC=0x27a68 (main.1.sm_70.ptx:24108) @%p5529 bra BB0_2381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27ad0 (main.1.sm_70.ptx:24124) shfl.sync.idx.b32 %r5489|%p3797, %r23162, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1192 (potential) branch divergence @  PC=0x27af0 (main.1.sm_70.ptx:24128) @%p5529 bra BB0_2383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27b58 (main.1.sm_70.ptx:24144) shfl.sync.idx.b32 %r5493|%p3801, %r23162, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1193 (potential) branch divergence @  PC=0x27b78 (main.1.sm_70.ptx:24148) @%p5529 bra BB0_2385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27be0 (main.1.sm_70.ptx:24164) shfl.sync.idx.b32 %r5497|%p3805, %r23162, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1194 (potential) branch divergence @  PC=0x27c00 (main.1.sm_70.ptx:24168) @%p5529 bra BB0_2387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c68 (main.1.sm_70.ptx:24184) add.s32 %r24978, %r24978, 1;
GPGPU-Sim PTX: 1195 (potential) branch divergence @  PC=0x27c80 (main.1.sm_70.ptx:24187) @%p5533 bra BB0_2379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27c88 (main.1.sm_70.ptx:24189) xor.b32 %r23225, %r6043, 238;
GPGPU-Sim PTX: 1196 (potential) branch divergence @  PC=0x27d18 (main.1.sm_70.ptx:24209) @%p5535 bra BB0_2391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d80 (main.1.sm_70.ptx:24225) shfl.sync.idx.b32 %r5515|%p3813, %r23236, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1197 (potential) branch divergence @  PC=0x27da0 (main.1.sm_70.ptx:24229) @%p5535 bra BB0_2393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e08 (main.1.sm_70.ptx:24245) shfl.sync.idx.b32 %r5519|%p3817, %r23236, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1198 (potential) branch divergence @  PC=0x27e28 (main.1.sm_70.ptx:24249) @%p5535 bra BB0_2395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e90 (main.1.sm_70.ptx:24265) shfl.sync.idx.b32 %r5523|%p3821, %r23236, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1199 (potential) branch divergence @  PC=0x27eb0 (main.1.sm_70.ptx:24269) @%p5535 bra BB0_2397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f18 (main.1.sm_70.ptx:24285) add.s32 %r24980, %r24980, 1;
GPGPU-Sim PTX: 1200 (potential) branch divergence @  PC=0x27f30 (main.1.sm_70.ptx:24288) @%p5539 bra BB0_2389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f38 (main.1.sm_70.ptx:24290) xor.b32 %r23299, %r6043, 239;
GPGPU-Sim PTX: 1201 (potential) branch divergence @  PC=0x27fc8 (main.1.sm_70.ptx:24310) @%p5541 bra BB0_2401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28030 (main.1.sm_70.ptx:24326) shfl.sync.idx.b32 %r5541|%p3829, %r23310, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1202 (potential) branch divergence @  PC=0x28050 (main.1.sm_70.ptx:24330) @%p5541 bra BB0_2403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280b8 (main.1.sm_70.ptx:24346) shfl.sync.idx.b32 %r5545|%p3833, %r23310, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1203 (potential) branch divergence @  PC=0x280d8 (main.1.sm_70.ptx:24350) @%p5541 bra BB0_2405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28140 (main.1.sm_70.ptx:24366) shfl.sync.idx.b32 %r5549|%p3837, %r23310, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1204 (potential) branch divergence @  PC=0x28160 (main.1.sm_70.ptx:24370) @%p5541 bra BB0_2407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281c8 (main.1.sm_70.ptx:24386) add.s32 %r24982, %r24982, 1;
GPGPU-Sim PTX: 1205 (potential) branch divergence @  PC=0x281e0 (main.1.sm_70.ptx:24389) @%p5545 bra BB0_2399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x281e8 (main.1.sm_70.ptx:24391) xor.b32 %r23373, %r6043, 240;
GPGPU-Sim PTX: 1206 (potential) branch divergence @  PC=0x28278 (main.1.sm_70.ptx:24411) @%p5547 bra BB0_2411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x282e0 (main.1.sm_70.ptx:24427) shfl.sync.idx.b32 %r5567|%p3845, %r23384, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1207 (potential) branch divergence @  PC=0x28300 (main.1.sm_70.ptx:24431) @%p5547 bra BB0_2413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28368 (main.1.sm_70.ptx:24447) shfl.sync.idx.b32 %r5571|%p3849, %r23384, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1208 (potential) branch divergence @  PC=0x28388 (main.1.sm_70.ptx:24451) @%p5547 bra BB0_2415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283f0 (main.1.sm_70.ptx:24467) shfl.sync.idx.b32 %r5575|%p3853, %r23384, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1209 (potential) branch divergence @  PC=0x28410 (main.1.sm_70.ptx:24471) @%p5547 bra BB0_2417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28478 (main.1.sm_70.ptx:24487) add.s32 %r24984, %r24984, 1;
GPGPU-Sim PTX: 1210 (potential) branch divergence @  PC=0x28490 (main.1.sm_70.ptx:24490) @%p5551 bra BB0_2409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28498 (main.1.sm_70.ptx:24492) xor.b32 %r23447, %r6043, 241;
GPGPU-Sim PTX: 1211 (potential) branch divergence @  PC=0x28528 (main.1.sm_70.ptx:24512) @%p5553 bra BB0_2421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28590 (main.1.sm_70.ptx:24528) shfl.sync.idx.b32 %r5593|%p3861, %r23458, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1212 (potential) branch divergence @  PC=0x285b0 (main.1.sm_70.ptx:24532) @%p5553 bra BB0_2423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28618 (main.1.sm_70.ptx:24548) shfl.sync.idx.b32 %r5597|%p3865, %r23458, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1213 (potential) branch divergence @  PC=0x28638 (main.1.sm_70.ptx:24552) @%p5553 bra BB0_2425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x286a0 (main.1.sm_70.ptx:24568) shfl.sync.idx.b32 %r5601|%p3869, %r23458, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1214 (potential) branch divergence @  PC=0x286c0 (main.1.sm_70.ptx:24572) @%p5553 bra BB0_2427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28728 (main.1.sm_70.ptx:24588) add.s32 %r24986, %r24986, 1;
GPGPU-Sim PTX: 1215 (potential) branch divergence @  PC=0x28740 (main.1.sm_70.ptx:24591) @%p5557 bra BB0_2419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28748 (main.1.sm_70.ptx:24593) xor.b32 %r23521, %r6043, 242;
GPGPU-Sim PTX: 1216 (potential) branch divergence @  PC=0x287d8 (main.1.sm_70.ptx:24613) @%p5559 bra BB0_2431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28840 (main.1.sm_70.ptx:24629) shfl.sync.idx.b32 %r5619|%p3877, %r23532, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1217 (potential) branch divergence @  PC=0x28860 (main.1.sm_70.ptx:24633) @%p5559 bra BB0_2433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288c8 (main.1.sm_70.ptx:24649) shfl.sync.idx.b32 %r5623|%p3881, %r23532, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1218 (potential) branch divergence @  PC=0x288e8 (main.1.sm_70.ptx:24653) @%p5559 bra BB0_2435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28950 (main.1.sm_70.ptx:24669) shfl.sync.idx.b32 %r5627|%p3885, %r23532, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1219 (potential) branch divergence @  PC=0x28970 (main.1.sm_70.ptx:24673) @%p5559 bra BB0_2437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x289d8 (main.1.sm_70.ptx:24689) add.s32 %r24988, %r24988, 1;
GPGPU-Sim PTX: 1220 (potential) branch divergence @  PC=0x289f0 (main.1.sm_70.ptx:24692) @%p5563 bra BB0_2429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x289f8 (main.1.sm_70.ptx:24694) xor.b32 %r23595, %r6043, 243;
GPGPU-Sim PTX: 1221 (potential) branch divergence @  PC=0x28a88 (main.1.sm_70.ptx:24714) @%p5565 bra BB0_2441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28af0 (main.1.sm_70.ptx:24730) shfl.sync.idx.b32 %r5645|%p3893, %r23606, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1222 (potential) branch divergence @  PC=0x28b10 (main.1.sm_70.ptx:24734) @%p5565 bra BB0_2443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b78 (main.1.sm_70.ptx:24750) shfl.sync.idx.b32 %r5649|%p3897, %r23606, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1223 (potential) branch divergence @  PC=0x28b98 (main.1.sm_70.ptx:24754) @%p5565 bra BB0_2445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c00 (main.1.sm_70.ptx:24770) shfl.sync.idx.b32 %r5653|%p3901, %r23606, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1224 (potential) branch divergence @  PC=0x28c20 (main.1.sm_70.ptx:24774) @%p5565 bra BB0_2447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28c88 (main.1.sm_70.ptx:24790) add.s32 %r24990, %r24990, 1;
GPGPU-Sim PTX: 1225 (potential) branch divergence @  PC=0x28ca0 (main.1.sm_70.ptx:24793) @%p5569 bra BB0_2439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ca8 (main.1.sm_70.ptx:24795) xor.b32 %r23669, %r6043, 244;
GPGPU-Sim PTX: 1226 (potential) branch divergence @  PC=0x28d38 (main.1.sm_70.ptx:24815) @%p5571 bra BB0_2451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28da0 (main.1.sm_70.ptx:24831) shfl.sync.idx.b32 %r5671|%p3909, %r23680, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1227 (potential) branch divergence @  PC=0x28dc0 (main.1.sm_70.ptx:24835) @%p5571 bra BB0_2453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e28 (main.1.sm_70.ptx:24851) shfl.sync.idx.b32 %r5675|%p3913, %r23680, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1228 (potential) branch divergence @  PC=0x28e48 (main.1.sm_70.ptx:24855) @%p5571 bra BB0_2455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28eb0 (main.1.sm_70.ptx:24871) shfl.sync.idx.b32 %r5679|%p3917, %r23680, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1229 (potential) branch divergence @  PC=0x28ed0 (main.1.sm_70.ptx:24875) @%p5571 bra BB0_2457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f38 (main.1.sm_70.ptx:24891) add.s32 %r24992, %r24992, 1;
GPGPU-Sim PTX: 1230 (potential) branch divergence @  PC=0x28f50 (main.1.sm_70.ptx:24894) @%p5575 bra BB0_2449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f58 (main.1.sm_70.ptx:24896) xor.b32 %r23743, %r6043, 245;
GPGPU-Sim PTX: 1231 (potential) branch divergence @  PC=0x28fe8 (main.1.sm_70.ptx:24916) @%p5577 bra BB0_2461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29050 (main.1.sm_70.ptx:24932) shfl.sync.idx.b32 %r5697|%p3925, %r23754, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1232 (potential) branch divergence @  PC=0x29070 (main.1.sm_70.ptx:24936) @%p5577 bra BB0_2463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290d8 (main.1.sm_70.ptx:24952) shfl.sync.idx.b32 %r5701|%p3929, %r23754, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1233 (potential) branch divergence @  PC=0x290f8 (main.1.sm_70.ptx:24956) @%p5577 bra BB0_2465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29160 (main.1.sm_70.ptx:24972) shfl.sync.idx.b32 %r5705|%p3933, %r23754, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1234 (potential) branch divergence @  PC=0x29180 (main.1.sm_70.ptx:24976) @%p5577 bra BB0_2467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x291e8 (main.1.sm_70.ptx:24992) add.s32 %r24994, %r24994, 1;
GPGPU-Sim PTX: 1235 (potential) branch divergence @  PC=0x29200 (main.1.sm_70.ptx:24995) @%p5581 bra BB0_2459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29208 (main.1.sm_70.ptx:24997) xor.b32 %r23817, %r6043, 246;
GPGPU-Sim PTX: 1236 (potential) branch divergence @  PC=0x29298 (main.1.sm_70.ptx:25017) @%p5583 bra BB0_2471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29300 (main.1.sm_70.ptx:25033) shfl.sync.idx.b32 %r5723|%p3941, %r23828, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1237 (potential) branch divergence @  PC=0x29320 (main.1.sm_70.ptx:25037) @%p5583 bra BB0_2473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29388 (main.1.sm_70.ptx:25053) shfl.sync.idx.b32 %r5727|%p3945, %r23828, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1238 (potential) branch divergence @  PC=0x293a8 (main.1.sm_70.ptx:25057) @%p5583 bra BB0_2475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29410 (main.1.sm_70.ptx:25073) shfl.sync.idx.b32 %r5731|%p3949, %r23828, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1239 (potential) branch divergence @  PC=0x29430 (main.1.sm_70.ptx:25077) @%p5583 bra BB0_2477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29498 (main.1.sm_70.ptx:25093) add.s32 %r24996, %r24996, 1;
GPGPU-Sim PTX: 1240 (potential) branch divergence @  PC=0x294b0 (main.1.sm_70.ptx:25096) @%p5587 bra BB0_2469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x294b8 (main.1.sm_70.ptx:25098) xor.b32 %r23891, %r6043, 247;
GPGPU-Sim PTX: 1241 (potential) branch divergence @  PC=0x29548 (main.1.sm_70.ptx:25118) @%p5589 bra BB0_2481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x295b0 (main.1.sm_70.ptx:25134) shfl.sync.idx.b32 %r5749|%p3957, %r23902, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1242 (potential) branch divergence @  PC=0x295d0 (main.1.sm_70.ptx:25138) @%p5589 bra BB0_2483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29638 (main.1.sm_70.ptx:25154) shfl.sync.idx.b32 %r5753|%p3961, %r23902, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1243 (potential) branch divergence @  PC=0x29658 (main.1.sm_70.ptx:25158) @%p5589 bra BB0_2485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x296c0 (main.1.sm_70.ptx:25174) shfl.sync.idx.b32 %r5757|%p3965, %r23902, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1244 (potential) branch divergence @  PC=0x296e0 (main.1.sm_70.ptx:25178) @%p5589 bra BB0_2487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29748 (main.1.sm_70.ptx:25194) add.s32 %r24998, %r24998, 1;
GPGPU-Sim PTX: 1245 (potential) branch divergence @  PC=0x29760 (main.1.sm_70.ptx:25197) @%p5593 bra BB0_2479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29768 (main.1.sm_70.ptx:25199) xor.b32 %r23965, %r6043, 248;
GPGPU-Sim PTX: 1246 (potential) branch divergence @  PC=0x297f8 (main.1.sm_70.ptx:25219) @%p5595 bra BB0_2491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29860 (main.1.sm_70.ptx:25235) shfl.sync.idx.b32 %r5775|%p3973, %r23976, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1247 (potential) branch divergence @  PC=0x29880 (main.1.sm_70.ptx:25239) @%p5595 bra BB0_2493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298e8 (main.1.sm_70.ptx:25255) shfl.sync.idx.b32 %r5779|%p3977, %r23976, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1248 (potential) branch divergence @  PC=0x29908 (main.1.sm_70.ptx:25259) @%p5595 bra BB0_2495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29970 (main.1.sm_70.ptx:25275) shfl.sync.idx.b32 %r5783|%p3981, %r23976, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1249 (potential) branch divergence @  PC=0x29990 (main.1.sm_70.ptx:25279) @%p5595 bra BB0_2497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x299f8 (main.1.sm_70.ptx:25295) add.s32 %r25000, %r25000, 1;
GPGPU-Sim PTX: 1250 (potential) branch divergence @  PC=0x29a10 (main.1.sm_70.ptx:25298) @%p5599 bra BB0_2489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a18 (main.1.sm_70.ptx:25300) xor.b32 %r24039, %r6043, 249;
GPGPU-Sim PTX: 1251 (potential) branch divergence @  PC=0x29aa8 (main.1.sm_70.ptx:25320) @%p5601 bra BB0_2501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b10 (main.1.sm_70.ptx:25336) shfl.sync.idx.b32 %r5801|%p3989, %r24050, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1252 (potential) branch divergence @  PC=0x29b30 (main.1.sm_70.ptx:25340) @%p5601 bra BB0_2503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b98 (main.1.sm_70.ptx:25356) shfl.sync.idx.b32 %r5805|%p3993, %r24050, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1253 (potential) branch divergence @  PC=0x29bb8 (main.1.sm_70.ptx:25360) @%p5601 bra BB0_2505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c20 (main.1.sm_70.ptx:25376) shfl.sync.idx.b32 %r5809|%p3997, %r24050, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1254 (potential) branch divergence @  PC=0x29c40 (main.1.sm_70.ptx:25380) @%p5601 bra BB0_2507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ca8 (main.1.sm_70.ptx:25396) add.s32 %r25002, %r25002, 1;
GPGPU-Sim PTX: 1255 (potential) branch divergence @  PC=0x29cc0 (main.1.sm_70.ptx:25399) @%p5605 bra BB0_2499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29cc8 (main.1.sm_70.ptx:25401) xor.b32 %r24113, %r6043, 250;
GPGPU-Sim PTX: 1256 (potential) branch divergence @  PC=0x29d58 (main.1.sm_70.ptx:25421) @%p5607 bra BB0_2511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29dc0 (main.1.sm_70.ptx:25437) shfl.sync.idx.b32 %r5827|%p4005, %r24124, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1257 (potential) branch divergence @  PC=0x29de0 (main.1.sm_70.ptx:25441) @%p5607 bra BB0_2513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29e48 (main.1.sm_70.ptx:25457) shfl.sync.idx.b32 %r5831|%p4009, %r24124, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1258 (potential) branch divergence @  PC=0x29e68 (main.1.sm_70.ptx:25461) @%p5607 bra BB0_2515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ed0 (main.1.sm_70.ptx:25477) shfl.sync.idx.b32 %r5835|%p4013, %r24124, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1259 (potential) branch divergence @  PC=0x29ef0 (main.1.sm_70.ptx:25481) @%p5607 bra BB0_2517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f58 (main.1.sm_70.ptx:25497) add.s32 %r25004, %r25004, 1;
GPGPU-Sim PTX: 1260 (potential) branch divergence @  PC=0x29f70 (main.1.sm_70.ptx:25500) @%p5611 bra BB0_2509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f78 (main.1.sm_70.ptx:25502) xor.b32 %r24187, %r6043, 251;
GPGPU-Sim PTX: 1261 (potential) branch divergence @  PC=0x2a008 (main.1.sm_70.ptx:25522) @%p5613 bra BB0_2521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a070 (main.1.sm_70.ptx:25538) shfl.sync.idx.b32 %r5853|%p4021, %r24198, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1262 (potential) branch divergence @  PC=0x2a090 (main.1.sm_70.ptx:25542) @%p5613 bra BB0_2523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0f8 (main.1.sm_70.ptx:25558) shfl.sync.idx.b32 %r5857|%p4025, %r24198, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1263 (potential) branch divergence @  PC=0x2a118 (main.1.sm_70.ptx:25562) @%p5613 bra BB0_2525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a180 (main.1.sm_70.ptx:25578) shfl.sync.idx.b32 %r5861|%p4029, %r24198, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1264 (potential) branch divergence @  PC=0x2a1a0 (main.1.sm_70.ptx:25582) @%p5613 bra BB0_2527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a208 (main.1.sm_70.ptx:25598) add.s32 %r25006, %r25006, 1;
GPGPU-Sim PTX: 1265 (potential) branch divergence @  PC=0x2a220 (main.1.sm_70.ptx:25601) @%p5617 bra BB0_2519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a228 (main.1.sm_70.ptx:25603) xor.b32 %r24261, %r6043, 252;
GPGPU-Sim PTX: 1266 (potential) branch divergence @  PC=0x2a2b8 (main.1.sm_70.ptx:25623) @%p5619 bra BB0_2531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a320 (main.1.sm_70.ptx:25639) shfl.sync.idx.b32 %r5879|%p4037, %r24272, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1267 (potential) branch divergence @  PC=0x2a340 (main.1.sm_70.ptx:25643) @%p5619 bra BB0_2533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a3a8 (main.1.sm_70.ptx:25659) shfl.sync.idx.b32 %r5883|%p4041, %r24272, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1268 (potential) branch divergence @  PC=0x2a3c8 (main.1.sm_70.ptx:25663) @%p5619 bra BB0_2535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a430 (main.1.sm_70.ptx:25679) shfl.sync.idx.b32 %r5887|%p4045, %r24272, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1269 (potential) branch divergence @  PC=0x2a450 (main.1.sm_70.ptx:25683) @%p5619 bra BB0_2537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a4b8 (main.1.sm_70.ptx:25699) add.s32 %r25008, %r25008, 1;
GPGPU-Sim PTX: 1270 (potential) branch divergence @  PC=0x2a4d0 (main.1.sm_70.ptx:25702) @%p5623 bra BB0_2529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a4d8 (main.1.sm_70.ptx:25704) xor.b32 %r24335, %r6043, 253;
GPGPU-Sim PTX: 1271 (potential) branch divergence @  PC=0x2a568 (main.1.sm_70.ptx:25724) @%p5625 bra BB0_2541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5d0 (main.1.sm_70.ptx:25740) shfl.sync.idx.b32 %r5905|%p4053, %r24346, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1272 (potential) branch divergence @  PC=0x2a5f0 (main.1.sm_70.ptx:25744) @%p5625 bra BB0_2543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a658 (main.1.sm_70.ptx:25760) shfl.sync.idx.b32 %r5909|%p4057, %r24346, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1273 (potential) branch divergence @  PC=0x2a678 (main.1.sm_70.ptx:25764) @%p5625 bra BB0_2545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6e0 (main.1.sm_70.ptx:25780) shfl.sync.idx.b32 %r5913|%p4061, %r24346, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1274 (potential) branch divergence @  PC=0x2a700 (main.1.sm_70.ptx:25784) @%p5625 bra BB0_2547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a768 (main.1.sm_70.ptx:25800) add.s32 %r25010, %r25010, 1;
GPGPU-Sim PTX: 1275 (potential) branch divergence @  PC=0x2a780 (main.1.sm_70.ptx:25803) @%p5629 bra BB0_2539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a788 (main.1.sm_70.ptx:25805) xor.b32 %r24409, %r6043, 254;
GPGPU-Sim PTX: 1276 (potential) branch divergence @  PC=0x2a818 (main.1.sm_70.ptx:25825) @%p5631 bra BB0_2551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a880 (main.1.sm_70.ptx:25841) shfl.sync.idx.b32 %r5931|%p4069, %r24420, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1277 (potential) branch divergence @  PC=0x2a8a0 (main.1.sm_70.ptx:25845) @%p5631 bra BB0_2553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a908 (main.1.sm_70.ptx:25861) shfl.sync.idx.b32 %r5935|%p4073, %r24420, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1278 (potential) branch divergence @  PC=0x2a928 (main.1.sm_70.ptx:25865) @%p5631 bra BB0_2555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a990 (main.1.sm_70.ptx:25881) shfl.sync.idx.b32 %r5939|%p4077, %r24420, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1279 (potential) branch divergence @  PC=0x2a9b0 (main.1.sm_70.ptx:25885) @%p5631 bra BB0_2557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa18 (main.1.sm_70.ptx:25901) add.s32 %r25012, %r25012, 1;
GPGPU-Sim PTX: 1280 (potential) branch divergence @  PC=0x2aa30 (main.1.sm_70.ptx:25904) @%p5635 bra BB0_2549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa38 (main.1.sm_70.ptx:25906) xor.b32 %r24483, %r6043, 255;
GPGPU-Sim PTX: 1281 (potential) branch divergence @  PC=0x2aac8 (main.1.sm_70.ptx:25926) @%p5637 bra BB0_2561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab30 (main.1.sm_70.ptx:25942) shfl.sync.idx.b32 %r5957|%p4085, %r24494, %r6051, %r6081, %r6082;
GPGPU-Sim PTX: 1282 (potential) branch divergence @  PC=0x2ab50 (main.1.sm_70.ptx:25946) @%p5637 bra BB0_2563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2abb8 (main.1.sm_70.ptx:25962) shfl.sync.idx.b32 %r5961|%p4089, %r24494, %r6061, %r6081, %r6082;
GPGPU-Sim PTX: 1283 (potential) branch divergence @  PC=0x2abd8 (main.1.sm_70.ptx:25966) @%p5637 bra BB0_2565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac40 (main.1.sm_70.ptx:25982) shfl.sync.idx.b32 %r5965|%p4093, %r24494, %r6052, %r6081, %r6082;
GPGPU-Sim PTX: 1284 (potential) branch divergence @  PC=0x2ac60 (main.1.sm_70.ptx:25986) @%p5637 bra BB0_2567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2acc8 (main.1.sm_70.ptx:26002) add.s32 %r25014, %r25014, 1;
GPGPU-Sim PTX: 1285 (potential) branch divergence @  PC=0x2acf8 (main.1.sm_70.ptx:26008) @%p5641 bra BB0_2559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad00 (main.1.sm_70.ptx:26010) mov.u64 %rd11770, keccakf_rndc;
GPGPU-Sim PTX: 1286 (potential) branch divergence @  PC=0x2b5d8 (main.1.sm_70.ptx:26498) @%p5642 bra BB0_2569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b5e0 (main.1.sm_70.ptx:26500) ld.param.u64 %rd7640, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1287 (potential) branch divergence @  PC=0x2b728 (main.1.sm_70.ptx:26545) @%p5660 bra BB0_2572;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b750 (main.1.sm_70.ptx:26555) ld.param.u64 %rd7641, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1288 (potential) branch divergence @  PC=0x2b810 (main.1.sm_70.ptx:26583) @%p5678 bra BB0_2574;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b838 (main.1.sm_70.ptx:26593) ld.param.u64 %rd7642, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1289 (potential) branch divergence @  PC=0x2b8f8 (main.1.sm_70.ptx:26621) @%p5696 bra BB0_2576;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b920 (main.1.sm_70.ptx:26631) ld.param.u64 %rd7643, [_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j_param_2];
GPGPU-Sim PTX: 1290 (potential) branch divergence @  PC=0x2b9e0 (main.1.sm_70.ptx:26659) @%p5714 bra BB0_2578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba08 (main.1.sm_70.ptx:26669) mov.u32 %r24732, %ntid.x;
GPGPU-Sim PTX: 1291 (potential) branch divergence @  PC=0x2ba68 (main.1.sm_70.ptx:26683) @!%p4101 bra BB0_2580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bae0 (main.1.sm_70.ptx:26706) ret;
GPGPU-Sim PTX: 1292 (potential) branch divergence @  PC=0x2ba70 (main.1.sm_70.ptx:26684) bra.uni BB0_2579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba78 (main.1.sm_70.ptx:26687) mov.u32 %r24733, %ctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'.
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: CTA/core = 3, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 1: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 454032
gpu_sim_insn = 60338692
gpu_ipc =     132.8952
gpu_tot_sim_cycle = 454032
gpu_tot_sim_insn = 60338692
gpu_tot_ipc =     132.8952
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0048
partiton_level_parallism_total  =       0.0048
partiton_level_parallism_util =       1.5293
partiton_level_parallism_util_total  =       1.5293
L2_BW  =       0.1727 GB/Sec
L2_BW_total  =       0.1727 GB/Sec
gpu_total_sim_rate=120196

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 537, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 69642
	L1D_total_cache_misses = 2174
	L1D_total_cache_miss_rate = 0.0312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 943
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94022, 93995, 93995, 93995, 93995, 93995, 93995, 93995, 
gpgpu_n_tot_thrd_icount = 99404576
gpgpu_n_tot_w_icount = 3106393
gpgpu_n_stall_shd_mem = 36738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2156
gpgpu_n_mem_write_global = 8
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1052672
gpgpu_n_store_insn = 8
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 49152
gpgpu_n_param_mem_insn = 8192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 36738
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:909458	W0_Idle:10115	W0_Scoreboard:3166119	W1:108	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1572864	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1434976
single_issue_nums: WS0:752068	WS1:751960	WS2:751960	WS3:751960	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17248 {8:2156,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 320 {40:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 86240 {40:2156,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 64 {8:8,}
maxmflatency = 953 
max_icnt2mem_latency = 527 
maxmrqlatency = 36 
max_icnt2sh_latency = 20 
averagemflatency = 559 
avg_icnt2mem_latency = 166 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 2 
mrq_lat_table:274 	105 	263 	324 	877 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12 	903 	1249 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	469 	253 	297 	656 	460 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1989 	155 	16 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	2 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6634      6072         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6630      6060         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6626      6045         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6622      6032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6618      6020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6614      6008         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6610      5993         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6606      5980         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5968      5657         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5956      5643         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5942      5630         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5928      5618         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5915      5605         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5903      5591         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5890      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5876      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6175      5863         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6161      5851         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6148      5839         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      6136      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6124      5811         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6109      5799         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      6096      5787         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      6084      5772         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6277      5759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6265      5747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6253      5735         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6238      5720         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6225      5707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6212      5695         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6200      5683         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6187      5668         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2048/64 = 32.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        512       612    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        465       608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        575       636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        466       666    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        466       707    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        465       730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        465       722    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        465       715    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        744       553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        676       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        577       536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        562       527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        556       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        552       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        547       500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        542       491    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        645       626    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        641       616    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        636       608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        633       598    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        630       590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        623       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        618       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        613       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        680       589    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        676       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        671       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        666       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        661       554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        656       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        652       536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        647       526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        535       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        535       804         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        691       794         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        536       784         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        536       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        536       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        536       758         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        536       748         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       616         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        732       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        722       600         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       590         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        703       580         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        695       572         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        686       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        676       553         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        883       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        873       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        864       651         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        856       641         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        848       631         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       623         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        828       615         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        820       605         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        953       617         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        945       608         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        937       599         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        927       589         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        917       581         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        908       573         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        900       564         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        891       554         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=201 dram_eff=0.3184
bk0: 32a 340885i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170712
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=201 dram_eff=0.3184
bk0: 32a 340885i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175112
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=201 dram_eff=0.3184
bk0: 32a 340885i bk1: 32a 340884i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 340780 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173939
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=201 dram_eff=0.3184
bk0: 32a 340885i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176285
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=201 dram_eff=0.3184
bk0: 32a 340885i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00191831
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=201 dram_eff=0.3184
bk0: 32a 340885i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00195938
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=201 dram_eff=0.3184
bk0: 32a 340885i bk1: 32a 340884i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 340780 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192711
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=201 dram_eff=0.3184
bk0: 32a 340885i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194764
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=207 dram_eff=0.3092
bk0: 32a 340885i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00200337
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=207 dram_eff=0.3092
bk0: 32a 340886i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 340780 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002056 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00205617
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=206 dram_eff=0.3107
bk0: 32a 340885i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00204444
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=204 dram_eff=0.3137
bk0: 32a 340886i bk1: 32a 340884i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 340781 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002015 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00201511
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=203 dram_eff=0.3153
bk0: 32a 340885i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00203857
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=201 dram_eff=0.3184
bk0: 32a 340886i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 81 
Wasted_Row = 0 
Idle = 340780 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 57 
rwq = 0 
CCDLc_limit_alone = 57 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00206204
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=200 dram_eff=0.32
bk0: 32a 340885i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00207964
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=198 dram_eff=0.3232
bk0: 32a 340886i bk1: 32a 340884i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 340781 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00202097
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340883i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340777 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00212363
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340883i bk1: 32a 340884i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340778 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0021295
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340883i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340777 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00215297
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340883i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340777 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00219696
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340883i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340777 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224683
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340883i bk1: 32a 340884i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340778 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220283
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340883i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340777 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220576
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340883i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340777 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223216
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=197 dram_eff=0.3249
bk0: 32a 340885i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00199751
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340884i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340778 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002080 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00207964
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340884i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340778 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00212363
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340884i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340778 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00206204
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340884i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340778 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0021119
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340884i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 340778 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220576
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340884i bk1: 32a 340884i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 340779 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220576
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=340925 n_nop=340859 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001877
n_activity=196 dram_eff=0.3265
bk0: 32a 340883i bk1: 32a 340883i bk2: 0a 340925i bk3: 0a 340925i bk4: 0a 340925i bk5: 0a 340925i bk6: 0a 340925i bk7: 0a 340925i bk8: 0a 340925i bk9: 0a 340925i bk10: 0a 340925i bk11: 0a 340925i bk12: 0a 340925i bk13: 0a 340925i bk14: 0a 340925i bk15: 0a 340925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 340925 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 340777 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 340925 
n_nop = 340859 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002162 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00216177

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40, Miss = 32, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 36, Miss = 32, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 32, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 32, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 32, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 48, Miss = 32, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 48, Miss = 32, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 32, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 33, Miss = 32, Miss_rate = 0.970, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2164
L2_total_cache_misses = 2056
L2_total_cache_miss_rate = 0.9501
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2164
icnt_total_pkts_simt_to_mem=2164
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2164
Req_Network_cycles = 454032
Req_Network_injected_packets_per_cycle =       0.0048 
Req_Network_conflicts_per_cycle =       0.0068
Req_Network_conflicts_per_cycle_util =       2.1901
Req_Bank_Level_Parallism =       1.5293
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0086
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 2164
Reply_Network_cycles = 454032
Reply_Network_injected_packets_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle =        0.0012
Reply_Network_conflicts_per_cycle_util =       0.4687
Reply_Bank_Level_Parallism =       1.9100
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 22 sec (502 sec)
gpgpu_simulation_rate = 120196 (inst/sec)
gpgpu_simulation_rate = 904 (cycle/sec)
gpgpu_silicon_slowdown = 1252212x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf98..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 2: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 452491
gpu_sim_insn = 60339076
gpu_ipc =     133.3487
gpu_tot_sim_cycle = 906523
gpu_tot_sim_insn = 120677768
gpu_tot_ipc =     133.1216
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0048
partiton_level_parallism_total  =       0.0048
partiton_level_parallism_util =       1.3207
partiton_level_parallism_util_total  =       1.4175
L2_BW  =       0.1728 GB/Sec
L2_BW_total  =       0.1727 GB/Sec
gpu_total_sim_rate=97399

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 537, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 139284
	L1D_total_cache_misses = 4340
	L1D_total_cache_miss_rate = 0.0312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 134944
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1855
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 139268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94022, 93995, 93995, 93995, 93995, 93995, 93995, 93995, 
gpgpu_n_tot_thrd_icount = 198809536
gpgpu_n_tot_w_icount = 6212798
gpgpu_n_stall_shd_mem = 73476
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4306
gpgpu_n_mem_write_global = 16
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2105344
gpgpu_n_store_insn = 16
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 98304
gpgpu_n_param_mem_insn = 16384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 73476
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1733345	W0_Idle:23952	W0_Scoreboard:6359259	W1:216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:3145728	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2869952
single_issue_nums: WS0:1504136	WS1:1503920	WS2:1503920	WS3:1503920	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34448 {8:4306,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 640 {40:16,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 172240 {40:4306,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128 {8:16,}
maxmflatency = 953 
max_icnt2mem_latency = 527 
maxmrqlatency = 36 
max_icnt2sh_latency = 20 
averagemflatency = 579 
avg_icnt2mem_latency = 190 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:633 	307 	686 	1068 	1197 	205 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26 	1434 	2862 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	614 	352 	540 	1751 	1007 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4093 	209 	16 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6634      6072         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6630      6060         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6626      6045         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6622      6032         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6618      6020         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6614      6008         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6610      5993         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6606      5980         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5968      5657         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5956      5643         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5942      5630         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5928      5618         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5915      5605         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5903      5591         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5890      5578         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5876      5566         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6175      5863         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6161      5851         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6148      5839         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      6136      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6124      5811         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6109      5799         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      6096      5787         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      6084      5772         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6277      5759         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6265      5747         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6253      5735         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6238      5720         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6225      5707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6212      5695         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6200      5683         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6187      5668         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4096/64 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4096
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        560       621    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        506       642    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        614       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        504       734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        502       756    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        501       762    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        500       752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        498       743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        703       553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        664       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        610       536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        598       527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        591       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        584       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        577       500    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        570       491    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        688       626    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        684       616    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        677       608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        673       598    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        667       590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        661       580    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        654       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        649       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        715       589    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        709       581    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        704       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        698       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        692       553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        686       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        681       536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        675       526    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        705       812         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        700       804         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        693       794         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        688       784         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        681       776         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        676       768         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        674       758         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        669       748         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       632         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        732       624         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        722       616         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       605         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        703       596         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        695       588         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        686       580         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        676       569         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        883       667         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        873       659         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        864       651         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        856       641         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        848       631         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       623         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        828       615         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        820       605         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        953       633         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        945       624         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        937       615         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        927       605         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        917       597         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        908       589         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        900       579         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        891       569         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=408 dram_eff=0.3137
bk0: 64a 680628i bk1: 64a 680622i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 680429 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0011929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=407 dram_eff=0.3145
bk0: 64a 680626i bk1: 64a 680622i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 680427 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00122375
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=406 dram_eff=0.3153
bk0: 64a 680626i bk1: 64a 680624i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 136 
Wasted_Row = 0 
Idle = 680429 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0011929
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=405 dram_eff=0.316
bk0: 64a 680625i bk1: 64a 680623i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 680427 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00124285
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=400 dram_eff=0.32
bk0: 64a 680626i bk1: 64a 680623i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 137 
Wasted_Row = 0 
Idle = 680428 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00133981
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=396 dram_eff=0.3232
bk0: 64a 680625i bk1: 64a 680623i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 138 
Wasted_Row = 0 
Idle = 680427 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 114 
rwq = 0 
CCDLc_limit_alone = 114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00137507
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=395 dram_eff=0.3241
bk0: 64a 680624i bk1: 64a 680625i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 137 
Wasted_Row = 0 
Idle = 680428 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 113 
rwq = 0 
CCDLc_limit_alone = 113 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00140151
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=395 dram_eff=0.3241
bk0: 64a 680624i bk1: 64a 680623i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 680426 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 115 
rwq = 0 
CCDLc_limit_alone = 115 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00142943
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680623i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680423 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001582 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00158221
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680625i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 680425 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00162335
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=378 dram_eff=0.3386
bk0: 64a 680623i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680423 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160278
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=376 dram_eff=0.3404
bk0: 64a 680624i bk1: 64a 680623i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 680426 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 115 
rwq = 0 
CCDLc_limit_alone = 115 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160278
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=375 dram_eff=0.3413
bk0: 64a 680623i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680423 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161747
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=373 dram_eff=0.3432
bk0: 64a 680625i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 680425 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00162922
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=372 dram_eff=0.3441
bk0: 64a 680623i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680423 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163804
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=370 dram_eff=0.3459
bk0: 64a 680624i bk1: 64a 680623i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 680426 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 115 
rwq = 0 
CCDLc_limit_alone = 115 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160865
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680622i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680422 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0015969
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680622i bk1: 64a 680623i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 680424 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159396
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680622i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680422 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159103
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680622i bk1: 64a 680622i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680423 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00162775
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680622i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680422 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163804
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680623i bk1: 64a 680623i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 680425 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161012
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680622i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 680422 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0015969
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680622i bk1: 64a 680622i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680423 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163951
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=380 dram_eff=0.3368
bk0: 64a 680624i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 680424 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00150729
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680623i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680423 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00158956
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680623i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680423 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161159
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680625i bk1: 64a 680622i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 139 
Wasted_Row = 0 
Idle = 680426 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 115 
rwq = 0 
CCDLc_limit_alone = 115 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00152492
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680623i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 680423 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00156458
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680624i bk1: 64a 680621i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 680424 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163216
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680623i bk1: 64a 680623i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 680425 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163216
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=680693 n_nop=680563 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000188
n_activity=379 dram_eff=0.3377
bk0: 64a 680623i bk1: 64a 680622i bk2: 0a 680693i bk3: 0a 680693i bk4: 0a 680693i bk5: 0a 680693i bk6: 0a 680693i bk7: 0a 680693i bk8: 0a 680693i bk9: 0a 680693i bk10: 0a 680693i bk11: 0a 680693i bk12: 0a 680693i bk13: 0a 680693i bk14: 0a 680693i bk15: 0a 680693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 680693 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 680424 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 680693 
n_nop = 680563 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00157487

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82, Miss = 64, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 68, Miss = 64, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 80, Miss = 80, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 77, Miss = 64, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 87, Miss = 64, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 93, Miss = 64, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 96, Miss = 64, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 80, Miss = 64, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 74, Miss = 64, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 65, Miss = 64, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4322
L2_total_cache_misses = 4112
L2_total_cache_miss_rate = 0.9514
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4306
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4322
icnt_total_pkts_simt_to_mem=4322
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4322
Req_Network_cycles = 906523
Req_Network_injected_packets_per_cycle =       0.0048 
Req_Network_conflicts_per_cycle =       0.0078
Req_Network_conflicts_per_cycle_util =       2.3188
Req_Bank_Level_Parallism =       1.4175
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0100
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 4322
Reply_Network_cycles = 906523
Reply_Network_injected_packets_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle =        0.0009
Reply_Network_conflicts_per_cycle_util =       0.3256
Reply_Bank_Level_Parallism =       1.8137
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 39 sec (1239 sec)
gpgpu_simulation_rate = 97399 (inst/sec)
gpgpu_simulation_rate = 731 (cycle/sec)
gpgpu_silicon_slowdown = 1548563x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf98..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 3: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 3 
gpu_sim_cycle = 453099
gpu_sim_insn = 60338404
gpu_ipc =     133.1683
gpu_tot_sim_cycle = 1359622
gpu_tot_sim_insn = 181016172
gpu_tot_ipc =     133.1371
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0048
partiton_level_parallism_total  =       0.0048
partiton_level_parallism_util =       1.5278
partiton_level_parallism_util_total  =       1.4526
L2_BW  =       0.1733 GB/Sec
L2_BW_total  =       0.1729 GB/Sec
gpu_total_sim_rate=69301

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 537, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 547, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 208928
	L1D_total_cache_misses = 6520
	L1D_total_cache_miss_rate = 0.0312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3694
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2802
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 208904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94022, 93995, 93995, 93995, 93995, 93995, 93995, 93995, 
gpgpu_n_tot_thrd_icount = 298213824
gpgpu_n_tot_w_icount = 9319182
gpgpu_n_stall_shd_mem = 110216
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6466
gpgpu_n_mem_write_global = 24
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3158016
gpgpu_n_store_insn = 24
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 147456
gpgpu_n_param_mem_insn = 24576
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 110216
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2683382	W0_Idle:32594	W0_Scoreboard:9511568	W1:324	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4718592	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4304928
single_issue_nums: WS0:2256204	WS1:2255880	WS2:2255880	WS3:2255880	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51728 {8:6466,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 960 {40:24,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258640 {40:6466,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 192 {8:24,}
maxmflatency = 953 
max_icnt2mem_latency = 527 
maxmrqlatency = 36 
max_icnt2sh_latency = 20 
averagemflatency = 572 
avg_icnt2mem_latency = 182 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:907 	412 	949 	1392 	2074 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	42 	2337 	4111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1087 	605 	837 	2407 	1467 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6086 	364 	32 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6634      6072      6634      6072         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6630      6060      6630      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6626      6045      6626      6045         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6622      6032      6622      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6618      6020      6618      6020         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6614      6008      6614      6008         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6610      5993      6610      5993         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6606      5980      6606      5980         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5968      5657      5968      5657         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5956      5643      5956      5643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5942      5630      5942      5630         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5928      5618      5928      5618         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5915      5605      5915      5605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5903      5591      5903      5591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5890      5578      5890      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5876      5566      5876      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6175      5863      6175      5863         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6161      5851      6161      5851         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6148      5839      6148      5839         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      6136      5824      6136      5824         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6124      5811      6124      5811         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6109      5799      6109      5799         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      6096      5787      6096      5787         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      6084      5772      6084      5772         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6277      5759      6277      5759         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6265      5747      6265      5747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6253      5735      6253      5735         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6238      5720      6238      5720         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6225      5707      6225      5707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6212      5695      6212      5695         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6200      5683      6200      5683         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6187      5668      6187      5668         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6144/128 = 48.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 6144
min_bank_accesses = 0!
chip skew: 192/192 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        595       621       465       612    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        506       642       465       608    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        669       685       466       636    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        504       734       466       666    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        502       756       466       707    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        501       762       465       730    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        500       752       465       722    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        498       743       465       715    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        703       553       744       553    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        664       545       676       545    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        610       536       577       536    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        598       527       562       527    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        591       517       556       517    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        584       509       552       509    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        577       500       547       500    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        570       491       542       491    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        688       626       645       626    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        684       616       641       616    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        677       608       636       608    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        673       598       633       598    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        667       590       630       590    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        661       580       623       580    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        654       572       618       572    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        649       562       613       562    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        715       589       680       589    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        709       581       676       580    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        704       572       671       572    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        698       562       666       562    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        692       553       661       554    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        686       545       656       545    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        681       536       652       536    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        675       526       647       526    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        705       812       535       812         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        700       804       535       804         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        693       794       536       794         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        688       784       536       784         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        681       776       536       776         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        676       768       536       768         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        674       758       536       758         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        669       748       536       748         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       632       740       616         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        732       624       732       608         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        722       616       722       600         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       605       712       590         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        703       596       703       580         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        695       588       695       572         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        686       580       686       564         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        676       569       676       553         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        883       667       883       667         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        873       659       873       659         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        864       651       864       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        856       641       856       641         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        848       631       848       631         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       623       838       623         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        828       615       828       615         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        820       605       820       605         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        953       633       953       617         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        945       624       945       608         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        937       615       937       599         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        927       605       927       589         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        917       597       917       581         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        908       589       908       573         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        900       579       900       564         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        891       569       891       554         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=609 dram_eff=0.3153
bk0: 64a 1020852i bk1: 64a 1020846i bk2: 32a 1020877i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 1020507 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00136544
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=608 dram_eff=0.3158
bk0: 64a 1020850i bk1: 64a 1020846i bk2: 32a 1020877i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 1020505 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0014007
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=607 dram_eff=0.3163
bk0: 64a 1020850i bk1: 64a 1020848i bk2: 32a 1020877i bk3: 32a 1020876i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 217 
Wasted_Row = 0 
Idle = 1020508 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 169 
rwq = 0 
CCDLc_limit_alone = 169 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00137621
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=606 dram_eff=0.3168
bk0: 64a 1020849i bk1: 64a 1020847i bk2: 32a 1020877i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 1020505 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00141735
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=601 dram_eff=0.3195
bk0: 64a 1020850i bk1: 64a 1020847i bk2: 32a 1020877i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 1020506 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00153392
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=597 dram_eff=0.3216
bk0: 64a 1020849i bk1: 64a 1020847i bk2: 32a 1020877i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 220 
Wasted_Row = 0 
Idle = 1020505 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00157114
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=596 dram_eff=0.3221
bk0: 64a 1020848i bk1: 64a 1020849i bk2: 32a 1020877i bk3: 32a 1020876i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 218 
Wasted_Row = 0 
Idle = 1020507 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00157799
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=596 dram_eff=0.3221
bk0: 64a 1020848i bk1: 64a 1020847i bk2: 32a 1020877i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 1020504 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160346
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=586 dram_eff=0.3276
bk0: 64a 1020847i bk1: 64a 1020845i bk2: 32a 1020877i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1020501 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172394
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=586 dram_eff=0.3276
bk0: 64a 1020849i bk1: 64a 1020845i bk2: 32a 1020878i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 1020504 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.001769
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=584 dram_eff=0.3288
bk0: 64a 1020847i bk1: 64a 1020845i bk2: 32a 1020877i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1020501 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175137
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=580 dram_eff=0.331
bk0: 64a 1020848i bk1: 64a 1020847i bk2: 32a 1020878i bk3: 32a 1020876i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 1020506 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174157
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=578 dram_eff=0.3322
bk0: 64a 1020847i bk1: 64a 1020845i bk2: 32a 1020877i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1020501 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017592
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=574 dram_eff=0.3345
bk0: 64a 1020849i bk1: 64a 1020845i bk2: 32a 1020878i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 221 
Wasted_Row = 0 
Idle = 1020504 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177487
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=572 dram_eff=0.3357
bk0: 64a 1020847i bk1: 64a 1020845i bk2: 32a 1020877i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1020501 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178663
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=568 dram_eff=0.338
bk0: 64a 1020848i bk1: 64a 1020847i bk2: 32a 1020878i bk3: 32a 1020876i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 219 
Wasted_Row = 0 
Idle = 1020506 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 171 
rwq = 0 
CCDLc_limit_alone = 171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174745
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020846i bk1: 64a 1020845i bk2: 32a 1020875i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1020498 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017739
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020846i bk1: 64a 1020847i bk2: 32a 1020875i bk3: 32a 1020876i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1020501 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017739
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020846i bk1: 64a 1020845i bk2: 32a 1020875i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1020498 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177977
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020846i bk1: 64a 1020846i bk2: 32a 1020875i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 226 
Wasted_Row = 0 
Idle = 1020499 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001819 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181895
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020846i bk1: 64a 1020845i bk2: 32a 1020875i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1020498 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184246
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020847i bk1: 64a 1020847i bk2: 32a 1020875i bk3: 32a 1020876i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 223 
Wasted_Row = 0 
Idle = 1020502 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180916
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020846i bk1: 64a 1020845i bk2: 32a 1020875i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1020498 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180132
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020846i bk1: 64a 1020846i bk2: 32a 1020875i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 226 
Wasted_Row = 0 
Idle = 1020499 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183854
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=577 dram_eff=0.3328
bk0: 64a 1020848i bk1: 64a 1020845i bk2: 32a 1020877i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 223 
Wasted_Row = 0 
Idle = 1020502 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 175 
rwq = 0 
CCDLc_limit_alone = 175 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167203
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020847i bk1: 64a 1020845i bk2: 32a 1020876i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1020500 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175431
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020847i bk1: 64a 1020845i bk2: 32a 1020876i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1020500 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178369
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020849i bk1: 64a 1020846i bk2: 32a 1020876i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 1020503 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170533
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020847i bk1: 64a 1020845i bk2: 32a 1020876i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1020500 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174843
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020848i bk1: 64a 1020845i bk2: 32a 1020876i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1020501 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182483
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020847i bk1: 64a 1020847i bk2: 32a 1020876i bk3: 32a 1020876i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 1020503 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001825 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182483
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1020917 n_nop=1020721 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=575 dram_eff=0.3339
bk0: 64a 1020847i bk1: 64a 1020846i bk2: 32a 1020875i bk3: 32a 1020875i bk4: 0a 1020917i bk5: 0a 1020917i bk6: 0a 1020917i bk7: 0a 1020917i bk8: 0a 1020917i bk9: 0a 1020917i bk10: 0a 1020917i bk11: 0a 1020917i bk12: 0a 1020917i bk13: 0a 1020917i bk14: 0a 1020917i bk15: 0a 1020917i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1020917 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1020500 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1020917 
n_nop = 1020721 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177194

========= L2 cache stats =========
L2_cache_bank[0]: Access = 126, Miss = 96, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 100, Miss = 96, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 120, Miss = 120, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 113, Miss = 96, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 127, Miss = 96, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 96, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 144, Miss = 96, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 144, Miss = 96, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 144, Miss = 96, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 116, Miss = 96, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 98, Miss = 96, Miss_rate = 0.980, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6490
L2_total_cache_misses = 6168
L2_total_cache_miss_rate = 0.9504
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6466
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6490
icnt_total_pkts_simt_to_mem=6490
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6490
Req_Network_cycles = 1359622
Req_Network_injected_packets_per_cycle =       0.0048 
Req_Network_conflicts_per_cycle =       0.0075
Req_Network_conflicts_per_cycle_util =       2.2760
Req_Bank_Level_Parallism =       1.4526
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0095
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 6490
Reply_Network_cycles = 1359622
Reply_Network_injected_packets_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle =        0.0010
Reply_Network_conflicts_per_cycle_util =       0.3713
Reply_Bank_Level_Parallism =       1.8438
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 32 sec (2612 sec)
gpgpu_simulation_rate = 69301 (inst/sec)
gpgpu_simulation_rate = 520 (cycle/sec)
gpgpu_silicon_slowdown = 2176923x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf98..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 4: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 4 
gpu_sim_cycle = 452491
gpu_sim_insn = 60339172
gpu_ipc =     133.3489
gpu_tot_sim_cycle = 1812113
gpu_tot_sim_insn = 241355344
gpu_tot_ipc =     133.1900
gpu_tot_issued_cta = 16
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0048
partiton_level_parallism_total  =       0.0048
partiton_level_parallism_util =       1.3211
partiton_level_parallism_util_total  =       1.4174
L2_BW  =       0.1726 GB/Sec
L2_BW_total  =       0.1728 GB/Sec
gpu_total_sim_rate=57288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 537, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 547, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 278568
	L1D_total_cache_misses = 8684
	L1D_total_cache_miss_rate = 0.0312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 269884
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3712
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 278536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94022, 93995, 93995, 93995, 93995, 93995, 93995, 93995, 
gpgpu_n_tot_thrd_icount = 397618880
gpgpu_n_tot_w_icount = 12425590
gpgpu_n_stall_shd_mem = 146952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8614
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4210688
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 196608
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 146952
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3508936	W0_Idle:46313	W0_Scoreboard:12705331	W1:432	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:6291456	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5739904
single_issue_nums: WS0:3008272	WS1:3007840	WS2:3007840	WS3:3007840	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68912 {8:8614,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 344560 {40:8614,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
maxmflatency = 953 
max_icnt2mem_latency = 527 
maxmrqlatency = 36 
max_icnt2sh_latency = 20 
averagemflatency = 579 
avg_icnt2mem_latency = 190 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:1266 	614 	1372 	2136 	2394 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	54 	2868 	5724 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1230 	704 	1080 	3502 	2014 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8188 	418 	32 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	6 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6634      6072      6634      6072         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6630      6060      6630      6060         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6626      6045      6626      6045         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6622      6032      6622      6032         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6618      6020      6618      6020         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6614      6008      6614      6008         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6610      5993      6610      5993         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6606      5980      6606      5980         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5968      5657      5968      5657         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5956      5643      5956      5643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5942      5630      5942      5630         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5928      5618      5928      5618         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5915      5605      5915      5605         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5903      5591      5903      5591         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5890      5578      5890      5578         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5876      5566      5876      5566         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6175      5863      6175      5863         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6161      5851      6161      5851         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6148      5839      6148      5839         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      6136      5824      6136      5824         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6124      5811      6124      5811         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6109      5799      6109      5799         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      6096      5787      6096      5787         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      6084      5772      6084      5772         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6277      5759      6277      5759         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6265      5747      6265      5747         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6253      5735      6253      5735         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6238      5720      6238      5720         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6225      5707      6225      5707         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6212      5695      6212      5695         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6200      5683      6200      5683         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6187      5668      6187      5668         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8192/128 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        618       621       507       621    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        506       642       506       642    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        724       685       505       685    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        504       734       504       734    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        502       756       502       756    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        501       762       501       762    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        500       752       500       752    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        498       743       498       743    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        703       553       703       553    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        664       545       664       545    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        610       536       610       536    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        598       527       598       527    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        591       517       591       517    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        584       509       584       509    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        577       500       577       500    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        570       491       570       491    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        688       626       688       626    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        684       616       684       616    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        677       608       677       608    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        673       598       673       598    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        667       590       667       590    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        661       580       661       580    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        654       572       654       572    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        649       562       649       562    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        715       589       715       589    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        709       581       709       581    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        704       572       704       572    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        698       562       698       562    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        692       553       692       553    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        686       545       686       545    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        681       536       681       536    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        675       526       675       526    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        705       812       705       812         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        700       804       700       804         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        693       794       693       794         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        688       784       688       784         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        681       776       681       776         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        676       768       676       768         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        674       758       674       758         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        669       748       669       748         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       632       740       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        732       624       732       624         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        722       616       722       616         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       605       712       605         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        703       596       703       596         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        695       588       695       588         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        686       580       686       580         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        676       569       676       569         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        883       667       883       667         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        873       659       873       659         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        864       651       864       651         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        856       641       856       641         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        848       631       848       631         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       623       838       623         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        828       615       828       615         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        820       605       820       605         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        953       633       953       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        945       624       945       624         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        937       615       937       615         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        927       605       927       605         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        917       597       917       597         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        908       589       908       589         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        900       579       900       579         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        891       569       891       569         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=816 dram_eff=0.3137
bk0: 64a 1360620i bk1: 64a 1360614i bk2: 64a 1360620i bk3: 64a 1360614i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 1360157 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00119352
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=814 dram_eff=0.3145
bk0: 64a 1360618i bk1: 64a 1360614i bk2: 64a 1360618i bk3: 64a 1360614i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 276 
Wasted_Row = 0 
Idle = 1360153 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00122438
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=812 dram_eff=0.3153
bk0: 64a 1360618i bk1: 64a 1360616i bk2: 64a 1360618i bk3: 64a 1360616i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 272 
Wasted_Row = 0 
Idle = 1360157 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 224 
rwq = 0 
CCDLc_limit_alone = 224 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00119352
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=810 dram_eff=0.316
bk0: 64a 1360617i bk1: 64a 1360615i bk2: 64a 1360617i bk3: 64a 1360615i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 276 
Wasted_Row = 0 
Idle = 1360153 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00124349
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=800 dram_eff=0.32
bk0: 64a 1360618i bk1: 64a 1360615i bk2: 64a 1360618i bk3: 64a 1360615i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 274 
Wasted_Row = 0 
Idle = 1360155 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0013405
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=792 dram_eff=0.3232
bk0: 64a 1360617i bk1: 64a 1360615i bk2: 64a 1360617i bk3: 64a 1360615i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 276 
Wasted_Row = 0 
Idle = 1360153 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 228 
rwq = 0 
CCDLc_limit_alone = 228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00137578
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=790 dram_eff=0.3241
bk0: 64a 1360616i bk1: 64a 1360617i bk2: 64a 1360616i bk3: 64a 1360617i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 274 
Wasted_Row = 0 
Idle = 1360155 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 226 
rwq = 0 
CCDLc_limit_alone = 226 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00140223
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=790 dram_eff=0.3241
bk0: 64a 1360616i bk1: 64a 1360615i bk2: 64a 1360616i bk3: 64a 1360615i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 278 
Wasted_Row = 0 
Idle = 1360151 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00143016
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360615i bk1: 64a 1360613i bk2: 64a 1360615i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1360145 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00158303
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360617i bk1: 64a 1360613i bk2: 64a 1360617i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 1360149 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00162418
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=756 dram_eff=0.3386
bk0: 64a 1360615i bk1: 64a 1360613i bk2: 64a 1360615i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1360145 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016036
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=752 dram_eff=0.3404
bk0: 64a 1360616i bk1: 64a 1360615i bk2: 64a 1360616i bk3: 64a 1360615i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 278 
Wasted_Row = 0 
Idle = 1360151 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016036
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=750 dram_eff=0.3413
bk0: 64a 1360615i bk1: 64a 1360613i bk2: 64a 1360615i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1360145 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016183
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=746 dram_eff=0.3432
bk0: 64a 1360617i bk1: 64a 1360613i bk2: 64a 1360617i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 1360149 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163006
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=744 dram_eff=0.3441
bk0: 64a 1360615i bk1: 64a 1360613i bk2: 64a 1360615i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1360145 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163888
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=740 dram_eff=0.3459
bk0: 64a 1360616i bk1: 64a 1360615i bk2: 64a 1360616i bk3: 64a 1360615i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 278 
Wasted_Row = 0 
Idle = 1360151 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160948
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360614i bk1: 64a 1360613i bk2: 64a 1360614i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1360143 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159772
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360614i bk1: 64a 1360615i bk2: 64a 1360614i bk3: 64a 1360615i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1360147 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159479
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360614i bk1: 64a 1360613i bk2: 64a 1360614i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1360143 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159185
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360614i bk1: 64a 1360614i bk2: 64a 1360614i bk3: 64a 1360614i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1360145 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00162859
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360614i bk1: 64a 1360613i bk2: 64a 1360614i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1360143 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163888
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360615i bk1: 64a 1360615i bk2: 64a 1360615i bk3: 64a 1360615i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 1360149 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161095
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360614i bk1: 64a 1360613i bk2: 64a 1360614i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1360143 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159772
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360614i bk1: 64a 1360614i bk2: 64a 1360614i bk3: 64a 1360614i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1360145 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164035
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=760 dram_eff=0.3368
bk0: 64a 1360616i bk1: 64a 1360613i bk2: 64a 1360616i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1360147 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00150806
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360615i bk1: 64a 1360613i bk2: 64a 1360615i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1360145 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159038
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360615i bk1: 64a 1360613i bk2: 64a 1360615i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1360145 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161242
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360617i bk1: 64a 1360614i bk2: 64a 1360617i bk3: 64a 1360614i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 278 
Wasted_Row = 0 
Idle = 1360151 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 230 
rwq = 0 
CCDLc_limit_alone = 230 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0015257
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360615i bk1: 64a 1360613i bk2: 64a 1360615i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1360145 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00156539
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360616i bk1: 64a 1360613i bk2: 64a 1360616i bk3: 64a 1360613i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1360147 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.001633
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360615i bk1: 64a 1360615i bk2: 64a 1360615i bk3: 64a 1360615i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 1360149 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.001633
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1360685 n_nop=1360425 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=758 dram_eff=0.3377
bk0: 64a 1360615i bk1: 64a 1360614i bk2: 64a 1360615i bk3: 64a 1360614i bk4: 0a 1360685i bk5: 0a 1360685i bk6: 0a 1360685i bk7: 0a 1360685i bk8: 0a 1360685i bk9: 0a 1360685i bk10: 0a 1360685i bk11: 0a 1360685i bk12: 0a 1360685i bk13: 0a 1360685i bk14: 0a 1360685i bk15: 0a 1360685i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1360685 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1360147 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1360685 
n_nop = 1360425 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00157568

========= L2 cache stats =========
L2_cache_bank[0]: Access = 166, Miss = 128, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 136, Miss = 128, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 154, Miss = 128, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 174, Miss = 128, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 186, Miss = 128, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 192, Miss = 128, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 192, Miss = 128, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 192, Miss = 128, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 128, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 148, Miss = 128, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 130, Miss = 128, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 128, Miss = 128, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8646
L2_total_cache_misses = 8224
L2_total_cache_miss_rate = 0.9512
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 422
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8614
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8646
icnt_total_pkts_simt_to_mem=8646
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8646
Req_Network_cycles = 1812113
Req_Network_injected_packets_per_cycle =       0.0048 
Req_Network_conflicts_per_cycle =       0.0078
Req_Network_conflicts_per_cycle_util =       2.3180
Req_Bank_Level_Parallism =       1.4174
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0100
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 8646
Reply_Network_cycles = 1812113
Reply_Network_injected_packets_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle =        0.0009
Reply_Network_conflicts_per_cycle_util =       0.3255
Reply_Bank_Level_Parallism =       1.8133
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 10 min, 13 sec (4213 sec)
gpgpu_simulation_rate = 57288 (inst/sec)
gpgpu_simulation_rate = 430 (cycle/sec)
gpgpu_silicon_slowdown = 2632558x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf98..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 5: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 5 
gpu_sim_cycle = 454032
gpu_sim_insn = 60338500
gpu_ipc =     132.8948
gpu_tot_sim_cycle = 2266145
gpu_tot_sim_insn = 301693844
gpu_tot_ipc =     133.1309
gpu_tot_issued_cta = 20
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0048
partiton_level_parallism_total  =       0.0048
partiton_level_parallism_util =       1.5286
partiton_level_parallism_util_total  =       1.4383
L2_BW  =       0.1728 GB/Sec
L2_BW_total  =       0.1728 GB/Sec
gpu_total_sim_rate=51810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 537, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 547, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 348210
	L1D_total_cache_misses = 10862
	L1D_total_cache_miss_rate = 0.0312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 337348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4657
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 348170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94022, 93995, 93995, 93995, 93995, 93995, 93995, 93995, 
gpgpu_n_tot_thrd_icount = 497023264
gpgpu_n_tot_w_icount = 15531977
gpgpu_n_stall_shd_mem = 183690
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10772
gpgpu_n_mem_write_global = 40
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5263360
gpgpu_n_store_insn = 40
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 245760
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 183690
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4464677	W0_Idle:54883	W0_Scoreboard:15856864	W1:540	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:7864320	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7174880
single_issue_nums: WS0:3760340	WS1:3759800	WS2:3759800	WS3:3759800	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 86176 {8:10772,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1600 {40:40,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 430880 {40:10772,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 320 {8:40,}
maxmflatency = 953 
max_icnt2mem_latency = 527 
maxmrqlatency = 36 
max_icnt2sh_latency = 20 
averagemflatency = 575 
avg_icnt2mem_latency = 185 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:1540 	719 	1635 	2460 	3271 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	68 	3771 	6973 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1701 	957 	1377 	4158 	2474 	145 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10179 	573 	48 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6634      6072      6634      6072      6634      6072         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6630      6060      6630      6060      6630      6060         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6626      6045      6626      6045      6626      6045         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6622      6032      6622      6032      6622      6032         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6618      6020      6618      6020      6618      6020         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6614      6008      6614      6008      6614      6008         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6610      5993      6610      5993      6610      5993         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6606      5980      6606      5980      6606      5980         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5968      5657      5968      5657      5968      5657         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5956      5643      5956      5643      5956      5643         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5942      5630      5942      5630      5942      5630         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5928      5618      5928      5618      5928      5618         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5915      5605      5915      5605      5915      5605         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5903      5591      5903      5591      5903      5591         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5890      5578      5890      5578      5890      5578         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5876      5566      5876      5566      5876      5566         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6175      5863      6175      5863      6175      5863         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6161      5851      6161      5851      6161      5851         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6148      5839      6148      5839      6148      5839         0         0         0         0         0         0         0         0         0         0 
dram[19]:      6136      5824      6136      5824      6136      5824         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6124      5811      6124      5811      6124      5811         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6109      5799      6109      5799      6109      5799         0         0         0         0         0         0         0         0         0         0 
dram[22]:      6096      5787      6096      5787      6096      5787         0         0         0         0         0         0         0         0         0         0 
dram[23]:      6084      5772      6084      5772      6084      5772         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6277      5759      6277      5759      6277      5759         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6265      5747      6265      5747      6265      5747         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6253      5735      6253      5735      6253      5735         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6238      5720      6238      5720      6238      5720         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6225      5707      6225      5707      6225      5707         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6212      5695      6212      5695      6212      5695         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6200      5683      6200      5683      6200      5683         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6187      5668      6187      5668      6187      5668         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10240/192 = 53.333332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10240
min_bank_accesses = 0!
chip skew: 320/320 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        647       621       507       621       465       612    none      none      none      none      none      none      none      none      none      none  
dram[1]:        506       642       506       642       465       608    none      none      none      none      none      none      none      none      none      none  
dram[2]:        778       685       505       685       466       636    none      none      none      none      none      none      none      none      none      none  
dram[3]:        504       734       504       734       466       666    none      none      none      none      none      none      none      none      none      none  
dram[4]:        502       756       502       756       466       707    none      none      none      none      none      none      none      none      none      none  
dram[5]:        501       762       501       762       465       730    none      none      none      none      none      none      none      none      none      none  
dram[6]:        500       752       500       752       465       722    none      none      none      none      none      none      none      none      none      none  
dram[7]:        498       743       498       743       465       715    none      none      none      none      none      none      none      none      none      none  
dram[8]:        703       553       703       553       744       553    none      none      none      none      none      none      none      none      none      none  
dram[9]:        664       545       664       545       676       545    none      none      none      none      none      none      none      none      none      none  
dram[10]:        610       536       610       536       577       536    none      none      none      none      none      none      none      none      none      none  
dram[11]:        598       527       598       527       562       527    none      none      none      none      none      none      none      none      none      none  
dram[12]:        591       517       591       517       556       517    none      none      none      none      none      none      none      none      none      none  
dram[13]:        584       509       584       509       552       509    none      none      none      none      none      none      none      none      none      none  
dram[14]:        577       500       577       500       547       500    none      none      none      none      none      none      none      none      none      none  
dram[15]:        570       491       570       491       542       491    none      none      none      none      none      none      none      none      none      none  
dram[16]:        688       626       688       626       645       626    none      none      none      none      none      none      none      none      none      none  
dram[17]:        684       616       684       616       641       616    none      none      none      none      none      none      none      none      none      none  
dram[18]:        677       608       677       608       636       608    none      none      none      none      none      none      none      none      none      none  
dram[19]:        673       598       673       598       633       598    none      none      none      none      none      none      none      none      none      none  
dram[20]:        667       590       667       590       630       590    none      none      none      none      none      none      none      none      none      none  
dram[21]:        661       580       661       580       623       580    none      none      none      none      none      none      none      none      none      none  
dram[22]:        654       572       654       572       618       572    none      none      none      none      none      none      none      none      none      none  
dram[23]:        649       562       649       562       613       562    none      none      none      none      none      none      none      none      none      none  
dram[24]:        715       589       715       589       680       589    none      none      none      none      none      none      none      none      none      none  
dram[25]:        709       581       709       581       676       580    none      none      none      none      none      none      none      none      none      none  
dram[26]:        704       572       704       572       671       572    none      none      none      none      none      none      none      none      none      none  
dram[27]:        698       562       698       562       666       562    none      none      none      none      none      none      none      none      none      none  
dram[28]:        692       553       692       553       661       554    none      none      none      none      none      none      none      none      none      none  
dram[29]:        686       545       686       545       656       545    none      none      none      none      none      none      none      none      none      none  
dram[30]:        681       536       681       536       652       536    none      none      none      none      none      none      none      none      none      none  
dram[31]:        675       526       675       526       647       526    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        705       812       705       812       535       812         0         0         0         0         0         0         0         0         0         0
dram[1]:        700       804       700       804       535       804         0         0         0         0         0         0         0         0         0         0
dram[2]:        693       794       693       794       536       794         0         0         0         0         0         0         0         0         0         0
dram[3]:        688       784       688       784       536       784         0         0         0         0         0         0         0         0         0         0
dram[4]:        681       776       681       776       536       776         0         0         0         0         0         0         0         0         0         0
dram[5]:        676       768       676       768       536       768         0         0         0         0         0         0         0         0         0         0
dram[6]:        674       758       674       758       536       758         0         0         0         0         0         0         0         0         0         0
dram[7]:        669       748       669       748       536       748         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       632       740       632       740       616         0         0         0         0         0         0         0         0         0         0
dram[9]:        732       624       732       624       732       608         0         0         0         0         0         0         0         0         0         0
dram[10]:        722       616       722       616       722       600         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       605       712       605       712       590         0         0         0         0         0         0         0         0         0         0
dram[12]:        703       596       703       596       703       580         0         0         0         0         0         0         0         0         0         0
dram[13]:        695       588       695       588       695       572         0         0         0         0         0         0         0         0         0         0
dram[14]:        686       580       686       580       686       564         0         0         0         0         0         0         0         0         0         0
dram[15]:        676       569       676       569       676       553         0         0         0         0         0         0         0         0         0         0
dram[16]:        883       667       883       667       883       667         0         0         0         0         0         0         0         0         0         0
dram[17]:        873       659       873       659       873       659         0         0         0         0         0         0         0         0         0         0
dram[18]:        864       651       864       651       864       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        856       641       856       641       856       641         0         0         0         0         0         0         0         0         0         0
dram[20]:        848       631       848       631       848       631         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       623       838       623       838       623         0         0         0         0         0         0         0         0         0         0
dram[22]:        828       615       828       615       828       615         0         0         0         0         0         0         0         0         0         0
dram[23]:        820       605       820       605       820       605         0         0         0         0         0         0         0         0         0         0
dram[24]:        953       633       953       633       953       617         0         0         0         0         0         0         0         0         0         0
dram[25]:        945       624       945       624       945       608         0         0         0         0         0         0         0         0         0         0
dram[26]:        937       615       937       615       937       599         0         0         0         0         0         0         0         0         0         0
dram[27]:        927       605       927       605       927       589         0         0         0         0         0         0         0         0         0         0
dram[28]:        917       597       917       597       917       581         0         0         0         0         0         0         0         0         0         0
dram[29]:        908       589       908       589       908       573         0         0         0         0         0         0         0         0         0         0
dram[30]:        900       579       900       579       900       564         0         0         0         0         0         0         0         0         0         0
dram[31]:        891       569       891       569       891       554         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1017 dram_eff=0.3147
bk0: 64a 1701545i bk1: 64a 1701539i bk2: 64a 1701545i bk3: 64a 1701539i bk4: 32a 1701570i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 354 
Wasted_Row = 0 
Idle = 1700936 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 282 
rwq = 0 
CCDLc_limit_alone = 282 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00129642
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1015 dram_eff=0.3153
bk0: 64a 1701543i bk1: 64a 1701539i bk2: 64a 1701543i bk3: 64a 1701539i bk4: 32a 1701570i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 358 
Wasted_Row = 0 
Idle = 1700932 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 286 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00132992
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1013 dram_eff=0.3159
bk0: 64a 1701543i bk1: 64a 1701541i bk2: 64a 1701543i bk3: 64a 1701541i bk4: 32a 1701570i bk5: 32a 1701569i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 353 
Wasted_Row = 0 
Idle = 1700937 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 281 
rwq = 0 
CCDLc_limit_alone = 281 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00130288
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1011 dram_eff=0.3165
bk0: 64a 1701542i bk1: 64a 1701540i bk2: 64a 1701542i bk3: 64a 1701540i bk4: 32a 1701570i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 358 
Wasted_Row = 0 
Idle = 1700932 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 286 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00134755
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1001 dram_eff=0.3197
bk0: 64a 1701543i bk1: 64a 1701540i bk2: 64a 1701543i bk3: 64a 1701540i bk4: 32a 1701570i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 356 
Wasted_Row = 0 
Idle = 1700934 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 284 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00145627
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=993 dram_eff=0.3223
bk0: 64a 1701542i bk1: 64a 1701540i bk2: 64a 1701542i bk3: 64a 1701540i bk4: 32a 1701570i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 358 
Wasted_Row = 0 
Idle = 1700932 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 286 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0014927
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=991 dram_eff=0.3229
bk0: 64a 1701541i bk1: 64a 1701542i bk2: 64a 1701541i bk3: 64a 1701542i bk4: 32a 1701570i bk5: 32a 1701569i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 355 
Wasted_Row = 0 
Idle = 1700935 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 283 
rwq = 0 
CCDLc_limit_alone = 283 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0015074
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=991 dram_eff=0.3229
bk0: 64a 1701541i bk1: 64a 1701540i bk2: 64a 1701541i bk3: 64a 1701540i bk4: 32a 1701570i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 360 
Wasted_Row = 0 
Idle = 1700930 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 288 
rwq = 0 
CCDLc_limit_alone = 288 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00153384
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=965 dram_eff=0.3316
bk0: 64a 1701540i bk1: 64a 1701538i bk2: 64a 1701540i bk3: 64a 1701538i bk4: 32a 1701570i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 366 
Wasted_Row = 0 
Idle = 1700924 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 294 
rwq = 0 
CCDLc_limit_alone = 294 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166724
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=965 dram_eff=0.3316
bk0: 64a 1701542i bk1: 64a 1701538i bk2: 64a 1701542i bk3: 64a 1701538i bk4: 32a 1701571i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 361 
Wasted_Row = 0 
Idle = 1700929 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 289 
rwq = 0 
CCDLc_limit_alone = 289 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171073
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=962 dram_eff=0.3326
bk0: 64a 1701540i bk1: 64a 1701538i bk2: 64a 1701540i bk3: 64a 1701538i bk4: 32a 1701570i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 366 
Wasted_Row = 0 
Idle = 1700924 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 294 
rwq = 0 
CCDLc_limit_alone = 294 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169193
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=956 dram_eff=0.3347
bk0: 64a 1701541i bk1: 64a 1701540i bk2: 64a 1701541i bk3: 64a 1701540i bk4: 32a 1701571i bk5: 32a 1701569i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 358 
Wasted_Row = 0 
Idle = 1700932 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 286 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168605
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=953 dram_eff=0.3358
bk0: 64a 1701540i bk1: 64a 1701538i bk2: 64a 1701540i bk3: 64a 1701538i bk4: 32a 1701570i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 366 
Wasted_Row = 0 
Idle = 1700924 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 294 
rwq = 0 
CCDLc_limit_alone = 294 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170251
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=947 dram_eff=0.3379
bk0: 64a 1701542i bk1: 64a 1701538i bk2: 64a 1701542i bk3: 64a 1701538i bk4: 32a 1701571i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 361 
Wasted_Row = 0 
Idle = 1700929 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 289 
rwq = 0 
CCDLc_limit_alone = 289 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171661
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=944 dram_eff=0.339
bk0: 64a 1701540i bk1: 64a 1701538i bk2: 64a 1701540i bk3: 64a 1701538i bk4: 32a 1701570i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 366 
Wasted_Row = 0 
Idle = 1700924 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 294 
rwq = 0 
CCDLc_limit_alone = 294 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172719
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=938 dram_eff=0.3412
bk0: 64a 1701541i bk1: 64a 1701540i bk2: 64a 1701541i bk3: 64a 1701540i bk4: 32a 1701571i bk5: 32a 1701569i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 358 
Wasted_Row = 0 
Idle = 1700932 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 286 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169193
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701539i bk1: 64a 1701538i bk2: 64a 1701539i bk3: 64a 1701538i bk4: 32a 1701568i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1700920 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170309
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701539i bk1: 64a 1701540i bk2: 64a 1701539i bk3: 64a 1701540i bk4: 32a 1701568i bk5: 32a 1701569i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 1700925 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170192
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701539i bk1: 64a 1701538i bk2: 64a 1701539i bk3: 64a 1701538i bk4: 32a 1701568i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1700920 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170427
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701539i bk1: 64a 1701539i bk2: 64a 1701539i bk3: 64a 1701539i bk4: 32a 1701568i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 368 
Wasted_Row = 0 
Idle = 1700922 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 296 
rwq = 0 
CCDLc_limit_alone = 296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174247
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701539i bk1: 64a 1701538i bk2: 64a 1701539i bk3: 64a 1701538i bk4: 32a 1701568i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1700920 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176069
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701540i bk1: 64a 1701540i bk2: 64a 1701540i bk3: 64a 1701540i bk4: 32a 1701568i bk5: 32a 1701569i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 363 
Wasted_Row = 0 
Idle = 1700927 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 291 
rwq = 0 
CCDLc_limit_alone = 291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172954
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701539i bk1: 64a 1701538i bk2: 64a 1701539i bk3: 64a 1701538i bk4: 32a 1701568i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1700920 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171955
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701539i bk1: 64a 1701539i bk2: 64a 1701539i bk3: 64a 1701539i bk4: 32a 1701568i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 368 
Wasted_Row = 0 
Idle = 1700922 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 296 
rwq = 0 
CCDLc_limit_alone = 296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175892
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=957 dram_eff=0.3344
bk0: 64a 1701541i bk1: 64a 1701538i bk2: 64a 1701541i bk3: 64a 1701538i bk4: 32a 1701570i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 364 
Wasted_Row = 0 
Idle = 1700926 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 292 
rwq = 0 
CCDLc_limit_alone = 292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160613
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701540i bk1: 64a 1701538i bk2: 64a 1701540i bk3: 64a 1701538i bk4: 32a 1701569i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1700923 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016884
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701540i bk1: 64a 1701538i bk2: 64a 1701540i bk3: 64a 1701538i bk4: 32a 1701569i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1700923 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171485
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701542i bk1: 64a 1701539i bk2: 64a 1701542i bk3: 64a 1701539i bk4: 32a 1701569i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 361 
Wasted_Row = 0 
Idle = 1700929 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 289 
rwq = 0 
CCDLc_limit_alone = 289 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163316
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701540i bk1: 64a 1701538i bk2: 64a 1701540i bk3: 64a 1701538i bk4: 32a 1701569i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1700923 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167488
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701541i bk1: 64a 1701538i bk2: 64a 1701541i bk3: 64a 1701538i bk4: 32a 1701569i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 1700925 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174776
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701540i bk1: 64a 1701540i bk2: 64a 1701540i bk3: 64a 1701540i bk4: 32a 1701569i bk5: 32a 1701569i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 362 
Wasted_Row = 0 
Idle = 1700928 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174776
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1701610 n_nop=1701284 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=954 dram_eff=0.3354
bk0: 64a 1701540i bk1: 64a 1701539i bk2: 64a 1701540i bk3: 64a 1701539i bk4: 32a 1701568i bk5: 32a 1701568i bk6: 0a 1701610i bk7: 0a 1701610i bk8: 0a 1701610i bk9: 0a 1701610i bk10: 0a 1701610i bk11: 0a 1701610i bk12: 0a 1701610i bk13: 0a 1701610i bk14: 0a 1701610i bk15: 0a 1701610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 1701610 
util_bw = 320 
Wasted_Col = 366 
Wasted_Row = 0 
Idle = 1700924 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 294 
rwq = 0 
CCDLc_limit_alone = 294 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1701610 
n_nop = 1701284 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016931

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208, Miss = 160, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 168, Miss = 160, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 200, Miss = 200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 190, Miss = 160, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 214, Miss = 160, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 231, Miss = 160, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 240, Miss = 160, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 240, Miss = 160, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 240, Miss = 160, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 208, Miss = 160, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 190, Miss = 160, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 163, Miss = 160, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 10812
L2_total_cache_misses = 10280
L2_total_cache_miss_rate = 0.9508
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10772
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=10812
icnt_total_pkts_simt_to_mem=10812
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 10812
Req_Network_cycles = 2266145
Req_Network_injected_packets_per_cycle =       0.0048 
Req_Network_conflicts_per_cycle =       0.0076
Req_Network_conflicts_per_cycle_util =       2.2933
Req_Bank_Level_Parallism =       1.4383
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0097
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 10812
Reply_Network_cycles = 2266145
Reply_Network_injected_packets_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle =        0.0009
Reply_Network_conflicts_per_cycle_util =       0.3529
Reply_Bank_Level_Parallism =       1.8316
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 37 min, 4 sec (5824 sec)
gpgpu_simulation_rate = 51801 (inst/sec)
gpgpu_simulation_rate = 389 (cycle/sec)
gpgpu_silicon_slowdown = 2910025x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf98..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 6: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 6 
gpu_sim_cycle = 452491
gpu_sim_insn = 60339076
gpu_ipc =     133.3487
gpu_tot_sim_cycle = 2718636
gpu_tot_sim_insn = 362032920
gpu_tot_ipc =     133.1671
gpu_tot_issued_cta = 24
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0048
partiton_level_parallism_total  =       0.0048
partiton_level_parallism_util =       1.3207
partiton_level_parallism_util_total  =       1.4173
L2_BW  =       0.1728 GB/Sec
L2_BW_total  =       0.1728 GB/Sec
gpu_total_sim_rate=48679

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 537, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 547, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 417852
	L1D_total_cache_misses = 13028
	L1D_total_cache_miss_rate = 0.0312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 404824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5569
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 417804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94022, 93995, 93995, 93995, 93995, 93995, 93995, 93995, 
gpgpu_n_tot_thrd_icount = 596428224
gpgpu_n_tot_w_icount = 18638382
gpgpu_n_stall_shd_mem = 220428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12922
gpgpu_n_mem_write_global = 48
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6316032
gpgpu_n_store_insn = 48
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 294912
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 220428
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5289921	W0_Idle:68555	W0_Scoreboard:19050680	W1:648	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:9437184	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8609856
single_issue_nums: WS0:4512408	WS1:4511760	WS2:4511760	WS3:4511760	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103376 {8:12922,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1920 {40:48,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 516880 {40:12922,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 384 {8:48,}
maxmflatency = 953 
max_icnt2mem_latency = 527 
maxmrqlatency = 36 
max_icnt2sh_latency = 20 
averagemflatency = 579 
avg_icnt2mem_latency = 190 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:1899 	921 	2058 	3204 	3591 	615 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	82 	4302 	8586 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1846 	1056 	1620 	5253 	3021 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12283 	627 	48 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6634      6072      6634      6072      6634      6072         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6630      6060      6630      6060      6630      6060         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6626      6045      6626      6045      6626      6045         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6622      6032      6622      6032      6622      6032         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6618      6020      6618      6020      6618      6020         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6614      6008      6614      6008      6614      6008         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6610      5993      6610      5993      6610      5993         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6606      5980      6606      5980      6606      5980         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5968      5657      5968      5657      5968      5657         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5956      5643      5956      5643      5956      5643         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5942      5630      5942      5630      5942      5630         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5928      5618      5928      5618      5928      5618         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5915      5605      5915      5605      5915      5605         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5903      5591      5903      5591      5903      5591         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5890      5578      5890      5578      5890      5578         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5876      5566      5876      5566      5876      5566         0         0         0         0         0         0         0         0         0         0 
dram[16]:      6175      5863      6175      5863      6175      5863         0         0         0         0         0         0         0         0         0         0 
dram[17]:      6161      5851      6161      5851      6161      5851         0         0         0         0         0         0         0         0         0         0 
dram[18]:      6148      5839      6148      5839      6148      5839         0         0         0         0         0         0         0         0         0         0 
dram[19]:      6136      5824      6136      5824      6136      5824         0         0         0         0         0         0         0         0         0         0 
dram[20]:      6124      5811      6124      5811      6124      5811         0         0         0         0         0         0         0         0         0         0 
dram[21]:      6109      5799      6109      5799      6109      5799         0         0         0         0         0         0         0         0         0         0 
dram[22]:      6096      5787      6096      5787      6096      5787         0         0         0         0         0         0         0         0         0         0 
dram[23]:      6084      5772      6084      5772      6084      5772         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6277      5759      6277      5759      6277      5759         0         0         0         0         0         0         0         0         0         0 
dram[25]:      6265      5747      6265      5747      6265      5747         0         0         0         0         0         0         0         0         0         0 
dram[26]:      6253      5735      6253      5735      6253      5735         0         0         0         0         0         0         0         0         0         0 
dram[27]:      6238      5720      6238      5720      6238      5720         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6225      5707      6225      5707      6225      5707         0         0         0         0         0         0         0         0         0         0 
dram[29]:      6212      5695      6212      5695      6212      5695         0         0         0         0         0         0         0         0         0         0 
dram[30]:      6200      5683      6200      5683      6200      5683         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6187      5668      6187      5668      6187      5668         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 12288/192 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
total dram reads = 12288
min_bank_accesses = 0!
chip skew: 384/384 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        676       621       507       621       507       621    none      none      none      none      none      none      none      none      none      none  
dram[1]:        506       642       506       642       506       642    none      none      none      none      none      none      none      none      none      none  
dram[2]:        833       685       505       685       505       685    none      none      none      none      none      none      none      none      none      none  
dram[3]:        504       734       504       734       504       734    none      none      none      none      none      none      none      none      none      none  
dram[4]:        502       756       502       756       502       756    none      none      none      none      none      none      none      none      none      none  
dram[5]:        501       762       501       762       501       762    none      none      none      none      none      none      none      none      none      none  
dram[6]:        500       752       500       752       500       752    none      none      none      none      none      none      none      none      none      none  
dram[7]:        498       743       498       743       498       743    none      none      none      none      none      none      none      none      none      none  
dram[8]:        703       553       703       553       703       553    none      none      none      none      none      none      none      none      none      none  
dram[9]:        664       545       664       545       664       545    none      none      none      none      none      none      none      none      none      none  
dram[10]:        610       536       610       536       610       536    none      none      none      none      none      none      none      none      none      none  
dram[11]:        598       527       598       527       598       527    none      none      none      none      none      none      none      none      none      none  
dram[12]:        591       517       591       517       591       517    none      none      none      none      none      none      none      none      none      none  
dram[13]:        584       509       584       509       584       509    none      none      none      none      none      none      none      none      none      none  
dram[14]:        577       500       577       500       577       500    none      none      none      none      none      none      none      none      none      none  
dram[15]:        570       491       570       491       570       491    none      none      none      none      none      none      none      none      none      none  
dram[16]:        688       626       688       626       688       626    none      none      none      none      none      none      none      none      none      none  
dram[17]:        684       616       684       616       684       616    none      none      none      none      none      none      none      none      none      none  
dram[18]:        677       608       677       608       677       608    none      none      none      none      none      none      none      none      none      none  
dram[19]:        673       598       673       598       673       598    none      none      none      none      none      none      none      none      none      none  
dram[20]:        667       590       667       590       667       590    none      none      none      none      none      none      none      none      none      none  
dram[21]:        661       580       661       580       661       580    none      none      none      none      none      none      none      none      none      none  
dram[22]:        654       572       654       572       654       572    none      none      none      none      none      none      none      none      none      none  
dram[23]:        649       562       649       562       649       562    none      none      none      none      none      none      none      none      none      none  
dram[24]:        715       589       715       589       715       589    none      none      none      none      none      none      none      none      none      none  
dram[25]:        709       581       709       581       709       581    none      none      none      none      none      none      none      none      none      none  
dram[26]:        704       572       704       572       704       572    none      none      none      none      none      none      none      none      none      none  
dram[27]:        698       562       698       562       698       562    none      none      none      none      none      none      none      none      none      none  
dram[28]:        692       553       692       553       692       553    none      none      none      none      none      none      none      none      none      none  
dram[29]:        686       545       686       545       686       545    none      none      none      none      none      none      none      none      none      none  
dram[30]:        681       536       681       536       681       536    none      none      none      none      none      none      none      none      none      none  
dram[31]:        675       526       675       526       675       526    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        705       812       705       812       705       812         0         0         0         0         0         0         0         0         0         0
dram[1]:        700       804       700       804       700       804         0         0         0         0         0         0         0         0         0         0
dram[2]:        693       794       693       794       693       794         0         0         0         0         0         0         0         0         0         0
dram[3]:        688       784       688       784       688       784         0         0         0         0         0         0         0         0         0         0
dram[4]:        681       776       681       776       681       776         0         0         0         0         0         0         0         0         0         0
dram[5]:        676       768       676       768       676       768         0         0         0         0         0         0         0         0         0         0
dram[6]:        674       758       674       758       674       758         0         0         0         0         0         0         0         0         0         0
dram[7]:        669       748       669       748       669       748         0         0         0         0         0         0         0         0         0         0
dram[8]:        740       632       740       632       740       632         0         0         0         0         0         0         0         0         0         0
dram[9]:        732       624       732       624       732       624         0         0         0         0         0         0         0         0         0         0
dram[10]:        722       616       722       616       722       616         0         0         0         0         0         0         0         0         0         0
dram[11]:        712       605       712       605       712       605         0         0         0         0         0         0         0         0         0         0
dram[12]:        703       596       703       596       703       596         0         0         0         0         0         0         0         0         0         0
dram[13]:        695       588       695       588       695       588         0         0         0         0         0         0         0         0         0         0
dram[14]:        686       580       686       580       686       580         0         0         0         0         0         0         0         0         0         0
dram[15]:        676       569       676       569       676       569         0         0         0         0         0         0         0         0         0         0
dram[16]:        883       667       883       667       883       667         0         0         0         0         0         0         0         0         0         0
dram[17]:        873       659       873       659       873       659         0         0         0         0         0         0         0         0         0         0
dram[18]:        864       651       864       651       864       651         0         0         0         0         0         0         0         0         0         0
dram[19]:        856       641       856       641       856       641         0         0         0         0         0         0         0         0         0         0
dram[20]:        848       631       848       631       848       631         0         0         0         0         0         0         0         0         0         0
dram[21]:        838       623       838       623       838       623         0         0         0         0         0         0         0         0         0         0
dram[22]:        828       615       828       615       828       615         0         0         0         0         0         0         0         0         0         0
dram[23]:        820       605       820       605       820       605         0         0         0         0         0         0         0         0         0         0
dram[24]:        953       633       953       633       953       633         0         0         0         0         0         0         0         0         0         0
dram[25]:        945       624       945       624       945       624         0         0         0         0         0         0         0         0         0         0
dram[26]:        937       615       937       615       937       615         0         0         0         0         0         0         0         0         0         0
dram[27]:        927       605       927       605       927       605         0         0         0         0         0         0         0         0         0         0
dram[28]:        917       597       917       597       917       597         0         0         0         0         0         0         0         0         0         0
dram[29]:        908       589       908       589       908       589         0         0         0         0         0         0         0         0         0         0
dram[30]:        900       579       900       579       900       579         0         0         0         0         0         0         0         0         0         0
dram[31]:        891       569       891       569       891       569         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1224 dram_eff=0.3137
bk0: 64a 2041313i bk1: 64a 2041307i bk2: 64a 2041313i bk3: 64a 2041307i bk4: 64a 2041313i bk5: 64a 2041307i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 408 
Wasted_Row = 0 
Idle = 2040586 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 336 
rwq = 0 
CCDLc_limit_alone = 336 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00119331
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1221 dram_eff=0.3145
bk0: 64a 2041311i bk1: 64a 2041307i bk2: 64a 2041311i bk3: 64a 2041307i bk4: 64a 2041311i bk5: 64a 2041307i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 414 
Wasted_Row = 0 
Idle = 2040580 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 342 
rwq = 0 
CCDLc_limit_alone = 342 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00122417
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1218 dram_eff=0.3153
bk0: 64a 2041311i bk1: 64a 2041309i bk2: 64a 2041311i bk3: 64a 2041309i bk4: 64a 2041311i bk5: 64a 2041309i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 408 
Wasted_Row = 0 
Idle = 2040586 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 336 
rwq = 0 
CCDLc_limit_alone = 336 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001193 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00119331
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1215 dram_eff=0.316
bk0: 64a 2041310i bk1: 64a 2041308i bk2: 64a 2041310i bk3: 64a 2041308i bk4: 64a 2041310i bk5: 64a 2041308i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 414 
Wasted_Row = 0 
Idle = 2040580 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 342 
rwq = 0 
CCDLc_limit_alone = 342 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00124328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1200 dram_eff=0.32
bk0: 64a 2041311i bk1: 64a 2041308i bk2: 64a 2041311i bk3: 64a 2041308i bk4: 64a 2041311i bk5: 64a 2041308i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 411 
Wasted_Row = 0 
Idle = 2040583 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 339 
rwq = 0 
CCDLc_limit_alone = 339 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00134027
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1188 dram_eff=0.3232
bk0: 64a 2041310i bk1: 64a 2041308i bk2: 64a 2041310i bk3: 64a 2041308i bk4: 64a 2041310i bk5: 64a 2041308i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 414 
Wasted_Row = 0 
Idle = 2040580 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 342 
rwq = 0 
CCDLc_limit_alone = 342 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00137554
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1185 dram_eff=0.3241
bk0: 64a 2041309i bk1: 64a 2041310i bk2: 64a 2041309i bk3: 64a 2041310i bk4: 64a 2041309i bk5: 64a 2041310i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 411 
Wasted_Row = 0 
Idle = 2040583 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 339 
rwq = 0 
CCDLc_limit_alone = 339 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00140199
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1185 dram_eff=0.3241
bk0: 64a 2041309i bk1: 64a 2041308i bk2: 64a 2041309i bk3: 64a 2041308i bk4: 64a 2041309i bk5: 64a 2041308i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 417 
Wasted_Row = 0 
Idle = 2040577 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 345 
rwq = 0 
CCDLc_limit_alone = 345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00142992
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041308i bk1: 64a 2041306i bk2: 64a 2041308i bk3: 64a 2041306i bk4: 64a 2041308i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2040568 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00158275
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041310i bk1: 64a 2041306i bk2: 64a 2041310i bk3: 64a 2041306i bk4: 64a 2041310i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 2040574 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016239
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1134 dram_eff=0.3386
bk0: 64a 2041308i bk1: 64a 2041306i bk2: 64a 2041308i bk3: 64a 2041306i bk4: 64a 2041308i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2040568 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160333
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1128 dram_eff=0.3404
bk0: 64a 2041309i bk1: 64a 2041308i bk2: 64a 2041309i bk3: 64a 2041308i bk4: 64a 2041309i bk5: 64a 2041308i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 417 
Wasted_Row = 0 
Idle = 2040577 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 345 
rwq = 0 
CCDLc_limit_alone = 345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160333
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1125 dram_eff=0.3413
bk0: 64a 2041308i bk1: 64a 2041306i bk2: 64a 2041308i bk3: 64a 2041306i bk4: 64a 2041308i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2040568 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161802
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1119 dram_eff=0.3432
bk0: 64a 2041310i bk1: 64a 2041306i bk2: 64a 2041310i bk3: 64a 2041306i bk4: 64a 2041310i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 2040574 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00162978
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1116 dram_eff=0.3441
bk0: 64a 2041308i bk1: 64a 2041306i bk2: 64a 2041308i bk3: 64a 2041306i bk4: 64a 2041308i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2040568 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016386
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1110 dram_eff=0.3459
bk0: 64a 2041309i bk1: 64a 2041308i bk2: 64a 2041309i bk3: 64a 2041308i bk4: 64a 2041309i bk5: 64a 2041308i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 417 
Wasted_Row = 0 
Idle = 2040577 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 345 
rwq = 0 
CCDLc_limit_alone = 345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160921
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041307i bk1: 64a 2041306i bk2: 64a 2041307i bk3: 64a 2041306i bk4: 64a 2041307i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2040565 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159745
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041307i bk1: 64a 2041308i bk2: 64a 2041307i bk3: 64a 2041308i bk4: 64a 2041307i bk5: 64a 2041308i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 2040571 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159451
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041307i bk1: 64a 2041306i bk2: 64a 2041307i bk3: 64a 2041306i bk4: 64a 2041307i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2040565 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159157
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041307i bk1: 64a 2041307i bk2: 64a 2041307i bk3: 64a 2041307i bk4: 64a 2041307i bk5: 64a 2041307i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2040568 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00162831
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041307i bk1: 64a 2041306i bk2: 64a 2041307i bk3: 64a 2041306i bk4: 64a 2041307i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2040565 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016386
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041308i bk1: 64a 2041308i bk2: 64a 2041308i bk3: 64a 2041308i bk4: 64a 2041308i bk5: 64a 2041308i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 2040574 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161068
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041307i bk1: 64a 2041306i bk2: 64a 2041307i bk3: 64a 2041306i bk4: 64a 2041307i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2040565 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001597 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159745
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041307i bk1: 64a 2041307i bk2: 64a 2041307i bk3: 64a 2041307i bk4: 64a 2041307i bk5: 64a 2041307i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2040568 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164007
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1140 dram_eff=0.3368
bk0: 64a 2041309i bk1: 64a 2041306i bk2: 64a 2041309i bk3: 64a 2041306i bk4: 64a 2041309i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 2040571 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00150781
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041308i bk1: 64a 2041306i bk2: 64a 2041308i bk3: 64a 2041306i bk4: 64a 2041308i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2040568 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0015901
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041308i bk1: 64a 2041306i bk2: 64a 2041308i bk3: 64a 2041306i bk4: 64a 2041308i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2040568 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161215
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041310i bk1: 64a 2041307i bk2: 64a 2041310i bk3: 64a 2041307i bk4: 64a 2041310i bk5: 64a 2041307i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 417 
Wasted_Row = 0 
Idle = 2040577 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 345 
rwq = 0 
CCDLc_limit_alone = 345 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00152544
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041308i bk1: 64a 2041306i bk2: 64a 2041308i bk3: 64a 2041306i bk4: 64a 2041308i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2040568 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001565 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00156512
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041309i bk1: 64a 2041306i bk2: 64a 2041309i bk3: 64a 2041306i bk4: 64a 2041309i bk5: 64a 2041306i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 2040571 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163272
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041308i bk1: 64a 2041308i bk2: 64a 2041308i bk3: 64a 2041308i bk4: 64a 2041308i bk5: 64a 2041308i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 2040574 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163272
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2041378 n_nop=2040988 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1137 dram_eff=0.3377
bk0: 64a 2041308i bk1: 64a 2041307i bk2: 64a 2041308i bk3: 64a 2041307i bk4: 64a 2041308i bk5: 64a 2041307i bk6: 0a 2041378i bk7: 0a 2041378i bk8: 0a 2041378i bk9: 0a 2041378i bk10: 0a 2041378i bk11: 0a 2041378i bk12: 0a 2041378i bk13: 0a 2041378i bk14: 0a 2041378i bk15: 0a 2041378i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2041378 
util_bw = 384 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 2040571 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2041378 
n_nop = 2040988 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00157541

========= L2 cache stats =========
L2_cache_bank[0]: Access = 250, Miss = 192, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 204, Miss = 192, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 240, Miss = 240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 231, Miss = 192, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 261, Miss = 192, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 279, Miss = 192, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 240, Miss = 192, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 222, Miss = 192, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 195, Miss = 192, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 192, Miss = 192, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12970
L2_total_cache_misses = 12336
L2_total_cache_miss_rate = 0.9511
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 47
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12922
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12970
icnt_total_pkts_simt_to_mem=12970
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12970
Req_Network_cycles = 2718636
Req_Network_injected_packets_per_cycle =       0.0048 
Req_Network_conflicts_per_cycle =       0.0078
Req_Network_conflicts_per_cycle_util =       2.3178
Req_Bank_Level_Parallism =       1.4173
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0100
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 12970
Reply_Network_cycles = 2718636
Reply_Network_injected_packets_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle =        0.0009
Reply_Network_conflicts_per_cycle_util =       0.3255
Reply_Bank_Level_Parallism =       1.8132
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 57 sec (7437 sec)
gpgpu_simulation_rate = 48679 (inst/sec)
gpgpu_simulation_rate = 365 (cycle/sec)
gpgpu_silicon_slowdown = 3101369x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf98..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 7: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 7 
gpu_sim_cycle = 452553
gpu_sim_insn = 60338404
gpu_ipc =     133.3289
gpu_tot_sim_cycle = 3171189
gpu_tot_sim_insn = 422371324
gpu_tot_ipc =     133.1902
gpu_tot_issued_cta = 28
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0048
partiton_level_parallism_total  =       0.0048
partiton_level_parallism_util =       1.5278
partiton_level_parallism_util_total  =       1.4322
L2_BW  =       0.1735 GB/Sec
L2_BW_total  =       0.1729 GB/Sec
gpu_total_sim_rate=46712

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 537, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 547, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17414, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 487498
	L1D_total_cache_misses = 15208
	L1D_total_cache_miss_rate = 0.0312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 472290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6516
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 487442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94022, 93995, 93995, 93995, 93995, 93995, 93995, 93995, 
gpgpu_n_tot_thrd_icount = 695832512
gpgpu_n_tot_w_icount = 21744766
gpgpu_n_stall_shd_mem = 257170
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 15082
gpgpu_n_mem_write_global = 56
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7368704
gpgpu_n_store_insn = 56
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 344064
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 257170
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6168533	W0_Idle:77239	W0_Scoreboard:22226440	W1:756	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:11010048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10044832
single_issue_nums: WS0:5264476	WS1:5263720	WS2:5263720	WS3:5263720	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 120656 {8:15082,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2240 {40:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 603280 {40:15082,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 448 {8:56,}
maxmflatency = 953 
max_icnt2mem_latency = 527 
maxmrqlatency = 36 
max_icnt2sh_latency = 20 
averagemflatency = 576 
avg_icnt2mem_latency = 187 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:2173 	1026 	2321 	3528 	4468 	820 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	98 	5205 	9835 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2319 	1309 	1917 	5909 	3481 	203 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14276 	782 	64 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	11 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6634      6072      6634      6072      6634      6072      6634      6072         0         0         0         0         0         0         0         0 
dram[1]:      6630      6060      6630      6060      6630      6060      6630      6060         0         0         0         0         0         0         0         0 
dram[2]:      6626      6045      6626      6045      6626      6045      6626      6045         0         0         0         0         0         0         0         0 
dram[3]:      6622      6032      6622      6032      6622      6032      6622      6032         0         0         0         0         0         0         0         0 
dram[4]:      6618      6020      6618      6020      6618      6020      6618      6020         0         0         0         0         0         0         0         0 
dram[5]:      6614      6008      6614      6008      6614      6008      6614      6008         0         0         0         0         0         0         0         0 
dram[6]:      6610      5993      6610      5993      6610      5993      6610      5993         0         0         0         0         0         0         0         0 
dram[7]:      6606      5980      6606      5980      6606      5980      6606      5980         0         0         0         0         0         0         0         0 
dram[8]:      5968      5657      5968      5657      5968      5657      5968      5657         0         0         0         0         0         0         0         0 
dram[9]:      5956      5643      5956      5643      5956      5643      5956      5643         0         0         0         0         0         0         0         0 
dram[10]:      5942      5630      5942      5630      5942      5630      5942      5630         0         0         0         0         0         0         0         0 
dram[11]:      5928      5618      5928      5618      5928      5618      5928      5618         0         0         0         0         0         0         0         0 
dram[12]:      5915      5605      5915      5605      5915      5605      5915      5605         0         0         0         0         0         0         0         0 
dram[13]:      5903      5591      5903      5591      5903      5591      5903      5591         0         0         0         0         0         0         0         0 
dram[14]:      5890      5578      5890      5578      5890      5578      5890      5578         0         0         0         0         0         0         0         0 
dram[15]:      5876      5566      5876      5566      5876      5566      5876      5566         0         0         0         0         0         0         0         0 
dram[16]:      6175      5863      6175      5863      6175      5863      6175      5863         0         0         0         0         0         0         0         0 
dram[17]:      6161      5851      6161      5851      6161      5851      6161      5851         0         0         0         0         0         0         0         0 
dram[18]:      6148      5839      6148      5839      6148      5839      6148      5839         0         0         0         0         0         0         0         0 
dram[19]:      6136      5824      6136      5824      6136      5824      6136      5824         0         0         0         0         0         0         0         0 
dram[20]:      6124      5811      6124      5811      6124      5811      6124      5811         0         0         0         0         0         0         0         0 
dram[21]:      6109      5799      6109      5799      6109      5799      6109      5799         0         0         0         0         0         0         0         0 
dram[22]:      6096      5787      6096      5787      6096      5787      6096      5787         0         0         0         0         0         0         0         0 
dram[23]:      6084      5772      6084      5772      6084      5772      6084      5772         0         0         0         0         0         0         0         0 
dram[24]:      6277      5759      6277      5759      6277      5759      6277      5759         0         0         0         0         0         0         0         0 
dram[25]:      6265      5747      6265      5747      6265      5747      6265      5747         0         0         0         0         0         0         0         0 
dram[26]:      6253      5735      6253      5735      6253      5735      6253      5735         0         0         0         0         0         0         0         0 
dram[27]:      6238      5720      6238      5720      6238      5720      6238      5720         0         0         0         0         0         0         0         0 
dram[28]:      6225      5707      6225      5707      6225      5707      6225      5707         0         0         0         0         0         0         0         0 
dram[29]:      6212      5695      6212      5695      6212      5695      6212      5695         0         0         0         0         0         0         0         0 
dram[30]:      6200      5683      6200      5683      6200      5683      6200      5683         0         0         0         0         0         0         0         0 
dram[31]:      6187      5668      6187      5668      6187      5668      6187      5668         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 14336/256 = 56.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
total dram reads = 14336
min_bank_accesses = 0!
chip skew: 448/448 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        712       621       507       621       507       621       465       612    none      none      none      none      none      none      none      none  
dram[1]:        506       642       506       642       506       642       465       608    none      none      none      none      none      none      none      none  
dram[2]:        888       685       505       685       505       685       466       636    none      none      none      none      none      none      none      none  
dram[3]:        504       734       504       734       504       734       466       666    none      none      none      none      none      none      none      none  
dram[4]:        502       756       502       756       502       756       466       707    none      none      none      none      none      none      none      none  
dram[5]:        501       762       501       762       501       762       465       730    none      none      none      none      none      none      none      none  
dram[6]:        500       752       500       752       500       752       465       722    none      none      none      none      none      none      none      none  
dram[7]:        498       743       498       743       498       743       465       715    none      none      none      none      none      none      none      none  
dram[8]:        703       553       703       553       703       553       744       553    none      none      none      none      none      none      none      none  
dram[9]:        664       545       664       545       664       545       676       545    none      none      none      none      none      none      none      none  
dram[10]:        610       536       610       536       610       536       577       536    none      none      none      none      none      none      none      none  
dram[11]:        598       527       598       527       598       527       562       527    none      none      none      none      none      none      none      none  
dram[12]:        591       517       591       517       591       517       556       517    none      none      none      none      none      none      none      none  
dram[13]:        584       509       584       509       584       509       552       509    none      none      none      none      none      none      none      none  
dram[14]:        577       500       577       500       577       500       547       500    none      none      none      none      none      none      none      none  
dram[15]:        570       491       570       491       570       491       542       491    none      none      none      none      none      none      none      none  
dram[16]:        688       626       688       626       688       626       645       626    none      none      none      none      none      none      none      none  
dram[17]:        684       616       684       616       684       616       641       616    none      none      none      none      none      none      none      none  
dram[18]:        677       608       677       608       677       608       636       608    none      none      none      none      none      none      none      none  
dram[19]:        673       598       673       598       673       598       633       598    none      none      none      none      none      none      none      none  
dram[20]:        667       590       667       590       667       590       630       590    none      none      none      none      none      none      none      none  
dram[21]:        661       580       661       580       661       580       623       580    none      none      none      none      none      none      none      none  
dram[22]:        654       572       654       572       654       572       618       572    none      none      none      none      none      none      none      none  
dram[23]:        649       562       649       562       649       562       613       562    none      none      none      none      none      none      none      none  
dram[24]:        715       589       715       589       715       589       680       589    none      none      none      none      none      none      none      none  
dram[25]:        709       581       709       581       709       581       676       580    none      none      none      none      none      none      none      none  
dram[26]:        704       572       704       572       704       572       671       572    none      none      none      none      none      none      none      none  
dram[27]:        698       562       698       562       698       562       666       562    none      none      none      none      none      none      none      none  
dram[28]:        692       553       692       553       692       553       661       554    none      none      none      none      none      none      none      none  
dram[29]:        686       545       686       545       686       545       656       545    none      none      none      none      none      none      none      none  
dram[30]:        681       536       681       536       681       536       652       536    none      none      none      none      none      none      none      none  
dram[31]:        675       526       675       526       675       526       647       526    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        705       812       705       812       705       812       535       812         0         0         0         0         0         0         0         0
dram[1]:        700       804       700       804       700       804       535       804         0         0         0         0         0         0         0         0
dram[2]:        693       794       693       794       693       794       536       794         0         0         0         0         0         0         0         0
dram[3]:        688       784       688       784       688       784       536       784         0         0         0         0         0         0         0         0
dram[4]:        681       776       681       776       681       776       536       776         0         0         0         0         0         0         0         0
dram[5]:        676       768       676       768       676       768       536       768         0         0         0         0         0         0         0         0
dram[6]:        674       758       674       758       674       758       536       758         0         0         0         0         0         0         0         0
dram[7]:        669       748       669       748       669       748       536       748         0         0         0         0         0         0         0         0
dram[8]:        740       632       740       632       740       632       740       616         0         0         0         0         0         0         0         0
dram[9]:        732       624       732       624       732       624       732       608         0         0         0         0         0         0         0         0
dram[10]:        722       616       722       616       722       616       722       600         0         0         0         0         0         0         0         0
dram[11]:        712       605       712       605       712       605       712       590         0         0         0         0         0         0         0         0
dram[12]:        703       596       703       596       703       596       703       580         0         0         0         0         0         0         0         0
dram[13]:        695       588       695       588       695       588       695       572         0         0         0         0         0         0         0         0
dram[14]:        686       580       686       580       686       580       686       564         0         0         0         0         0         0         0         0
dram[15]:        676       569       676       569       676       569       676       553         0         0         0         0         0         0         0         0
dram[16]:        883       667       883       667       883       667       883       667         0         0         0         0         0         0         0         0
dram[17]:        873       659       873       659       873       659       873       659         0         0         0         0         0         0         0         0
dram[18]:        864       651       864       651       864       651       864       651         0         0         0         0         0         0         0         0
dram[19]:        856       641       856       641       856       641       856       641         0         0         0         0         0         0         0         0
dram[20]:        848       631       848       631       848       631       848       631         0         0         0         0         0         0         0         0
dram[21]:        838       623       838       623       838       623       838       623         0         0         0         0         0         0         0         0
dram[22]:        828       615       828       615       828       615       828       615         0         0         0         0         0         0         0         0
dram[23]:        820       605       820       605       820       605       820       605         0         0         0         0         0         0         0         0
dram[24]:        953       633       953       633       953       633       953       617         0         0         0         0         0         0         0         0
dram[25]:        945       624       945       624       945       624       945       608         0         0         0         0         0         0         0         0
dram[26]:        937       615       937       615       937       615       937       599         0         0         0         0         0         0         0         0
dram[27]:        927       605       927       605       927       605       927       589         0         0         0         0         0         0         0         0
dram[28]:        917       597       917       597       917       597       917       581         0         0         0         0         0         0         0         0
dram[29]:        908       589       908       589       908       589       908       573         0         0         0         0         0         0         0         0
dram[30]:        900       579       900       579       900       579       900       564         0         0         0         0         0         0         0         0
dram[31]:        891       569       891       569       891       569       891       554         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1425 dram_eff=0.3144
bk0: 64a 2381127i bk1: 64a 2381121i bk2: 64a 2381127i bk3: 64a 2381121i bk4: 64a 2381127i bk5: 64a 2381121i bk6: 32a 2381152i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 490 
Wasted_Row = 0 
Idle = 2380254 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 394 
rwq = 0 
CCDLc_limit_alone = 394 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00126743
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1422 dram_eff=0.315
bk0: 64a 2381125i bk1: 64a 2381121i bk2: 64a 2381125i bk3: 64a 2381121i bk4: 64a 2381125i bk5: 64a 2381121i bk6: 32a 2381152i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 496 
Wasted_Row = 0 
Idle = 2380248 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 400 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00130019
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1419 dram_eff=0.3157
bk0: 64a 2381125i bk1: 64a 2381123i bk2: 64a 2381125i bk3: 64a 2381123i bk4: 64a 2381125i bk5: 64a 2381123i bk6: 32a 2381152i bk7: 32a 2381151i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 489 
Wasted_Row = 0 
Idle = 2380255 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 393 
rwq = 0 
CCDLc_limit_alone = 393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00127205
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1416 dram_eff=0.3164
bk0: 64a 2381124i bk1: 64a 2381122i bk2: 64a 2381124i bk3: 64a 2381122i bk4: 64a 2381124i bk5: 64a 2381122i bk6: 32a 2381152i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 496 
Wasted_Row = 0 
Idle = 2380248 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 400 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00131825
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1401 dram_eff=0.3198
bk0: 64a 2381125i bk1: 64a 2381122i bk2: 64a 2381125i bk3: 64a 2381122i bk4: 64a 2381125i bk5: 64a 2381122i bk6: 32a 2381152i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 493 
Wasted_Row = 0 
Idle = 2380251 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 397 
rwq = 0 
CCDLc_limit_alone = 397 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00142366
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1389 dram_eff=0.3225
bk0: 64a 2381124i bk1: 64a 2381122i bk2: 64a 2381124i bk3: 64a 2381122i bk4: 64a 2381124i bk5: 64a 2381122i bk6: 32a 2381152i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 496 
Wasted_Row = 0 
Idle = 2380248 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 400 
rwq = 0 
CCDLc_limit_alone = 400 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00145977
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1386 dram_eff=0.3232
bk0: 64a 2381123i bk1: 64a 2381124i bk2: 64a 2381123i bk3: 64a 2381124i bk4: 64a 2381123i bk5: 64a 2381124i bk6: 32a 2381152i bk7: 32a 2381151i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 492 
Wasted_Row = 0 
Idle = 2380252 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 396 
rwq = 0 
CCDLc_limit_alone = 396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00147783
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1386 dram_eff=0.3232
bk0: 64a 2381123i bk1: 64a 2381122i bk2: 64a 2381123i bk3: 64a 2381122i bk4: 64a 2381123i bk5: 64a 2381122i bk6: 32a 2381152i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 499 
Wasted_Row = 0 
Idle = 2380245 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 403 
rwq = 0 
CCDLc_limit_alone = 403 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00150471
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1344 dram_eff=0.3333
bk0: 64a 2381122i bk1: 64a 2381120i bk2: 64a 2381122i bk3: 64a 2381120i bk4: 64a 2381122i bk5: 64a 2381120i bk6: 32a 2381152i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 508 
Wasted_Row = 0 
Idle = 2380236 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164371
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1344 dram_eff=0.3333
bk0: 64a 2381124i bk1: 64a 2381120i bk2: 64a 2381124i bk3: 64a 2381120i bk4: 64a 2381124i bk5: 64a 2381120i bk6: 32a 2381153i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 501 
Wasted_Row = 0 
Idle = 2380243 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 405 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168655
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1340 dram_eff=0.3343
bk0: 64a 2381122i bk1: 64a 2381120i bk2: 64a 2381122i bk3: 64a 2381120i bk4: 64a 2381122i bk5: 64a 2381120i bk6: 32a 2381152i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 508 
Wasted_Row = 0 
Idle = 2380236 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166723
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1332 dram_eff=0.3363
bk0: 64a 2381123i bk1: 64a 2381122i bk2: 64a 2381123i bk3: 64a 2381122i bk4: 64a 2381123i bk5: 64a 2381122i bk6: 32a 2381153i bk7: 32a 2381151i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 497 
Wasted_Row = 0 
Idle = 2380247 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166303
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1328 dram_eff=0.3373
bk0: 64a 2381122i bk1: 64a 2381120i bk2: 64a 2381122i bk3: 64a 2381120i bk4: 64a 2381122i bk5: 64a 2381120i bk6: 32a 2381152i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 508 
Wasted_Row = 0 
Idle = 2380236 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167899
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1320 dram_eff=0.3394
bk0: 64a 2381124i bk1: 64a 2381120i bk2: 64a 2381124i bk3: 64a 2381120i bk4: 64a 2381124i bk5: 64a 2381120i bk6: 32a 2381153i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 501 
Wasted_Row = 0 
Idle = 2380243 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 405 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169243
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1316 dram_eff=0.3404
bk0: 64a 2381122i bk1: 64a 2381120i bk2: 64a 2381122i bk3: 64a 2381120i bk4: 64a 2381122i bk5: 64a 2381120i bk6: 32a 2381152i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 508 
Wasted_Row = 0 
Idle = 2380236 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 412 
rwq = 0 
CCDLc_limit_alone = 412 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170251
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1308 dram_eff=0.3425
bk0: 64a 2381123i bk1: 64a 2381122i bk2: 64a 2381123i bk3: 64a 2381122i bk4: 64a 2381123i bk5: 64a 2381122i bk6: 32a 2381153i bk7: 32a 2381151i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 497 
Wasted_Row = 0 
Idle = 2380247 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166891
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381121i bk1: 64a 2381120i bk2: 64a 2381121i bk3: 64a 2381120i bk4: 64a 2381121i bk5: 64a 2381120i bk6: 32a 2381150i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2380231 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167353
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381121i bk1: 64a 2381122i bk2: 64a 2381121i bk3: 64a 2381122i bk4: 64a 2381121i bk5: 64a 2381122i bk6: 32a 2381150i bk7: 32a 2381151i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 2380238 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167185
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381121i bk1: 64a 2381120i bk2: 64a 2381121i bk3: 64a 2381120i bk4: 64a 2381121i bk5: 64a 2381120i bk6: 32a 2381150i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2380231 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167269
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381121i bk1: 64a 2381121i bk2: 64a 2381121i bk3: 64a 2381121i bk4: 64a 2381121i bk5: 64a 2381121i bk6: 32a 2381150i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 2380234 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171049
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381121i bk1: 64a 2381120i bk2: 64a 2381121i bk3: 64a 2381120i bk4: 64a 2381121i bk5: 64a 2381120i bk6: 32a 2381150i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2380231 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172645
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381122i bk1: 64a 2381122i bk2: 64a 2381122i bk3: 64a 2381122i bk4: 64a 2381122i bk5: 64a 2381122i bk6: 32a 2381150i bk7: 32a 2381151i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 503 
Wasted_Row = 0 
Idle = 2380241 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 407 
rwq = 0 
CCDLc_limit_alone = 407 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169621
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381121i bk1: 64a 2381120i bk2: 64a 2381121i bk3: 64a 2381120i bk4: 64a 2381121i bk5: 64a 2381120i bk6: 32a 2381150i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2380231 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168529
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381121i bk1: 64a 2381121i bk2: 64a 2381121i bk3: 64a 2381121i bk4: 64a 2381121i bk5: 64a 2381121i bk6: 32a 2381150i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 2380234 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172561
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1337 dram_eff=0.3351
bk0: 64a 2381123i bk1: 64a 2381120i bk2: 64a 2381123i bk3: 64a 2381120i bk4: 64a 2381123i bk5: 64a 2381120i bk6: 32a 2381152i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 505 
Wasted_Row = 0 
Idle = 2380239 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00157862
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381122i bk1: 64a 2381120i bk2: 64a 2381122i bk3: 64a 2381120i bk4: 64a 2381122i bk5: 64a 2381120i bk6: 32a 2381151i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2380235 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166093
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381122i bk1: 64a 2381120i bk2: 64a 2381122i bk3: 64a 2381120i bk4: 64a 2381122i bk5: 64a 2381120i bk6: 32a 2381151i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2380235 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168613
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381124i bk1: 64a 2381121i bk2: 64a 2381124i bk3: 64a 2381121i bk4: 64a 2381124i bk5: 64a 2381121i bk6: 32a 2381151i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 500 
Wasted_Row = 0 
Idle = 2380244 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 404 
rwq = 0 
CCDLc_limit_alone = 404 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160298
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381122i bk1: 64a 2381120i bk2: 64a 2381122i bk3: 64a 2381120i bk4: 64a 2381122i bk5: 64a 2381120i bk6: 32a 2381151i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2380235 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164413
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381123i bk1: 64a 2381120i bk2: 64a 2381123i bk3: 64a 2381120i bk4: 64a 2381123i bk5: 64a 2381120i bk6: 32a 2381151i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 2380238 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171553
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381122i bk1: 64a 2381122i bk2: 64a 2381122i bk3: 64a 2381122i bk4: 64a 2381122i bk5: 64a 2381122i bk6: 32a 2381151i bk7: 32a 2381151i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 502 
Wasted_Row = 0 
Idle = 2380242 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171553
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2381192 n_nop=2380736 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1333 dram_eff=0.3361
bk0: 64a 2381122i bk1: 64a 2381121i bk2: 64a 2381122i bk3: 64a 2381121i bk4: 64a 2381122i bk5: 64a 2381121i bk6: 32a 2381150i bk7: 32a 2381150i bk8: 0a 2381192i bk9: 0a 2381192i bk10: 0a 2381192i bk11: 0a 2381192i bk12: 0a 2381192i bk13: 0a 2381192i bk14: 0a 2381192i bk15: 0a 2381192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2381192 
util_bw = 448 
Wasted_Col = 507 
Wasted_Row = 0 
Idle = 2380237 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 411 
rwq = 0 
CCDLc_limit_alone = 411 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2381192 
n_nop = 2380736 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000192 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166009

========= L2 cache stats =========
L2_cache_bank[0]: Access = 294, Miss = 224, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 236, Miss = 224, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 280, Miss = 280, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 267, Miss = 224, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 301, Miss = 224, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 324, Miss = 224, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 336, Miss = 224, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 336, Miss = 224, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 336, Miss = 224, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 288, Miss = 224, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 264, Miss = 224, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 228, Miss = 224, Miss_rate = 0.982, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 224, Miss = 224, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 15138
L2_total_cache_misses = 14392
L2_total_cache_miss_rate = 0.9507
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 746
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10752
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 15082
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=15138
icnt_total_pkts_simt_to_mem=15138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 15138
Req_Network_cycles = 3171189
Req_Network_injected_packets_per_cycle =       0.0048 
Req_Network_conflicts_per_cycle =       0.0077
Req_Network_conflicts_per_cycle_util =       2.2998
Req_Bank_Level_Parallism =       1.4322
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0098
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 15138
Reply_Network_cycles = 3171189
Reply_Network_injected_packets_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle =        0.0009
Reply_Network_conflicts_per_cycle_util =       0.3449
Reply_Bank_Level_Parallism =       1.8261
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 30 min, 42 sec (9042 sec)
gpgpu_simulation_rate = 46712 (inst/sec)
gpgpu_simulation_rate = 350 (cycle/sec)
gpgpu_silicon_slowdown = 3234285x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf98..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 8: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 8 
gpu_sim_cycle = 452491
gpu_sim_insn = 60339172
gpu_ipc =     133.3489
gpu_tot_sim_cycle = 3623680
gpu_tot_sim_insn = 482710496
gpu_tot_ipc =     133.2100
gpu_tot_issued_cta = 32
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0048
partiton_level_parallism_total  =       0.0048
partiton_level_parallism_util =       1.3211
partiton_level_parallism_util_total  =       1.4173
L2_BW  =       0.1726 GB/Sec
L2_BW_total  =       0.1729 GB/Sec
gpu_total_sim_rate=45376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 537, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 547, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17414, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 557138
	L1D_total_cache_misses = 17372
	L1D_total_cache_miss_rate = 0.0312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 539766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7426
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 557074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94022, 93995, 93995, 93995, 93995, 93995, 93995, 93995, 
gpgpu_n_tot_thrd_icount = 795237568
gpgpu_n_tot_w_icount = 24851174
gpgpu_n_stall_shd_mem = 293906
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17230
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8421376
gpgpu_n_store_insn = 64
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 393216
gpgpu_n_param_mem_insn = 65536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 293906
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6994087	W0_Idle:90958	W0_Scoreboard:25420203	W1:864	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:12582912	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11479808
single_issue_nums: WS0:6016544	WS1:6015680	WS2:6015680	WS3:6015680	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 137840 {8:17230,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 689200 {40:17230,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
maxmflatency = 953 
max_icnt2mem_latency = 527 
maxmrqlatency = 36 
max_icnt2sh_latency = 20 
averagemflatency = 579 
avg_icnt2mem_latency = 190 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:2532 	1228 	2744 	4272 	4788 	820 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	110 	5736 	11448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2462 	1408 	2160 	7004 	4028 	232 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16378 	836 	64 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	12 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6634      6072      6634      6072      6634      6072      6634      6072         0         0         0         0         0         0         0         0 
dram[1]:      6630      6060      6630      6060      6630      6060      6630      6060         0         0         0         0         0         0         0         0 
dram[2]:      6626      6045      6626      6045      6626      6045      6626      6045         0         0         0         0         0         0         0         0 
dram[3]:      6622      6032      6622      6032      6622      6032      6622      6032         0         0         0         0         0         0         0         0 
dram[4]:      6618      6020      6618      6020      6618      6020      6618      6020         0         0         0         0         0         0         0         0 
dram[5]:      6614      6008      6614      6008      6614      6008      6614      6008         0         0         0         0         0         0         0         0 
dram[6]:      6610      5993      6610      5993      6610      5993      6610      5993         0         0         0         0         0         0         0         0 
dram[7]:      6606      5980      6606      5980      6606      5980      6606      5980         0         0         0         0         0         0         0         0 
dram[8]:      5968      5657      5968      5657      5968      5657      5968      5657         0         0         0         0         0         0         0         0 
dram[9]:      5956      5643      5956      5643      5956      5643      5956      5643         0         0         0         0         0         0         0         0 
dram[10]:      5942      5630      5942      5630      5942      5630      5942      5630         0         0         0         0         0         0         0         0 
dram[11]:      5928      5618      5928      5618      5928      5618      5928      5618         0         0         0         0         0         0         0         0 
dram[12]:      5915      5605      5915      5605      5915      5605      5915      5605         0         0         0         0         0         0         0         0 
dram[13]:      5903      5591      5903      5591      5903      5591      5903      5591         0         0         0         0         0         0         0         0 
dram[14]:      5890      5578      5890      5578      5890      5578      5890      5578         0         0         0         0         0         0         0         0 
dram[15]:      5876      5566      5876      5566      5876      5566      5876      5566         0         0         0         0         0         0         0         0 
dram[16]:      6175      5863      6175      5863      6175      5863      6175      5863         0         0         0         0         0         0         0         0 
dram[17]:      6161      5851      6161      5851      6161      5851      6161      5851         0         0         0         0         0         0         0         0 
dram[18]:      6148      5839      6148      5839      6148      5839      6148      5839         0         0         0         0         0         0         0         0 
dram[19]:      6136      5824      6136      5824      6136      5824      6136      5824         0         0         0         0         0         0         0         0 
dram[20]:      6124      5811      6124      5811      6124      5811      6124      5811         0         0         0         0         0         0         0         0 
dram[21]:      6109      5799      6109      5799      6109      5799      6109      5799         0         0         0         0         0         0         0         0 
dram[22]:      6096      5787      6096      5787      6096      5787      6096      5787         0         0         0         0         0         0         0         0 
dram[23]:      6084      5772      6084      5772      6084      5772      6084      5772         0         0         0         0         0         0         0         0 
dram[24]:      6277      5759      6277      5759      6277      5759      6277      5759         0         0         0         0         0         0         0         0 
dram[25]:      6265      5747      6265      5747      6265      5747      6265      5747         0         0         0         0         0         0         0         0 
dram[26]:      6253      5735      6253      5735      6253      5735      6253      5735         0         0         0         0         0         0         0         0 
dram[27]:      6238      5720      6238      5720      6238      5720      6238      5720         0         0         0         0         0         0         0         0 
dram[28]:      6225      5707      6225      5707      6225      5707      6225      5707         0         0         0         0         0         0         0         0 
dram[29]:      6212      5695      6212      5695      6212      5695      6212      5695         0         0         0         0         0         0         0         0 
dram[30]:      6200      5683      6200      5683      6200      5683      6200      5683         0         0         0         0         0         0         0         0 
dram[31]:      6187      5668      6187      5668      6187      5668      6187      5668         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 16384/256 = 64.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 16384
min_bank_accesses = 0!
chip skew: 512/512 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        735       621       507       621       507       621       507       621    none      none      none      none      none      none      none      none  
dram[1]:        506       642       506       642       506       642       506       642    none      none      none      none      none      none      none      none  
dram[2]:        943       685       505       685       505       685       505       685    none      none      none      none      none      none      none      none  
dram[3]:        504       734       504       734       504       734       504       734    none      none      none      none      none      none      none      none  
dram[4]:        502       756       502       756       502       756       502       756    none      none      none      none      none      none      none      none  
dram[5]:        501       762       501       762       501       762       501       762    none      none      none      none      none      none      none      none  
dram[6]:        500       752       500       752       500       752       500       752    none      none      none      none      none      none      none      none  
dram[7]:        498       743       498       743       498       743       498       743    none      none      none      none      none      none      none      none  
dram[8]:        703       553       703       553       703       553       703       553    none      none      none      none      none      none      none      none  
dram[9]:        664       545       664       545       664       545       664       545    none      none      none      none      none      none      none      none  
dram[10]:        610       536       610       536       610       536       610       536    none      none      none      none      none      none      none      none  
dram[11]:        598       527       598       527       598       527       598       527    none      none      none      none      none      none      none      none  
dram[12]:        591       517       591       517       591       517       591       517    none      none      none      none      none      none      none      none  
dram[13]:        584       509       584       509       584       509       584       509    none      none      none      none      none      none      none      none  
dram[14]:        577       500       577       500       577       500       577       500    none      none      none      none      none      none      none      none  
dram[15]:        570       491       570       491       570       491       570       491    none      none      none      none      none      none      none      none  
dram[16]:        688       626       688       626       688       626       688       626    none      none      none      none      none      none      none      none  
dram[17]:        684       616       684       616       684       616       684       616    none      none      none      none      none      none      none      none  
dram[18]:        677       608       677       608       677       608       677       608    none      none      none      none      none      none      none      none  
dram[19]:        673       598       673       598       673       598       673       598    none      none      none      none      none      none      none      none  
dram[20]:        667       590       667       590       667       590       667       590    none      none      none      none      none      none      none      none  
dram[21]:        661       580       661       580       661       580       661       580    none      none      none      none      none      none      none      none  
dram[22]:        654       572       654       572       654       572       654       572    none      none      none      none      none      none      none      none  
dram[23]:        649       562       649       562       649       562       649       562    none      none      none      none      none      none      none      none  
dram[24]:        715       589       715       589       715       589       715       589    none      none      none      none      none      none      none      none  
dram[25]:        709       581       709       581       709       581       709       581    none      none      none      none      none      none      none      none  
dram[26]:        704       572       704       572       704       572       704       572    none      none      none      none      none      none      none      none  
dram[27]:        698       562       698       562       698       562       698       562    none      none      none      none      none      none      none      none  
dram[28]:        692       553       692       553       692       553       692       553    none      none      none      none      none      none      none      none  
dram[29]:        686       545       686       545       686       545       686       545    none      none      none      none      none      none      none      none  
dram[30]:        681       536       681       536       681       536       681       536    none      none      none      none      none      none      none      none  
dram[31]:        675       526       675       526       675       526       675       526    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        705       812       705       812       705       812       705       812         0         0         0         0         0         0         0         0
dram[1]:        700       804       700       804       700       804       700       804         0         0         0         0         0         0         0         0
dram[2]:        693       794       693       794       693       794       693       794         0         0         0         0         0         0         0         0
dram[3]:        688       784       688       784       688       784       688       784         0         0         0         0         0         0         0         0
dram[4]:        681       776       681       776       681       776       681       776         0         0         0         0         0         0         0         0
dram[5]:        676       768       676       768       676       768       676       768         0         0         0         0         0         0         0         0
dram[6]:        674       758       674       758       674       758       674       758         0         0         0         0         0         0         0         0
dram[7]:        669       748       669       748       669       748       669       748         0         0         0         0         0         0         0         0
dram[8]:        740       632       740       632       740       632       740       632         0         0         0         0         0         0         0         0
dram[9]:        732       624       732       624       732       624       732       624         0         0         0         0         0         0         0         0
dram[10]:        722       616       722       616       722       616       722       616         0         0         0         0         0         0         0         0
dram[11]:        712       605       712       605       712       605       712       605         0         0         0         0         0         0         0         0
dram[12]:        703       596       703       596       703       596       703       596         0         0         0         0         0         0         0         0
dram[13]:        695       588       695       588       695       588       695       588         0         0         0         0         0         0         0         0
dram[14]:        686       580       686       580       686       580       686       580         0         0         0         0         0         0         0         0
dram[15]:        676       569       676       569       676       569       676       569         0         0         0         0         0         0         0         0
dram[16]:        883       667       883       667       883       667       883       667         0         0         0         0         0         0         0         0
dram[17]:        873       659       873       659       873       659       873       659         0         0         0         0         0         0         0         0
dram[18]:        864       651       864       651       864       651       864       651         0         0         0         0         0         0         0         0
dram[19]:        856       641       856       641       856       641       856       641         0         0         0         0         0         0         0         0
dram[20]:        848       631       848       631       848       631       848       631         0         0         0         0         0         0         0         0
dram[21]:        838       623       838       623       838       623       838       623         0         0         0         0         0         0         0         0
dram[22]:        828       615       828       615       828       615       828       615         0         0         0         0         0         0         0         0
dram[23]:        820       605       820       605       820       605       820       605         0         0         0         0         0         0         0         0
dram[24]:        953       633       953       633       953       633       953       633         0         0         0         0         0         0         0         0
dram[25]:        945       624       945       624       945       624       945       624         0         0         0         0         0         0         0         0
dram[26]:        937       615       937       615       937       615       937       615         0         0         0         0         0         0         0         0
dram[27]:        927       605       927       605       927       605       927       605         0         0         0         0         0         0         0         0
dram[28]:        917       597       917       597       917       597       917       597         0         0         0         0         0         0         0         0
dram[29]:        908       589       908       589       908       589       908       589         0         0         0         0         0         0         0         0
dram[30]:        900       579       900       579       900       579       900       579         0         0         0         0         0         0         0         0
dram[31]:        891       569       891       569       891       569       891       569         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1632 dram_eff=0.3137
bk0: 64a 2720895i bk1: 64a 2720889i bk2: 64a 2720895i bk3: 64a 2720889i bk4: 64a 2720895i bk5: 64a 2720889i bk6: 64a 2720895i bk7: 64a 2720889i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 544 
Wasted_Row = 0 
Idle = 2719904 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 448 
rwq = 0 
CCDLc_limit_alone = 448 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0011937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1628 dram_eff=0.3145
bk0: 64a 2720893i bk1: 64a 2720889i bk2: 64a 2720893i bk3: 64a 2720889i bk4: 64a 2720893i bk5: 64a 2720889i bk6: 64a 2720893i bk7: 64a 2720889i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 552 
Wasted_Row = 0 
Idle = 2719896 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001225 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00122457
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1624 dram_eff=0.3153
bk0: 64a 2720893i bk1: 64a 2720891i bk2: 64a 2720893i bk3: 64a 2720891i bk4: 64a 2720893i bk5: 64a 2720891i bk6: 64a 2720893i bk7: 64a 2720891i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 544 
Wasted_Row = 0 
Idle = 2719904 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 448 
rwq = 0 
CCDLc_limit_alone = 448 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001194 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0011937
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1620 dram_eff=0.316
bk0: 64a 2720892i bk1: 64a 2720890i bk2: 64a 2720892i bk3: 64a 2720890i bk4: 64a 2720892i bk5: 64a 2720890i bk6: 64a 2720892i bk7: 64a 2720890i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 552 
Wasted_Row = 0 
Idle = 2719896 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00124368
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1600 dram_eff=0.32
bk0: 64a 2720893i bk1: 64a 2720890i bk2: 64a 2720893i bk3: 64a 2720890i bk4: 64a 2720893i bk5: 64a 2720890i bk6: 64a 2720893i bk7: 64a 2720890i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 2719900 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0013407
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1584 dram_eff=0.3232
bk0: 64a 2720892i bk1: 64a 2720890i bk2: 64a 2720892i bk3: 64a 2720890i bk4: 64a 2720892i bk5: 64a 2720890i bk6: 64a 2720892i bk7: 64a 2720890i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 552 
Wasted_Row = 0 
Idle = 2719896 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00137598
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1580 dram_eff=0.3241
bk0: 64a 2720891i bk1: 64a 2720892i bk2: 64a 2720891i bk3: 64a 2720892i bk4: 64a 2720891i bk5: 64a 2720892i bk6: 64a 2720891i bk7: 64a 2720892i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 548 
Wasted_Row = 0 
Idle = 2719900 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 452 
rwq = 0 
CCDLc_limit_alone = 452 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00140245
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1580 dram_eff=0.3241
bk0: 64a 2720891i bk1: 64a 2720890i bk2: 64a 2720891i bk3: 64a 2720890i bk4: 64a 2720891i bk5: 64a 2720890i bk6: 64a 2720891i bk7: 64a 2720890i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 556 
Wasted_Row = 0 
Idle = 2719892 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001430 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00143038
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720890i bk1: 64a 2720888i bk2: 64a 2720890i bk3: 64a 2720888i bk4: 64a 2720890i bk5: 64a 2720888i bk6: 64a 2720890i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2719880 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00158326
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720892i bk1: 64a 2720888i bk2: 64a 2720892i bk3: 64a 2720888i bk4: 64a 2720892i bk5: 64a 2720888i bk6: 64a 2720892i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 560 
Wasted_Row = 0 
Idle = 2719888 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00162443
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1512 dram_eff=0.3386
bk0: 64a 2720890i bk1: 64a 2720888i bk2: 64a 2720890i bk3: 64a 2720888i bk4: 64a 2720890i bk5: 64a 2720888i bk6: 64a 2720890i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2719880 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160385
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1504 dram_eff=0.3404
bk0: 64a 2720891i bk1: 64a 2720890i bk2: 64a 2720891i bk3: 64a 2720890i bk4: 64a 2720891i bk5: 64a 2720890i bk6: 64a 2720891i bk7: 64a 2720890i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 556 
Wasted_Row = 0 
Idle = 2719892 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160385
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1500 dram_eff=0.3413
bk0: 64a 2720890i bk1: 64a 2720888i bk2: 64a 2720890i bk3: 64a 2720888i bk4: 64a 2720890i bk5: 64a 2720888i bk6: 64a 2720890i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2719880 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161855
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1492 dram_eff=0.3432
bk0: 64a 2720892i bk1: 64a 2720888i bk2: 64a 2720892i bk3: 64a 2720888i bk4: 64a 2720892i bk5: 64a 2720888i bk6: 64a 2720892i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 560 
Wasted_Row = 0 
Idle = 2719888 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163031
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1488 dram_eff=0.3441
bk0: 64a 2720890i bk1: 64a 2720888i bk2: 64a 2720890i bk3: 64a 2720888i bk4: 64a 2720890i bk5: 64a 2720888i bk6: 64a 2720890i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2719880 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163913
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1480 dram_eff=0.3459
bk0: 64a 2720891i bk1: 64a 2720890i bk2: 64a 2720891i bk3: 64a 2720890i bk4: 64a 2720891i bk5: 64a 2720890i bk6: 64a 2720891i bk7: 64a 2720890i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 556 
Wasted_Row = 0 
Idle = 2719892 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00160973
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720889i bk1: 64a 2720888i bk2: 64a 2720889i bk3: 64a 2720888i bk4: 64a 2720889i bk5: 64a 2720888i bk6: 64a 2720889i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2719876 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159797
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720889i bk1: 64a 2720890i bk2: 64a 2720889i bk3: 64a 2720890i bk4: 64a 2720889i bk5: 64a 2720890i bk6: 64a 2720889i bk7: 64a 2720890i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 2719884 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159503
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720889i bk1: 64a 2720888i bk2: 64a 2720889i bk3: 64a 2720888i bk4: 64a 2720889i bk5: 64a 2720888i bk6: 64a 2720889i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2719876 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159209
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720889i bk1: 64a 2720889i bk2: 64a 2720889i bk3: 64a 2720889i bk4: 64a 2720889i bk5: 64a 2720889i bk6: 64a 2720889i bk7: 64a 2720889i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2719880 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00162884
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720889i bk1: 64a 2720888i bk2: 64a 2720889i bk3: 64a 2720888i bk4: 64a 2720889i bk5: 64a 2720888i bk6: 64a 2720889i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2719876 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163913
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720890i bk1: 64a 2720890i bk2: 64a 2720890i bk3: 64a 2720890i bk4: 64a 2720890i bk5: 64a 2720890i bk6: 64a 2720890i bk7: 64a 2720890i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 560 
Wasted_Row = 0 
Idle = 2719888 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001611 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016112
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720889i bk1: 64a 2720888i bk2: 64a 2720889i bk3: 64a 2720888i bk4: 64a 2720889i bk5: 64a 2720888i bk6: 64a 2720889i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2719876 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159797
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720889i bk1: 64a 2720889i bk2: 64a 2720889i bk3: 64a 2720889i bk4: 64a 2720889i bk5: 64a 2720889i bk6: 64a 2720889i bk7: 64a 2720889i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2719880 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016406
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1520 dram_eff=0.3368
bk0: 64a 2720891i bk1: 64a 2720888i bk2: 64a 2720891i bk3: 64a 2720888i bk4: 64a 2720891i bk5: 64a 2720888i bk6: 64a 2720891i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 2719884 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00150829
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720890i bk1: 64a 2720888i bk2: 64a 2720890i bk3: 64a 2720888i bk4: 64a 2720890i bk5: 64a 2720888i bk6: 64a 2720890i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2719880 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00159062
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720890i bk1: 64a 2720888i bk2: 64a 2720890i bk3: 64a 2720888i bk4: 64a 2720890i bk5: 64a 2720888i bk6: 64a 2720890i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2719880 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161267
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720892i bk1: 64a 2720889i bk2: 64a 2720892i bk3: 64a 2720889i bk4: 64a 2720892i bk5: 64a 2720889i bk6: 64a 2720892i bk7: 64a 2720889i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 556 
Wasted_Row = 0 
Idle = 2719892 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 460 
rwq = 0 
CCDLc_limit_alone = 460 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001526 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00152593
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720890i bk1: 64a 2720888i bk2: 64a 2720890i bk3: 64a 2720888i bk4: 64a 2720890i bk5: 64a 2720888i bk6: 64a 2720890i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2719880 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001566 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00156562
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720891i bk1: 64a 2720888i bk2: 64a 2720891i bk3: 64a 2720888i bk4: 64a 2720891i bk5: 64a 2720888i bk6: 64a 2720891i bk7: 64a 2720888i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 2719884 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163325
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720890i bk1: 64a 2720890i bk2: 64a 2720890i bk3: 64a 2720890i bk4: 64a 2720890i bk5: 64a 2720890i bk6: 64a 2720890i bk7: 64a 2720890i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 560 
Wasted_Row = 0 
Idle = 2719888 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163325
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2720960 n_nop=2720440 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001882
n_activity=1516 dram_eff=0.3377
bk0: 64a 2720890i bk1: 64a 2720889i bk2: 64a 2720890i bk3: 64a 2720889i bk4: 64a 2720890i bk5: 64a 2720889i bk6: 64a 2720890i bk7: 64a 2720889i bk8: 0a 2720960i bk9: 0a 2720960i bk10: 0a 2720960i bk11: 0a 2720960i bk12: 0a 2720960i bk13: 0a 2720960i bk14: 0a 2720960i bk15: 0a 2720960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 2720960 
util_bw = 512 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 2719884 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2720960 
n_nop = 2720440 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00157591

========= L2 cache stats =========
L2_cache_bank[0]: Access = 334, Miss = 256, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 272, Miss = 256, Miss_rate = 0.941, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 320, Miss = 320, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 308, Miss = 256, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 348, Miss = 256, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 372, Miss = 256, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 384, Miss = 256, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 384, Miss = 256, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 384, Miss = 256, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 320, Miss = 256, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 296, Miss = 256, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 260, Miss = 256, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 17294
L2_total_cache_misses = 16448
L2_total_cache_miss_rate = 0.9511
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 846
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 63
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=17294
icnt_total_pkts_simt_to_mem=17294
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17294
Req_Network_cycles = 3623680
Req_Network_injected_packets_per_cycle =       0.0048 
Req_Network_conflicts_per_cycle =       0.0078
Req_Network_conflicts_per_cycle_util =       2.3177
Req_Bank_Level_Parallism =       1.4173
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0100
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 17294
Reply_Network_cycles = 3623680
Reply_Network_injected_packets_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle =        0.0009
Reply_Network_conflicts_per_cycle_util =       0.3254
Reply_Bank_Level_Parallism =       1.8132
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 57 min, 18 sec (10638 sec)
gpgpu_simulation_rate = 45376 (inst/sec)
gpgpu_simulation_rate = 340 (cycle/sec)
gpgpu_silicon_slowdown = 3329411x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf98..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 9: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 9 
gpu_sim_cycle = 454032
gpu_sim_insn = 60338596
gpu_ipc =     132.8950
gpu_tot_sim_cycle = 4077712
gpu_tot_sim_insn = 543049092
gpu_tot_ipc =     133.1749
gpu_tot_issued_cta = 36
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0048
partiton_level_parallism_total  =       0.0048
partiton_level_parallism_util =       1.5293
partiton_level_parallism_util_total  =       1.4289
L2_BW  =       0.1727 GB/Sec
L2_BW_total  =       0.1729 GB/Sec
gpu_total_sim_rate=44345

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17410, Miss = 537, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17410, Miss = 547, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17412, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17412, Miss = 543, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17412, Miss = 546, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17414, Miss = 549, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 17410, Miss = 542, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 17410, Miss = 540, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 17410, Miss = 541, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 17410, Miss = 544, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 17410, Miss = 547, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 626778
	L1D_total_cache_misses = 19548
	L1D_total_cache_miss_rate = 0.0312
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 607230
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8369
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 72
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 626706
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94022, 93995, 93995, 93995, 93995, 93995, 93995, 93995, 
gpgpu_n_tot_thrd_icount = 894642048
gpgpu_n_tot_w_icount = 27957564
gpgpu_n_stall_shd_mem = 330642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 19386
gpgpu_n_mem_write_global = 72
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9474048
gpgpu_n_store_insn = 72
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 442368
gpgpu_n_param_mem_insn = 73728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 330642
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7947158	W0_Idle:99604	W0_Scoreboard:28572026	W1:972	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:14155776	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12914784
single_issue_nums: WS0:6768612	WS1:6767640	WS2:6767640	WS3:6767640	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 155088 {8:19386,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2880 {40:72,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 775440 {40:19386,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 576 {8:72,}
maxmflatency = 953 
max_icnt2mem_latency = 527 
maxmrqlatency = 36 
max_icnt2sh_latency = 20 
averagemflatency = 576 
avg_icnt2mem_latency = 187 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:2806 	1333 	3007 	4596 	5665 	1025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	122 	6639 	12697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2931 	1661 	2457 	7660 	4488 	261 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	18367 	991 	80 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	14 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6634      6072      6634      6072      6634      6072      6634      6072      6634      6072         0         0         0         0         0         0 
dram[1]:      6630      6060      6630      6060      6630      6060      6630      6060      6630      6060         0         0         0         0         0         0 
dram[2]:      6626      6045      6626      6045      6626      6045      6626      6045      6626      6045         0         0         0         0         0         0 
dram[3]:      6622      6032      6622      6032      6622      6032      6622      6032      6622      6032         0         0         0         0         0         0 
dram[4]:      6618      6020      6618      6020      6618      6020      6618      6020      6618      6020         0         0         0         0         0         0 
dram[5]:      6614      6008      6614      6008      6614      6008      6614      6008      6614      6008         0         0         0         0         0         0 
dram[6]:      6610      5993      6610      5993      6610      5993      6610      5993      6610      5993         0         0         0         0         0         0 
dram[7]:      6606      5980      6606      5980      6606      5980      6606      5980      6606      5980         0         0         0         0         0         0 
dram[8]:      5968      5657      5968      5657      5968      5657      5968      5657      5968      5657         0         0         0         0         0         0 
dram[9]:      5956      5643      5956      5643      5956      5643      5956      5643      5956      5643         0         0         0         0         0         0 
dram[10]:      5942      5630      5942      5630      5942      5630      5942      5630      5942      5630         0         0         0         0         0         0 
dram[11]:      5928      5618      5928      5618      5928      5618      5928      5618      5928      5618         0         0         0         0         0         0 
dram[12]:      5915      5605      5915      5605      5915      5605      5915      5605      5915      5605         0         0         0         0         0         0 
dram[13]:      5903      5591      5903      5591      5903      5591      5903      5591      5903      5591         0         0         0         0         0         0 
dram[14]:      5890      5578      5890      5578      5890      5578      5890      5578      5890      5578         0         0         0         0         0         0 
dram[15]:      5876      5566      5876      5566      5876      5566      5876      5566      5876      5566         0         0         0         0         0         0 
dram[16]:      6175      5863      6175      5863      6175      5863      6175      5863      6175      5863         0         0         0         0         0         0 
dram[17]:      6161      5851      6161      5851      6161      5851      6161      5851      6161      5851         0         0         0         0         0         0 
dram[18]:      6148      5839      6148      5839      6148      5839      6148      5839      6148      5839         0         0         0         0         0         0 
dram[19]:      6136      5824      6136      5824      6136      5824      6136      5824      6136      5824         0         0         0         0         0         0 
dram[20]:      6124      5811      6124      5811      6124      5811      6124      5811      6124      5811         0         0         0         0         0         0 
dram[21]:      6109      5799      6109      5799      6109      5799      6109      5799      6109      5799         0         0         0         0         0         0 
dram[22]:      6096      5787      6096      5787      6096      5787      6096      5787      6096      5787         0         0         0         0         0         0 
dram[23]:      6084      5772      6084      5772      6084      5772      6084      5772      6084      5772         0         0         0         0         0         0 
dram[24]:      6277      5759      6277      5759      6277      5759      6277      5759      6277      5759         0         0         0         0         0         0 
dram[25]:      6265      5747      6265      5747      6265      5747      6265      5747      6265      5747         0         0         0         0         0         0 
dram[26]:      6253      5735      6253      5735      6253      5735      6253      5735      6253      5735         0         0         0         0         0         0 
dram[27]:      6238      5720      6238      5720      6238      5720      6238      5720      6238      5720         0         0         0         0         0         0 
dram[28]:      6225      5707      6225      5707      6225      5707      6225      5707      6225      5707         0         0         0         0         0         0 
dram[29]:      6212      5695      6212      5695      6212      5695      6212      5695      6212      5695         0         0         0         0         0         0 
dram[30]:      6200      5683      6200      5683      6200      5683      6200      5683      6200      5683         0         0         0         0         0         0 
dram[31]:      6187      5668      6187      5668      6187      5668      6187      5668      6187      5668         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18432/320 = 57.599998
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        64        64        32        32         0         0         0         0         0         0 
total dram reads = 18432
min_bank_accesses = 0!
chip skew: 576/576 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        758       621       507       621       507       621       507       621       465       612    none      none      none      none      none      none  
dram[1]:        506       642       506       642       506       642       506       642       465       608    none      none      none      none      none      none  
dram[2]:        998       685       505       685       505       685       505       685       466       636    none      none      none      none      none      none  
dram[3]:        504       734       504       734       504       734       504       734       466       666    none      none      none      none      none      none  
dram[4]:        502       756       502       756       502       756       502       756       466       707    none      none      none      none      none      none  
dram[5]:        501       762       501       762       501       762       501       762       465       730    none      none      none      none      none      none  
dram[6]:        500       752       500       752       500       752       500       752       465       722    none      none      none      none      none      none  
dram[7]:        498       743       498       743       498       743       498       743       465       715    none      none      none      none      none      none  
dram[8]:        703       553       703       553       703       553       703       553       744       553    none      none      none      none      none      none  
dram[9]:        664       545       664       545       664       545       664       545       676       545    none      none      none      none      none      none  
dram[10]:        610       536       610       536       610       536       610       536       577       536    none      none      none      none      none      none  
dram[11]:        598       527       598       527       598       527       598       527       562       527    none      none      none      none      none      none  
dram[12]:        591       517       591       517       591       517       591       517       556       517    none      none      none      none      none      none  
dram[13]:        584       509       584       509       584       509       584       509       552       509    none      none      none      none      none      none  
dram[14]:        577       500       577       500       577       500       577       500       547       500    none      none      none      none      none      none  
dram[15]:        570       491       570       491       570       491       570       491       542       491    none      none      none      none      none      none  
dram[16]:        688       626       688       626       688       626       688       626       645       626    none      none      none      none      none      none  
dram[17]:        684       616       684       616       684       616       684       616       641       616    none      none      none      none      none      none  
dram[18]:        677       608       677       608       677       608       677       608       636       608    none      none      none      none      none      none  
dram[19]:        673       598       673       598       673       598       673       598       633       598    none      none      none      none      none      none  
dram[20]:        667       590       667       590       667       590       667       590       630       590    none      none      none      none      none      none  
dram[21]:        661       580       661       580       661       580       661       580       623       580    none      none      none      none      none      none  
dram[22]:        654       572       654       572       654       572       654       572       618       572    none      none      none      none      none      none  
dram[23]:        649       562       649       562       649       562       649       562       613       562    none      none      none      none      none      none  
dram[24]:        715       589       715       589       715       589       715       589       680       589    none      none      none      none      none      none  
dram[25]:        709       581       709       581       709       581       709       581       676       580    none      none      none      none      none      none  
dram[26]:        704       572       704       572       704       572       704       572       671       572    none      none      none      none      none      none  
dram[27]:        698       562       698       562       698       562       698       562       666       562    none      none      none      none      none      none  
dram[28]:        692       553       692       553       692       553       692       553       661       554    none      none      none      none      none      none  
dram[29]:        686       545       686       545       686       545       686       545       656       545    none      none      none      none      none      none  
dram[30]:        681       536       681       536       681       536       681       536       652       536    none      none      none      none      none      none  
dram[31]:        675       526       675       526       675       526       675       526       647       526    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        705       812       705       812       705       812       705       812       535       812         0         0         0         0         0         0
dram[1]:        700       804       700       804       700       804       700       804       535       804         0         0         0         0         0         0
dram[2]:        693       794       693       794       693       794       693       794       536       794         0         0         0         0         0         0
dram[3]:        688       784       688       784       688       784       688       784       536       784         0         0         0         0         0         0
dram[4]:        681       776       681       776       681       776       681       776       536       776         0         0         0         0         0         0
dram[5]:        676       768       676       768       676       768       676       768       536       768         0         0         0         0         0         0
dram[6]:        674       758       674       758       674       758       674       758       536       758         0         0         0         0         0         0
dram[7]:        669       748       669       748       669       748       669       748       536       748         0         0         0         0         0         0
dram[8]:        740       632       740       632       740       632       740       632       740       616         0         0         0         0         0         0
dram[9]:        732       624       732       624       732       624       732       624       732       608         0         0         0         0         0         0
dram[10]:        722       616       722       616       722       616       722       616       722       600         0         0         0         0         0         0
dram[11]:        712       605       712       605       712       605       712       605       712       590         0         0         0         0         0         0
dram[12]:        703       596       703       596       703       596       703       596       703       580         0         0         0         0         0         0
dram[13]:        695       588       695       588       695       588       695       588       695       572         0         0         0         0         0         0
dram[14]:        686       580       686       580       686       580       686       580       686       564         0         0         0         0         0         0
dram[15]:        676       569       676       569       676       569       676       569       676       553         0         0         0         0         0         0
dram[16]:        883       667       883       667       883       667       883       667       883       667         0         0         0         0         0         0
dram[17]:        873       659       873       659       873       659       873       659       873       659         0         0         0         0         0         0
dram[18]:        864       651       864       651       864       651       864       651       864       651         0         0         0         0         0         0
dram[19]:        856       641       856       641       856       641       856       641       856       641         0         0         0         0         0         0
dram[20]:        848       631       848       631       848       631       848       631       848       631         0         0         0         0         0         0
dram[21]:        838       623       838       623       838       623       838       623       838       623         0         0         0         0         0         0
dram[22]:        828       615       828       615       828       615       828       615       828       615         0         0         0         0         0         0
dram[23]:        820       605       820       605       820       605       820       605       820       605         0         0         0         0         0         0
dram[24]:        953       633       953       633       953       633       953       633       953       617         0         0         0         0         0         0
dram[25]:        945       624       945       624       945       624       945       624       945       608         0         0         0         0         0         0
dram[26]:        937       615       937       615       937       615       937       615       937       599         0         0         0         0         0         0
dram[27]:        927       605       927       605       927       605       927       605       927       589         0         0         0         0         0         0
dram[28]:        917       597       917       597       917       597       917       597       917       581         0         0         0         0         0         0
dram[29]:        908       589       908       589       908       589       908       589       908       573         0         0         0         0         0         0
dram[30]:        900       579       900       579       900       579       900       579       900       564         0         0         0         0         0         0
dram[31]:        891       569       891       569       891       569       891       569       891       554         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1833 dram_eff=0.3142
bk0: 64a 3061820i bk1: 64a 3061814i bk2: 64a 3061820i bk3: 64a 3061814i bk4: 64a 3061820i bk5: 64a 3061814i bk6: 64a 3061820i bk7: 64a 3061814i bk8: 32a 3061845i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 626 
Wasted_Row = 0 
Idle = 3060683 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 506 
rwq = 0 
CCDLc_limit_alone = 506 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00125086
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1829 dram_eff=0.3149
bk0: 64a 3061818i bk1: 64a 3061814i bk2: 64a 3061818i bk3: 64a 3061814i bk4: 64a 3061818i bk5: 64a 3061814i bk6: 64a 3061818i bk7: 64a 3061814i bk8: 32a 3061845i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 634 
Wasted_Row = 0 
Idle = 3060675 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 514 
rwq = 0 
CCDLc_limit_alone = 514 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0012832
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1825 dram_eff=0.3156
bk0: 64a 3061818i bk1: 64a 3061816i bk2: 64a 3061818i bk3: 64a 3061816i bk4: 64a 3061818i bk5: 64a 3061816i bk6: 64a 3061818i bk7: 64a 3061816i bk8: 32a 3061845i bk9: 32a 3061844i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 625 
Wasted_Row = 0 
Idle = 3060684 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 505 
rwq = 0 
CCDLc_limit_alone = 505 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00125446
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1821 dram_eff=0.3163
bk0: 64a 3061817i bk1: 64a 3061815i bk2: 64a 3061817i bk3: 64a 3061815i bk4: 64a 3061817i bk5: 64a 3061815i bk6: 64a 3061817i bk7: 64a 3061815i bk8: 32a 3061845i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 634 
Wasted_Row = 0 
Idle = 3060675 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 514 
rwq = 0 
CCDLc_limit_alone = 514 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00130149
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1801 dram_eff=0.3198
bk0: 64a 3061818i bk1: 64a 3061815i bk2: 64a 3061818i bk3: 64a 3061815i bk4: 64a 3061818i bk5: 64a 3061815i bk6: 64a 3061818i bk7: 64a 3061815i bk8: 32a 3061845i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 630 
Wasted_Row = 0 
Idle = 3060679 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00140502
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1785 dram_eff=0.3227
bk0: 64a 3061817i bk1: 64a 3061815i bk2: 64a 3061817i bk3: 64a 3061815i bk4: 64a 3061817i bk5: 64a 3061815i bk6: 64a 3061817i bk7: 64a 3061815i bk8: 32a 3061845i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 634 
Wasted_Row = 0 
Idle = 3060675 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 514 
rwq = 0 
CCDLc_limit_alone = 514 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00144094
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1781 dram_eff=0.3234
bk0: 64a 3061816i bk1: 64a 3061817i bk2: 64a 3061816i bk3: 64a 3061817i bk4: 64a 3061816i bk5: 64a 3061817i bk6: 64a 3061816i bk7: 64a 3061817i bk8: 32a 3061845i bk9: 32a 3061844i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 629 
Wasted_Row = 0 
Idle = 3060680 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001461 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00146086
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1781 dram_eff=0.3234
bk0: 64a 3061816i bk1: 64a 3061815i bk2: 64a 3061816i bk3: 64a 3061815i bk4: 64a 3061816i bk5: 64a 3061815i bk6: 64a 3061816i bk7: 64a 3061815i bk8: 32a 3061845i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 638 
Wasted_Row = 0 
Idle = 3060671 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 518 
rwq = 0 
CCDLc_limit_alone = 518 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00148797
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1723 dram_eff=0.3343
bk0: 64a 3061815i bk1: 64a 3061813i bk2: 64a 3061815i bk3: 64a 3061813i bk4: 64a 3061815i bk5: 64a 3061813i bk6: 64a 3061815i bk7: 64a 3061813i bk8: 32a 3061845i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 650 
Wasted_Row = 0 
Idle = 3060659 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00163004
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1723 dram_eff=0.3343
bk0: 64a 3061817i bk1: 64a 3061813i bk2: 64a 3061817i bk3: 64a 3061813i bk4: 64a 3061817i bk5: 64a 3061813i bk6: 64a 3061817i bk7: 64a 3061813i bk8: 32a 3061846i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 641 
Wasted_Row = 0 
Idle = 3060668 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001672 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016725
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1718 dram_eff=0.3353
bk0: 64a 3061815i bk1: 64a 3061813i bk2: 64a 3061815i bk3: 64a 3061813i bk4: 64a 3061815i bk5: 64a 3061813i bk6: 64a 3061815i bk7: 64a 3061813i bk8: 32a 3061845i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 650 
Wasted_Row = 0 
Idle = 3060659 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001653 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016529
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1708 dram_eff=0.3372
bk0: 64a 3061816i bk1: 64a 3061815i bk2: 64a 3061816i bk3: 64a 3061815i bk4: 64a 3061816i bk5: 64a 3061815i bk6: 64a 3061816i bk7: 64a 3061815i bk8: 32a 3061846i bk9: 32a 3061844i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 636 
Wasted_Row = 0 
Idle = 3060673 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164964
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1703 dram_eff=0.3382
bk0: 64a 3061815i bk1: 64a 3061813i bk2: 64a 3061815i bk3: 64a 3061813i bk4: 64a 3061815i bk5: 64a 3061813i bk6: 64a 3061815i bk7: 64a 3061813i bk8: 32a 3061845i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 650 
Wasted_Row = 0 
Idle = 3060659 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166531
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1693 dram_eff=0.3402
bk0: 64a 3061817i bk1: 64a 3061813i bk2: 64a 3061817i bk3: 64a 3061813i bk4: 64a 3061817i bk5: 64a 3061813i bk6: 64a 3061817i bk7: 64a 3061813i bk8: 32a 3061846i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 641 
Wasted_Row = 0 
Idle = 3060668 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 521 
rwq = 0 
CCDLc_limit_alone = 521 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167838
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1688 dram_eff=0.3412
bk0: 64a 3061815i bk1: 64a 3061813i bk2: 64a 3061815i bk3: 64a 3061813i bk4: 64a 3061815i bk5: 64a 3061813i bk6: 64a 3061815i bk7: 64a 3061813i bk8: 32a 3061845i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 650 
Wasted_Row = 0 
Idle = 3060659 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 530 
rwq = 0 
CCDLc_limit_alone = 530 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00168818
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1678 dram_eff=0.3433
bk0: 64a 3061816i bk1: 64a 3061815i bk2: 64a 3061816i bk3: 64a 3061815i bk4: 64a 3061816i bk5: 64a 3061815i bk6: 64a 3061816i bk7: 64a 3061815i bk8: 32a 3061846i bk9: 32a 3061844i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 636 
Wasted_Row = 0 
Idle = 3060673 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 516 
rwq = 0 
CCDLc_limit_alone = 516 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165552
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061814i bk1: 64a 3061813i bk2: 64a 3061814i bk3: 64a 3061813i bk4: 64a 3061814i bk5: 64a 3061813i bk6: 64a 3061814i bk7: 64a 3061813i bk8: 32a 3061843i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 3060653 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016565
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061814i bk1: 64a 3061815i bk2: 64a 3061814i bk3: 64a 3061815i bk4: 64a 3061814i bk5: 64a 3061815i bk6: 64a 3061814i bk7: 64a 3061815i bk8: 32a 3061843i bk9: 32a 3061844i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 647 
Wasted_Row = 0 
Idle = 3060662 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 527 
rwq = 0 
CCDLc_limit_alone = 527 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165454
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061814i bk1: 64a 3061813i bk2: 64a 3061814i bk3: 64a 3061813i bk4: 64a 3061814i bk5: 64a 3061813i bk6: 64a 3061814i bk7: 64a 3061813i bk8: 32a 3061843i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 3060653 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165454
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061814i bk1: 64a 3061814i bk2: 64a 3061814i bk3: 64a 3061814i bk4: 64a 3061814i bk5: 64a 3061814i bk6: 64a 3061814i bk7: 64a 3061814i bk8: 32a 3061843i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 652 
Wasted_Row = 0 
Idle = 3060657 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 532 
rwq = 0 
CCDLc_limit_alone = 532 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169209
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061814i bk1: 64a 3061813i bk2: 64a 3061814i bk3: 64a 3061813i bk4: 64a 3061814i bk5: 64a 3061813i bk6: 64a 3061814i bk7: 64a 3061813i bk8: 32a 3061843i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 3060653 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170679
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061815i bk1: 64a 3061815i bk2: 64a 3061815i bk3: 64a 3061815i bk4: 64a 3061815i bk5: 64a 3061815i bk6: 64a 3061815i bk7: 64a 3061815i bk8: 32a 3061843i bk9: 32a 3061844i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 643 
Wasted_Row = 0 
Idle = 3060666 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 523 
rwq = 0 
CCDLc_limit_alone = 523 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00167707
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061814i bk1: 64a 3061813i bk2: 64a 3061814i bk3: 64a 3061813i bk4: 64a 3061814i bk5: 64a 3061813i bk6: 64a 3061814i bk7: 64a 3061813i bk8: 32a 3061843i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 656 
Wasted_Row = 0 
Idle = 3060653 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 536 
rwq = 0 
CCDLc_limit_alone = 536 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166564
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061814i bk1: 64a 3061814i bk2: 64a 3061814i bk3: 64a 3061814i bk4: 64a 3061814i bk5: 64a 3061814i bk6: 64a 3061814i bk7: 64a 3061814i bk8: 32a 3061843i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 652 
Wasted_Row = 0 
Idle = 3060657 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 532 
rwq = 0 
CCDLc_limit_alone = 532 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170647
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1717 dram_eff=0.3355
bk0: 64a 3061816i bk1: 64a 3061813i bk2: 64a 3061816i bk3: 64a 3061813i bk4: 64a 3061816i bk5: 64a 3061813i bk6: 64a 3061816i bk7: 64a 3061813i bk8: 32a 3061845i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 646 
Wasted_Row = 0 
Idle = 3060663 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001563 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00156276
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061815i bk1: 64a 3061813i bk2: 64a 3061815i bk3: 64a 3061813i bk4: 64a 3061815i bk5: 64a 3061813i bk6: 64a 3061815i bk7: 64a 3061813i bk8: 32a 3061844i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 651 
Wasted_Row = 0 
Idle = 3060658 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164507
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061815i bk1: 64a 3061813i bk2: 64a 3061815i bk3: 64a 3061813i bk4: 64a 3061815i bk5: 64a 3061813i bk6: 64a 3061815i bk7: 64a 3061813i bk8: 32a 3061844i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 651 
Wasted_Row = 0 
Idle = 3060658 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166956
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061817i bk1: 64a 3061814i bk2: 64a 3061817i bk3: 64a 3061814i bk4: 64a 3061817i bk5: 64a 3061814i bk6: 64a 3061817i bk7: 64a 3061814i bk8: 32a 3061844i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 639 
Wasted_Row = 0 
Idle = 3060670 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 519 
rwq = 0 
CCDLc_limit_alone = 519 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00158562
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061815i bk1: 64a 3061813i bk2: 64a 3061815i bk3: 64a 3061813i bk4: 64a 3061815i bk5: 64a 3061813i bk6: 64a 3061815i bk7: 64a 3061813i bk8: 32a 3061844i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 651 
Wasted_Row = 0 
Idle = 3060658 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 531 
rwq = 0 
CCDLc_limit_alone = 531 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00162645
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061816i bk1: 64a 3061813i bk2: 64a 3061816i bk3: 64a 3061813i bk4: 64a 3061816i bk5: 64a 3061813i bk6: 64a 3061816i bk7: 64a 3061813i bk8: 32a 3061844i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 647 
Wasted_Row = 0 
Idle = 3060662 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 527 
rwq = 0 
CCDLc_limit_alone = 527 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169699
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061815i bk1: 64a 3061815i bk2: 64a 3061815i bk3: 64a 3061815i bk4: 64a 3061815i bk5: 64a 3061815i bk6: 64a 3061815i bk7: 64a 3061815i bk8: 32a 3061844i bk9: 32a 3061844i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 642 
Wasted_Row = 0 
Idle = 3060667 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 522 
rwq = 0 
CCDLc_limit_alone = 522 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169699
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061885 n_nop=3061299 n_act=10 n_pre=0 n_ref_event=0 n_req=576 n_rd=576 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001881
n_activity=1712 dram_eff=0.3364
bk0: 64a 3061815i bk1: 64a 3061814i bk2: 64a 3061815i bk3: 64a 3061814i bk4: 64a 3061815i bk5: 64a 3061814i bk6: 64a 3061815i bk7: 64a 3061814i bk8: 32a 3061843i bk9: 32a 3061843i bk10: 0a 3061885i bk11: 0a 3061885i bk12: 0a 3061885i bk13: 0a 3061885i bk14: 0a 3061885i bk15: 0a 3061885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982639
Row_Buffer_Locality_read = 0.982639
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000188 
total_CMD = 3061885 
util_bw = 576 
Wasted_Col = 648 
Wasted_Row = 0 
Idle = 3060661 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 528 
rwq = 0 
CCDLc_limit_alone = 528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3061885 
n_nop = 3061299 
Read = 576 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 10 
n_pre = 0 
n_ref = 0 
n_req = 576 
total_req = 576 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 576 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000188 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00164115

========= L2 cache stats =========
L2_cache_bank[0]: Access = 374, Miss = 288, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 304, Miss = 288, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 360, Miss = 360, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 344, Miss = 288, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 388, Miss = 288, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 417, Miss = 288, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 432, Miss = 288, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 432, Miss = 288, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 432, Miss = 288, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 368, Miss = 288, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 338, Miss = 288, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 293, Miss = 288, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 19458
L2_total_cache_misses = 18504
L2_total_cache_miss_rate = 0.9510
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4608
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13824
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 71
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 19386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 72
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=19458
icnt_total_pkts_simt_to_mem=19458
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 19458
Req_Network_cycles = 4077712
Req_Network_injected_packets_per_cycle =       0.0048 
Req_Network_conflicts_per_cycle =       0.0077
Req_Network_conflicts_per_cycle_util =       2.3044
Req_Bank_Level_Parallism =       1.4289
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0098
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 19458
Reply_Network_cycles = 4077712
Reply_Network_injected_packets_per_cycle =        0.0048
Reply_Network_conflicts_per_cycle =        0.0009
Reply_Network_conflicts_per_cycle_util =       0.3406
Reply_Bank_Level_Parallism =       1.8234
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 24 min, 6 sec (12246 sec)
gpgpu_simulation_rate = 44345 (inst/sec)
gpgpu_simulation_rate = 332 (cycle/sec)
gpgpu_silicon_slowdown = 3409638x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff7b18cf80..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff7b18cf98..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
