# Tiny Tapeout project information
project:
  title:        "tt06-MinMCU-RV32E"   # Project title
  author:       "Weihao Liu"          # Your name
  discord:      "weihao.dev"          # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Microcontroller RV32E implementation. Supports inputs, outputs, GPIOs, UART and SPI."      # One line description of what your project does
  language:     "SystemVerilog"             # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     24000000              # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_liu3hao_rv32e_min_mcu"
  
  # List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
  source_files:        
    - project.sv
    - spi_controller.sv
    - mem_bus.sv
    - registers.sv
    - alu.sv
    - uart.sv

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "IN0/UART-CTS"
  ui[1]: "IN1"
  ui[2]: "SPI-MISO"
  ui[3]: "IN2"
  ui[4]: "IN3"
  ui[5]: "IN4"
  ui[6]: "EN_DEBUG"
  ui[7]: "UART-TX"

  # Outputs
  uo[0]: "UART-RX"
  uo[1]: "OUT0/UART-RTS"
  uo[2]: "OUT1"
  uo[3]: "SPI-MOSI"
  uo[4]: "SPI-CS1"
  uo[5]: "SPI-SCLK"
  uo[6]: "OUT2"
  uo[7]: "OUT3"

  # Bidirectional pins
  uio[0]: "SPI-CS2"
  uio[1]: "IO0"
  uio[2]: "IO1"
  uio[3]: "IO2"
  uio[4]: "IO3"
  uio[5]: "IO4"
  uio[6]: "IO5"
  uio[7]: "IO6"

# Do not change!
yaml_version: 6
