#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun  2 16:43:13 2020
# Process ID: 16268
# Current directory: D:/2_/1_/1/ours/CPUv0.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11356 D:\2_\1_\1\ours\CPUv0.2\CPUv0.2.xpr
# Log file: D:/2_/1_/1/ours/CPUv0.2/vivado.log
# Journal file: D:/2_/1_/1/ours/CPUv0.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
close [ open D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/new/TB_CPU.v w ]
add_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/new/TB_CPU.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
write_schematic -format pdf -orientation portrait D:/2_/1_/1/ours/schematic/CPU.pdf
write_schematic -format pdf -orientation portrait D:/2_/1_/1/ours/schematic/BR.pdf
write_schematic -format pdf -orientation portrait D:/2_/1_/1/ours/schematic/ALU.pdf
write_schematic -format pdf -orientation portrait D:/2_/1_/1/ours/schematic/IR.pdf
write_schematic -format pdf -orientation portrait D:/2_/1_/1/ours/schematic/AC.pdf
write_schematic -format pdf -orientation portrait D:/2_/1_/1/ours/schematic/schematic.pdf
write_schematic -format pdf -orientation portrait C:/Users/Desktop/schematic.pdf
write_schematic -format pdf -orientation portrait -scope visible C:/Users/Desktop/schematic.pdf
refresh_design
write_schematic -format pdf -orientation portrait C:/Users/Desktop/schematic.pdf
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sim_1/new/tbb_CPU.v w ]
add_files -fileset sim_1 D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sim_1/new/tbb_CPU.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_PC [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source tb_PC.tcl
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tbb_CPU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_RAM [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
set_property -dict [list CONFIG.Coe_File {d:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/ram_init.coe}] [get_ips RAM]
generate_target all [get_files  D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 6 RAM_synth_1
export_simulation -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/sim_scripts -ip_user_files_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files -ipstatic_source_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/modelsim} {questa=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/questa} {riviera=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/riviera} {activehdl=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
close_sim
launch_simulation
source tb_RAM.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tbb_CPU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
current_sim simulation_4
close_sim
launch_simulation
source tbb_CPU.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
current_sim simulation_10
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source tbb_CPU.tcl
close_sim
current_sim simulation_10
close_sim
close_sim
refresh_design
refresh_design
refresh_design
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
set_property -dict [list CONFIG.Coe_File {d:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/CM_data.coe}] [get_ips CM]
generate_target all [get_files  D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/CM/CM.xci]
catch { config_ip_cache -export [get_ips -all CM] }
export_ip_user_files -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/CM/CM.xci] -no_script -sync -force -quiet
reset_run CM_synth_1
launch_runs -jobs 6 CM_synth_1
export_simulation -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/CM/CM.xci] -directory D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/sim_scripts -ip_user_files_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files -ipstatic_source_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/modelsim} {questa=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/questa} {riviera=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/riviera} {activehdl=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
set_property -dict [list CONFIG.Coe_File {d:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/ram_init.coe}] [get_ips RAM]
generate_target all [get_files  D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 6 RAM_synth_1
export_simulation -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/sim_scripts -ip_user_files_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files -ipstatic_source_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/modelsim} {questa=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/questa} {riviera=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/riviera} {activehdl=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
set_property -dict [list CONFIG.Coe_File {d:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/CM_data.coe}] [get_ips CM]
generate_target all [get_files  D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/CM/CM.xci]
catch { config_ip_cache -export [get_ips -all CM] }
export_ip_user_files -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/CM/CM.xci] -no_script -sync -force -quiet
reset_run CM_synth_1
launch_runs -jobs 6 CM_synth_1
export_simulation -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/CM/CM.xci] -directory D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/sim_scripts -ip_user_files_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files -ipstatic_source_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/modelsim} {questa=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/questa} {riviera=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/riviera} {activehdl=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
set_property -dict [list CONFIG.Coe_File {d:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/ram_init.coe}] [get_ips RAM]
generate_target all [get_files  D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 6 RAM_synth_1
export_simulation -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/sim_scripts -ip_user_files_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files -ipstatic_source_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/modelsim} {questa=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/questa} {riviera=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/riviera} {activehdl=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
set_property -dict [list CONFIG.Coe_File {d:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/ram_init.coe}] [get_ips RAM]
generate_target all [get_files  D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 6 RAM_synth_1
export_simulation -of_objects [get_files D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.srcs/sources_1/ip/RAM/RAM.xci] -directory D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/sim_scripts -ip_user_files_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files -ipstatic_source_dir D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/modelsim} {questa=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/questa} {riviera=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/riviera} {activehdl=D:/2_/1_/1/ours/CPUv0.2/CPUv0.2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source tbb_CPU.tcl
refresh_design
refresh_design
refresh_design
close_sim
launch_simulation
source tbb_CPU.tcl
close_sim
launch_simulation
source tbb_CPU.tcl
run all
refresh_design
close_sim
