<?xml version="1.0"?>
<design>
  <process name="proc_ln19"  src="/RAID2/COURSE/asoc/asoc020/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/fir.h:19:0">
    <control_states controller="_Calypto_present_state_0">
      <state src="/RAID2/COURSE/asoc/asoc020/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/fir.h:19:0" control_value="001" is_transaction_boundary="0"/>
      <state src="/RAID2/COURSE/asoc/asoc020/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/fir.h:26:0" control_value="010" is_transaction_boundary="0"/>
      <state src="/RAID2/COURSE/asoc/asoc020/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/fir.h:24:0" control_value="011" is_transaction_boundary="0"/>
      <state src="/RAID2/COURSE/asoc/asoc020/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/fir.h:31:0" control_value="100" is_transaction_boundary="0"/>
      <state src="/RAID2/COURSE/asoc/asoc020/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/fir.h:34:0" control_value="101" is_transaction_boundary="0"/>
      <state src="/RAID2/COURSE/asoc/asoc020/catapult-for-soc-course/lab1_fir/01_walkthrough_loops/fir.h:19:0" control_value="001" is_transaction_boundary="0"/>
    </control_states>
    <clock_info>
      <clock name="clk"/>
    </clock_info>
  </process>
  <process name="proc_ln142"  src="/RAID2/COURSE/asoc/asoc020/Catapult_1/fir.v1/CDesignChecker/spec_wrapper.cpp:142:0">
    <control_states controller="_Calypto_present_state_1">
      <state src="/RAID2/COURSE/asoc/asoc020/Catapult_1/fir.v1/CDesignChecker/spec_wrapper.cpp:144:0" control_value="1" is_transaction_boundary="0"/>
      <state src="/RAID2/COURSE/asoc/asoc020/Catapult_1/fir.v1/CDesignChecker/spec_wrapper.cpp:171:0" control_value="1" is_transaction_boundary="0"/>
    </control_states>
    <clock_info>
      <clock name="clk"/>
    </clock_info>
  </process>
</design>
