{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II " "Info: Running Quartus II Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 17:09:22 2017 " "Info: Processing started: Thu Oct 26 17:09:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divider_NbyM -c divider_NbyM --analysis_and_elaboration " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off divider_NbyM -c divider_NbyM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divider_NbyM.v(96) " "Warning (10268): Verilog HDL information at divider_NbyM.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_nbym.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divider_nbym.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_NbyM " "Info: Found entity 1: divider_NbyM" {  } { { "divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "upcounter_4bits.v(19) " "Warning (10268): Verilog HDL information at upcounter_4bits.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/upcounter_4bits.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter_4bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file upcounter_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcounter_4bits " "Info: Found entity 1: upcounter_4bits" {  } { { "upcounter_4bits.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/upcounter_4bits.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_divider_nbym.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tb_divider_nbym.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_divider_NbyM " "Info: Found entity 1: tb_divider_NbyM" {  } { { "tb_divider_NbyM.v" "" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/tb_divider_NbyM.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "divider_NbyM " "Info: Elaborating entity \"divider_NbyM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcounter_4bits upcounter_4bits:counter " "Info: Elaborating entity \"upcounter_4bits\" for hierarchy \"upcounter_4bits:counter\"" {  } { { "divider_NbyM.v" "counter" { Text "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.map.smsg " "Info: Generated suppressed messages file D:/Workspace/Altera_Quartus_Workspace/divider_NbyM/divider_NbyM.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus II " "Info: Quartus II Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "234 " "Info: Peak virtual memory: 234 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 17:09:24 2017 " "Info: Processing ended: Thu Oct 26 17:09:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
