********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.17:00:58
COMMAND: -cd verilog/src/unisims IOBUFDSE3.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l IOBUFDSE3.v.log

[ERR:UH0700] IOBUFDSE3.v:33: Unsupported expression "<n<> u<0> t<Null_rule> p<4252> s<4251> l<33>> `timescale 1 ps / 1 ps
".

[ERR:UH0700] IOBUFDSE3.v:316: Unsupported expression "<n<> u<3509> t<Number_1Tickbx> p<3510> l<316>>                    (OSC_EN_in_muxed === 2'b10 || OSC_EN_in_muxed === 2'b01) ? 1'bx : 
".

[ERR:UH0700] IOBUFDSE3.v:340: Unsupported expression "<n<> u<3850> t<Number_1Tickbx> p<3851> l<340>>         O_OSC_in <= 1'bx;
".

[ERR:UH0700] IOBUFDSE3.v:356: Unsupported expression "<n<> u<4144> t<Number_1Tickbx> p<4145> l<356>>             O_out <= 1'bx;
".

[ERR:UH0700] IOBUFDSE3.v:361: Unsupported expression "<n<> u<4217> t<Number_1Tickbx> p<4218> l<361>>           O_out <= 1'bx;
".

[NTE:CP0309] IOBUFDSE3.v:49: Implicit port type (wire) for "O",
there are 2 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 5
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

