// Seed: 3174588751
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  assign module_1.id_16 = 0;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_9;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output logic id_1,
    output tri id_2,
    input supply1 id_3,
    output uwire id_4,
    input tri0 id_5,
    input wor id_6,
    input tri1 id_7,
    input tri id_8,
    input wor id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    output tri1 id_14,
    output tri0 id_15,
    output wor id_16,
    output tri0 id_17,
    input wire id_18,
    input tri0 id_19,
    input wire id_20,
    output wor id_21,
    input wire id_22,
    input tri1 id_23,
    input supply0 id_24,
    input wand id_25,
    input wand id_26,
    input supply1 id_27,
    output tri0 id_28,
    output uwire id_29
);
  wire id_31;
  wire id_32 = id_12;
  assign id_21 = 1;
  wire id_33;
  always @(posedge id_12 <= -1) begin : LABEL_0
    id_1 <= 1;
  end
  module_0 modCall_1 (
      id_31,
      id_32,
      id_32,
      id_33,
      id_31,
      id_32,
      id_32,
      id_32
  );
endmodule
