*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/kbajur/VDIC/.dvt/lab4part1.build
    -F /home/student/kbajur/VDIC/lab04part1/tb/tb.f
*** Done analyzing build configuration [8 ms] ***
Loaded compile waivers from /home/student/kbajur/VDIC/.dvt/waivers.xml for project VDIC

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/kbajur/VDIC/lab04part1/tb/lab4part1.sv ...
Done /home/student/kbajur/VDIC/lab04part1/tb/lab4part1.sv [10 ms, 224 lines, SystemVerilog_2012] ...
*** Done invocation #1 [5 ms] ***
*** Done parsing [LT 2.0 ms, PT 5.0 ms] ***
*** Total number of lines [224] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [15 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
Performing mixed post full build step (MIXED - ELAB) [0 ms] ...
Performing mixed post full build step (MIXED - UNEL) [53 ms] ...
*** Warning: UNELABORATED_MODULE: Module 'work.top' is not elaborated
    at line 164 in /home/student/kbajur/VDIC/lab04part1/tb/lab4part1.sv [compile index 1]
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - FSC) [53 ms] ...
Performing mixed post full build step (VLOG - EV) [52 ms] ...
Performing mixed post full build step (VLOG - ELPC) [0 ms] ...
Performing mixed post full build step (VLOG - US) [283 ms] ...
*** Warning: SIGNAL_NEVER_READ: Signal 'shape' is never read
    at line 165 in /home/student/kbajur/VDIC/lab04part1/tb/lab4part1.sv [compile index 1]
*** Done mixed mode extension build [526 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [591 ms] ***
Waiver 'Disable by message' defined in '/home/student/kbajur/VDIC/.dvt/waivers.xml' at line 4 applied to 0 problems
Waiver 'Demote by path' defined in '/home/student/kbajur/VDIC/.dvt/waivers.xml' at line 8 applied to 0 problems
Waiver 'Promote by path OR message' defined in '/home/student/kbajur/VDIC/.dvt/waivers.xml' at line 12 applied to 0 problems
Waiver 'Disable by path AND message' defined in '/home/student/kbajur/VDIC/.dvt/waivers.xml' at line 17 applied to 0 problems
Waiver 'SIGNAL_NEVER_USED' defined in '/home/student/kbajur/VDIC/.dvt/waivers.xml' at line 21 applied to 0 problems
Loaded compile waivers from /home/student/kbajur/VDIC/.dvt/waivers.xml for project VDIC
