<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="bram_blk_mem_gen_0_0_synth_1" LaunchDir="H:/FPGA-Neural-Network-/fpga/fpga.runs/bram_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbip_dsp48_macro_0_0_synth_1" LaunchDir="H:/FPGA-Neural-Network-/fpga/fpga.runs/design_1_xbip_dsp48_macro_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_2_axis_fifo_0_0_synth_1" LaunchDir="H:/FPGA-Neural-Network-/fpga/fpga.runs/design_2_axis_fifo_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="H:/FPGA-Neural-Network-/fpga/fpga.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="bram_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_xbip_dsp48_macro_0_0_synth_1"/>
		<Parent Id="design_2_axis_fifo_0_0_synth_1"/>
	</Run>
</Runs>

