// Seed: 3918450688
module module_0 (
    output wire id_0,
    output wire id_1
);
  logic [-1 : 1  &&  1] id_3;
  ;
  logic id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd17,
    parameter id_8  = 32'd18
) (
    output supply1 id_0
    , _id_12,
    input wand id_1,
    input tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    output logic id_5,
    input supply1 id_6,
    output wire id_7,
    input supply0 _id_8,
    input supply0 id_9,
    output wire id_10
);
  parameter id_13 = 1;
  wire [id_12 : id_8] id_14;
  assign id_7 = 1'b0;
  assign id_0 = 1'h0;
  assign id_5 = id_4;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  initial @(negedge -1);
  assign id_7  = 1'b0;
  assign id_10 = id_3;
  wire id_15;
  always begin : LABEL_0
    id_5 = -1;
  end
endmodule
