Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Jun 17 16:04:43 2024
| Host         : PC-0x1E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mac_core_timing_summary_routed.rpt -pb mac_core_timing_summary_routed.pb -rpx mac_core_timing_summary_routed.rpx -warn_on_violation
| Design       : mac_core
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input[0][15]
                            (input port)
  Destination:            output[1][12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.290ns  (logic 12.668ns (62.433%)  route 7.622ns (37.567%))
  Logic Levels:           6  (DSP48E1=4 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  input[0][15] (IN)
                         net (fo=0)                   0.000     0.000    input[0][15]
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  mul_drivers_h[0]_i_2/O
                         net (fo=30, routed)          3.051     4.027    mul_drivers_h[0]_i_2_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[30])
                                                      3.841     7.868 r  mul_drivers_g[0]/P[30]
                         net (fo=18, routed)          1.043     8.911    mul_drivers_g[0]__0[30]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    10.927 r  sum_g/PCOUT[47]
                         net (fo=1, routed)           0.002    10.929    sum_g_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.642 r  sum_g__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.644    sum_g__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518    14.162 r  sum_g__1/P[24]
                         net (fo=1, routed)           3.525    17.687    output[1]_OBUF[12]
    E17                  OBUF (Prop_obuf_I_O)         2.603    20.290 r  output[1][12]_INST_0/O
                         net (fo=0)                   0.000    20.290    output[1][12]
    E17                                                               r  output[1][12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0][15]
                            (input port)
  Destination:            output[1][10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.287ns  (logic 12.689ns (62.549%)  route 7.598ns (37.451%))
  Logic Levels:           6  (DSP48E1=4 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  input[0][15] (IN)
                         net (fo=0)                   0.000     0.000    input[0][15]
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  mul_drivers_h[0]_i_2/O
                         net (fo=30, routed)          3.051     4.027    mul_drivers_h[0]_i_2_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[30])
                                                      3.841     7.868 r  mul_drivers_g[0]/P[30]
                         net (fo=18, routed)          1.043     8.911    mul_drivers_g[0]__0[30]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    10.927 r  sum_g/PCOUT[47]
                         net (fo=1, routed)           0.002    10.929    sum_g_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.642 r  sum_g__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.644    sum_g__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[22])
                                                      1.518    14.162 r  sum_g__1/P[22]
                         net (fo=1, routed)           3.501    17.662    output[1]_OBUF[10]
    D19                  OBUF (Prop_obuf_I_O)         2.625    20.287 r  output[1][10]_INST_0/O
                         net (fo=0)                   0.000    20.287    output[1][10]
    D19                                                               r  output[1][10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0][15]
                            (input port)
  Destination:            output[1][14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.203ns  (logic 12.692ns (62.826%)  route 7.510ns (37.174%))
  Logic Levels:           6  (DSP48E1=4 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  input[0][15] (IN)
                         net (fo=0)                   0.000     0.000    input[0][15]
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  mul_drivers_h[0]_i_2/O
                         net (fo=30, routed)          3.051     4.027    mul_drivers_h[0]_i_2_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[30])
                                                      3.841     7.868 r  mul_drivers_g[0]/P[30]
                         net (fo=18, routed)          1.043     8.911    mul_drivers_g[0]__0[30]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    10.927 r  sum_g/PCOUT[47]
                         net (fo=1, routed)           0.002    10.929    sum_g_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.642 r  sum_g__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.644    sum_g__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.518    14.162 r  sum_g__1/P[26]
                         net (fo=1, routed)           3.413    17.575    output[1]_OBUF[14]
    B19                  OBUF (Prop_obuf_I_O)         2.628    20.203 r  output[1][14]_INST_0/O
                         net (fo=0)                   0.000    20.203    output[1][14]
    B19                                                               r  output[1][14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0][15]
                            (input port)
  Destination:            output[1][15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.200ns  (logic 12.689ns (62.820%)  route 7.510ns (37.180%))
  Logic Levels:           6  (DSP48E1=4 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  input[0][15] (IN)
                         net (fo=0)                   0.000     0.000    input[0][15]
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  mul_drivers_h[0]_i_2/O
                         net (fo=30, routed)          3.051     4.027    mul_drivers_h[0]_i_2_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[30])
                                                      3.841     7.868 r  mul_drivers_g[0]/P[30]
                         net (fo=18, routed)          1.043     8.911    mul_drivers_g[0]__0[30]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    10.927 r  sum_g/PCOUT[47]
                         net (fo=1, routed)           0.002    10.929    sum_g_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.642 r  sum_g__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.644    sum_g__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518    14.162 r  sum_g__1/P[30]
                         net (fo=1, routed)           3.413    17.575    output[1]_OBUF[15]
    B20                  OBUF (Prop_obuf_I_O)         2.625    20.200 r  output[1][15]_INST_0/O
                         net (fo=0)                   0.000    20.200    output[1][15]
    B20                                                               r  output[1][15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0][15]
                            (input port)
  Destination:            output[1][13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.161ns  (logic 12.696ns (62.973%)  route 7.465ns (37.027%))
  Logic Levels:           6  (DSP48E1=4 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  input[0][15] (IN)
                         net (fo=0)                   0.000     0.000    input[0][15]
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  mul_drivers_h[0]_i_2/O
                         net (fo=30, routed)          3.051     4.027    mul_drivers_h[0]_i_2_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[30])
                                                      3.841     7.868 r  mul_drivers_g[0]/P[30]
                         net (fo=18, routed)          1.043     8.911    mul_drivers_g[0]__0[30]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    10.927 r  sum_g/PCOUT[47]
                         net (fo=1, routed)           0.002    10.929    sum_g_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.642 r  sum_g__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.644    sum_g__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518    14.162 r  sum_g__1/P[25]
                         net (fo=1, routed)           3.368    17.530    output[1]_OBUF[13]
    A20                  OBUF (Prop_obuf_I_O)         2.632    20.161 r  output[1][13]_INST_0/O
                         net (fo=0)                   0.000    20.161    output[1][13]
    A20                                                               r  output[1][13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0][15]
                            (input port)
  Destination:            output[1][9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.125ns  (logic 12.687ns (63.043%)  route 7.438ns (36.957%))
  Logic Levels:           6  (DSP48E1=4 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  input[0][15] (IN)
                         net (fo=0)                   0.000     0.000    input[0][15]
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  mul_drivers_h[0]_i_2/O
                         net (fo=30, routed)          3.051     4.027    mul_drivers_h[0]_i_2_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[30])
                                                      3.841     7.868 r  mul_drivers_g[0]/P[30]
                         net (fo=18, routed)          1.043     8.911    mul_drivers_g[0]__0[30]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    10.927 r  sum_g/PCOUT[47]
                         net (fo=1, routed)           0.002    10.929    sum_g_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.642 r  sum_g__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.644    sum_g__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    14.162 r  sum_g__1/P[21]
                         net (fo=1, routed)           3.340    17.502    output[1]_OBUF[9]
    D20                  OBUF (Prop_obuf_I_O)         2.623    20.125 r  output[1][9]_INST_0/O
                         net (fo=0)                   0.000    20.125    output[1][9]
    D20                                                               r  output[1][9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0][15]
                            (input port)
  Destination:            output[1][8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.124ns  (logic 12.674ns (62.979%)  route 7.450ns (37.021%))
  Logic Levels:           6  (DSP48E1=4 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  input[0][15] (IN)
                         net (fo=0)                   0.000     0.000    input[0][15]
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  mul_drivers_h[0]_i_2/O
                         net (fo=30, routed)          3.051     4.027    mul_drivers_h[0]_i_2_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[30])
                                                      3.841     7.868 r  mul_drivers_g[0]/P[30]
                         net (fo=18, routed)          1.043     8.911    mul_drivers_g[0]__0[30]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    10.927 r  sum_g/PCOUT[47]
                         net (fo=1, routed)           0.002    10.929    sum_g_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.642 r  sum_g__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.644    sum_g__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[20])
                                                      1.518    14.162 r  sum_g__1/P[20]
                         net (fo=1, routed)           3.353    17.515    output[1]_OBUF[8]
    E18                  OBUF (Prop_obuf_I_O)         2.609    20.124 r  output[1][8]_INST_0/O
                         net (fo=0)                   0.000    20.124    output[1][8]
    E18                                                               r  output[1][8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0][15]
                            (input port)
  Destination:            output[1][11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.022ns  (logic 12.667ns (63.269%)  route 7.354ns (36.731%))
  Logic Levels:           6  (DSP48E1=4 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  input[0][15] (IN)
                         net (fo=0)                   0.000     0.000    input[0][15]
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  mul_drivers_h[0]_i_2/O
                         net (fo=30, routed)          3.051     4.027    mul_drivers_h[0]_i_2_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[30])
                                                      3.841     7.868 r  mul_drivers_g[0]/P[30]
                         net (fo=18, routed)          1.043     8.911    mul_drivers_g[0]__0[30]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    10.927 r  sum_g/PCOUT[47]
                         net (fo=1, routed)           0.002    10.929    sum_g_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.642 r  sum_g__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.644    sum_g__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    14.162 r  sum_g__1/P[23]
                         net (fo=1, routed)           3.257    17.419    output[1]_OBUF[11]
    D18                  OBUF (Prop_obuf_I_O)         2.603    20.022 r  output[1][11]_INST_0/O
                         net (fo=0)                   0.000    20.022    output[1][11]
    D18                                                               r  output[1][11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0][15]
                            (input port)
  Destination:            output[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.981ns  (logic 12.758ns (63.852%)  route 7.223ns (36.148%))
  Logic Levels:           6  (DSP48E1=4 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  input[0][15] (IN)
                         net (fo=0)                   0.000     0.000    input[0][15]
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  mul_drivers_h[0]_i_2/O
                         net (fo=30, routed)          3.051     4.027    mul_drivers_h[0]_i_2_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[30])
                                                      3.841     7.868 r  mul_drivers_g[0]/P[30]
                         net (fo=18, routed)          1.043     8.911    mul_drivers_g[0]__0[30]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    10.927 r  sum_g/PCOUT[47]
                         net (fo=1, routed)           0.002    10.929    sum_g_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.642 r  sum_g__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.644    sum_g__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    14.162 r  sum_g__1/P[16]
                         net (fo=1, routed)           3.125    17.287    output[1]_OBUF[4]
    M19                  OBUF (Prop_obuf_I_O)         2.694    19.981 r  output[1][4]_INST_0/O
                         net (fo=0)                   0.000    19.981    output[1][4]
    M19                                                               r  output[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input[0][15]
                            (input port)
  Destination:            output[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.974ns  (logic 12.748ns (63.825%)  route 7.226ns (36.175%))
  Logic Levels:           6  (DSP48E1=4 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  input[0][15] (IN)
                         net (fo=0)                   0.000     0.000    input[0][15]
    Y19                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  mul_drivers_h[0]_i_2/O
                         net (fo=30, routed)          3.051     4.027    mul_drivers_h[0]_i_2_n_0
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[19]_P[30])
                                                      3.841     7.868 r  mul_drivers_g[0]/P[30]
                         net (fo=18, routed)          1.043     8.911    mul_drivers_g[0]__0[30]
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_C[41]_PCOUT[47])
                                                      2.016    10.927 r  sum_g/PCOUT[47]
                         net (fo=1, routed)           0.002    10.929    sum_g_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    12.642 r  sum_g__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.644    sum_g__0_n_106
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    14.162 r  sum_g__1/P[15]
                         net (fo=1, routed)           3.128    17.290    output[1]_OBUF[3]
    M20                  OBUF (Prop_obuf_I_O)         2.684    19.974 r  output[1][3]_INST_0/O
                         net (fo=0)                   0.000    19.974    output[1][3]
    M20                                                               r  output[1][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            output[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.400ns  (logic 1.976ns (58.103%)  route 1.425ns (41.897%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  mode_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.891    mode_IBUF
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[13])
                                                      0.571     1.462 r  sum_h__1/P[13]
                         net (fo=1, routed)           0.811     2.274    output[0]_OBUF[1]
    G18                  OBUF (Prop_obuf_I_O)         1.126     3.400 r  output[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.400    output[0][1]
    G18                                                               r  output[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            output[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.415ns  (logic 1.985ns (58.132%)  route 1.430ns (41.868%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  mode_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.891    mode_IBUF
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[14])
                                                      0.571     1.462 r  sum_h__1/P[14]
                         net (fo=1, routed)           0.817     2.279    output[0]_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         1.136     3.415 r  output[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.415    output[0][2]
    G17                                                               r  output[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            output[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 1.989ns (57.642%)  route 1.462ns (42.358%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  mode_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.891    mode_IBUF
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[17])
                                                      0.571     1.462 r  sum_h__1/P[17]
                         net (fo=1, routed)           0.848     2.311    output[0]_OBUF[5]
    H18                  OBUF (Prop_obuf_I_O)         1.140     3.451 r  output[0][5]_INST_0/O
                         net (fo=0)                   0.000     3.451    output[0][5]
    H18                                                               r  output[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            output[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.462ns  (logic 1.978ns (57.118%)  route 1.485ns (42.882%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  mode_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.891    mode_IBUF
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[12])
                                                      0.571     1.462 r  sum_h__1/P[12]
                         net (fo=1, routed)           0.871     2.334    output[0]_OBUF[0]
    J20                  OBUF (Prop_obuf_I_O)         1.129     3.462 r  output[0][0]_INST_0/O
                         net (fo=0)                   0.000     3.462    output[0][0]
    J20                                                               r  output[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            output[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.465ns  (logic 1.981ns (57.180%)  route 1.484ns (42.820%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  mode_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.891    mode_IBUF
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[16])
                                                      0.571     1.462 r  sum_h__1/P[16]
                         net (fo=1, routed)           0.870     2.333    output[0]_OBUF[4]
    F19                  OBUF (Prop_obuf_I_O)         1.132     3.465 r  output[0][4]_INST_0/O
                         net (fo=0)                   0.000     3.465    output[0][4]
    F19                                                               r  output[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            output[0][8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.474ns  (logic 1.971ns (56.737%)  route 1.503ns (43.263%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  mode_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.891    mode_IBUF
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[20])
                                                      0.571     1.462 r  sum_h__1/P[20]
                         net (fo=1, routed)           0.890     2.352    output[0]_OBUF[8]
    H16                  OBUF (Prop_obuf_I_O)         1.122     3.474 r  output[0][8]_INST_0/O
                         net (fo=0)                   0.000     3.474    output[0][8]
    H16                                                               r  output[0][8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            output[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.477ns  (logic 1.981ns (56.965%)  route 1.496ns (43.035%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  mode_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.891    mode_IBUF
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[15])
                                                      0.571     1.462 r  sum_h__1/P[15]
                         net (fo=1, routed)           0.883     2.346    output[0]_OBUF[3]
    F20                  OBUF (Prop_obuf_I_O)         1.132     3.477 r  output[0][3]_INST_0/O
                         net (fo=0)                   0.000     3.477    output[0][3]
    F20                                                               r  output[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            output[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.485ns  (logic 1.973ns (56.598%)  route 1.513ns (43.402%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  mode_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.891    mode_IBUF
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[19])
                                                      0.571     1.462 r  sum_h__1/P[19]
                         net (fo=1, routed)           0.899     2.362    output[0]_OBUF[7]
    H17                  OBUF (Prop_obuf_I_O)         1.123     3.485 r  output[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.485    output[0][7]
    H17                                                               r  output[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            output[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.496ns  (logic 1.993ns (56.990%)  route 1.504ns (43.010%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  mode_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.891    mode_IBUF
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[18])
                                                      0.571     1.462 r  sum_h__1/P[18]
                         net (fo=1, routed)           0.891     2.353    output[0]_OBUF[6]
    J18                  OBUF (Prop_obuf_I_O)         1.143     3.496 r  output[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.496    output[0][6]
    J18                                                               r  output[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode
                            (input port)
  Destination:            output[0][11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.561ns  (logic 2.008ns (56.386%)  route 1.553ns (43.614%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  mode (IN)
                         net (fo=0)                   0.000     0.000    mode
    T11                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  mode_IBUF_inst/O
                         net (fo=5, routed)           0.613     0.891    mode_IBUF
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_B[10]_P[23])
                                                      0.571     1.462 r  sum_h__1/P[23]
                         net (fo=1, routed)           0.940     2.402    output[0]_OBUF[11]
    L17                  OBUF (Prop_obuf_I_O)         1.159     3.561 r  output[0][11]_INST_0/O
                         net (fo=0)                   0.000     3.561    output[0][11]
    L17                                                               r  output[0][11] (OUT)
  -------------------------------------------------------------------    -------------------





