# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab1starterfiles/cam.v" \
"../../../../../lab1starterfiles/encoder.v" \
"../../../../../lab1starterfiles/cam_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
