TimeQuest Timing Analyzer report for multicycle
Mon Dec 15 06:28:17 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'pll|altpll_component|pll|clk[0]'
 12. Slow Model Hold: 'pll|altpll_component|pll|clk[0]'
 13. Slow Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[0]'
 14. Slow Model Minimum Pulse Width: 'CLOCK_27'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Fast Model Setup Summary
 18. Fast Model Hold Summary
 19. Fast Model Recovery Summary
 20. Fast Model Removal Summary
 21. Fast Model Minimum Pulse Width Summary
 22. Fast Model Setup: 'pll|altpll_component|pll|clk[0]'
 23. Fast Model Hold: 'pll|altpll_component|pll|clk[0]'
 24. Fast Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[0]'
 25. Fast Model Minimum Pulse Width: 'CLOCK_27'
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Multicorner Timing Analysis Summary
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Setup Transfers
 32. Hold Transfers
 33. Report TCCS
 34. Report RSKM
 35. Unconstrained Paths
 36. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; multicycle                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                             ;
+---------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+
; CLOCK_27                        ; Base      ; 37.037 ; 27.0 MHz  ; 0.000 ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                   ; { CLOCK_27 }                        ;
; pll|altpll_component|pll|clk[0] ; Generated ; 39.682 ; 25.2 MHz  ; 0.000 ; 19.841 ; 50.00      ; 15        ; 14          ;       ;        ;           ;            ; false    ; CLOCK_27 ; pll|altpll_component|pll|inclk[0] ; { pll|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------+-------------------------------------+


+----------------------------------------------------------------------+
; Slow Model Fmax Summary                                              ;
+-----------+-----------------+---------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                      ; Note ;
+-----------+-----------------+---------------------------------+------+
; 33.54 MHz ; 33.54 MHz       ; pll|altpll_component|pll|clk[0] ;      ;
+-----------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------+
; Slow Model Setup Summary                                ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; pll|altpll_component|pll|clk[0] ; 9.864 ; 0.000         ;
+---------------------------------+-------+---------------+


+---------------------------------------------------------+
; Slow Model Hold Summary                                 ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; pll|altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; pll|altpll_component|pll|clk[0] ; 17.714 ; 0.000         ;
; CLOCK_27                        ; 18.518 ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 9.864  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.803     ;
; 9.864  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.803     ;
; 9.864  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.803     ;
; 9.864  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.803     ;
; 9.864  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.803     ;
; 9.864  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.803     ;
; 9.864  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.803     ;
; 9.864  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.803     ;
; 9.864  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.803     ;
; 9.922  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.745     ;
; 9.922  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.745     ;
; 9.922  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.745     ;
; 9.922  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.745     ;
; 9.922  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.745     ;
; 9.922  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.745     ;
; 9.922  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.745     ;
; 9.922  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.745     ;
; 9.922  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.745     ;
; 9.951  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.716     ;
; 9.951  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.716     ;
; 9.951  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.716     ;
; 9.951  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.716     ;
; 9.951  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.716     ;
; 9.951  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.716     ;
; 9.951  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.716     ;
; 9.951  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.716     ;
; 9.951  ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.716     ;
; 10.057 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.610     ;
; 10.057 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.610     ;
; 10.057 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.610     ;
; 10.057 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.610     ;
; 10.057 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.610     ;
; 10.057 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.610     ;
; 10.057 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.610     ;
; 10.057 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.610     ;
; 10.057 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.610     ;
; 10.084 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.584     ;
; 10.084 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.584     ;
; 10.084 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.584     ;
; 10.084 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.584     ;
; 10.084 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.584     ;
; 10.084 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.584     ;
; 10.084 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.584     ;
; 10.084 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.584     ;
; 10.084 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.584     ;
; 10.155 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.513     ;
; 10.155 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.513     ;
; 10.155 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.513     ;
; 10.155 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.513     ;
; 10.155 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.513     ;
; 10.155 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.513     ;
; 10.155 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.513     ;
; 10.155 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.513     ;
; 10.155 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.513     ;
; 10.163 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.504     ;
; 10.163 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.504     ;
; 10.163 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.504     ;
; 10.163 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.504     ;
; 10.163 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.504     ;
; 10.163 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.504     ;
; 10.163 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.504     ;
; 10.163 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.504     ;
; 10.163 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.504     ;
; 10.197 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.470     ;
; 10.197 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.470     ;
; 10.197 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.470     ;
; 10.197 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.470     ;
; 10.197 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.470     ;
; 10.197 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.470     ;
; 10.197 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.470     ;
; 10.197 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.470     ;
; 10.197 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.470     ;
; 10.226 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.442     ;
; 10.226 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.442     ;
; 10.226 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.442     ;
; 10.226 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.442     ;
; 10.226 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.442     ;
; 10.226 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.442     ;
; 10.226 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.442     ;
; 10.226 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.442     ;
; 10.226 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.442     ;
; 10.229 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[20] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.438     ;
; 10.229 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[20] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.438     ;
; 10.229 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[20] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.438     ;
; 10.229 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[20] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.438     ;
; 10.229 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[20] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.438     ;
; 10.229 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[20] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.438     ;
; 10.229 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[20] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.438     ;
; 10.229 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[20] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.438     ;
; 10.229 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[20] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.051     ; 29.438     ;
; 10.288 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.060     ; 29.370     ;
; 10.288 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.060     ; 29.370     ;
; 10.288 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.060     ; 29.370     ;
; 10.288 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.060     ; 29.370     ;
; 10.288 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.060     ; 29.370     ;
; 10.288 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.060     ; 29.370     ;
; 10.288 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.060     ; 29.370     ;
; 10.288 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.060     ; 29.370     ;
; 10.288 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.060     ; 29.370     ;
; 10.297 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[28] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.050     ; 29.371     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; vga_controller:video|v_count[6]                                     ; vga_controller:video|v_count[6]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_controller:video|v_count[7]                                     ; vga_controller:video|v_count[7]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_controller:video|v_count[8]                                     ; vga_controller:video|v_count[8]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_controller:video|v_count[9]                                     ; vga_controller:video|v_count[9]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_controller:video|v_count[4]                                     ; vga_controller:video|v_count[4]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_controller:video|v_count[5]                                     ; vga_controller:video|v_count[5]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_controller:video|v_count[3]                                     ; vga_controller:video|v_count[3]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vga_controller:video|v_count[0]                                     ; vga_controller:video|v_count[0]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.521 ; processor:cpu|program_counter:pc|current_address[31]                ; processor:cpu|program_counter:pc|current_address[31]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.549 ; processor:cpu|control_unit:state_machine|next_state.mem             ; processor:cpu|control_unit:state_machine|write_memory                                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.815      ;
; 0.656 ; processor:cpu|register_bank:bank_of_registers|data_out2[0]          ; processor:cpu|state_register:alu_output_register|stored_data[0]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.922      ;
; 0.670 ; vga_controller:video|v_count[1]                                     ; vga_controller:video|row[1]                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; processor:cpu|control_unit:state_machine|next_state.writeback       ; processor:cpu|control_unit:state_machine|write_register                                                                                                ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.937      ;
; 0.729 ; vga_controller:video|v_count[2]                                     ; vga_controller:video|row[2]                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.995      ;
; 0.753 ; processor:cpu|control_unit:state_machine|next_state.writeback       ; processor:cpu|control_unit:state_machine|reg_dst                                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.018      ;
; 0.755 ; processor:cpu|control_unit:state_machine|next_state.writeback       ; processor:cpu|control_unit:state_machine|next_state.fetch                                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.020      ;
; 0.758 ; processor:cpu|control_unit:state_machine|next_state.writeback       ; processor:cpu|control_unit:state_machine|mem_to_register                                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.023      ;
; 0.781 ; processor:cpu|control_unit:state_machine|source_alu                 ; processor:cpu|state_register:alu_output_register|stored_data[0]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.048      ;
; 0.788 ; vga_controller:video|v_count[9]                                     ; vga_controller:video|disp_ena                                                                                                                          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.835 ; processor:cpu|program_counter:pc|current_address[26]                ; processor:cpu|program_counter:pc|current_address[26]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835 ; processor:cpu|program_counter:pc|current_address[28]                ; processor:cpu|program_counter:pc|current_address[28]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.943 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|irda_on                                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.209      ;
; 0.947 ; processor:cpu|control_unit:state_machine|enable_alu_output_register ; processor:cpu|state_register:alu_output_register|stored_data[29]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.213      ;
; 0.947 ; processor:cpu|control_unit:state_machine|enable_alu_output_register ; processor:cpu|state_register:alu_output_register|stored_data[30]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.213      ;
; 0.959 ; processor:cpu|register_bank:bank_of_registers|data_out1[22]         ; processor:cpu|state_register:alu_output_register|stored_data[22]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.225      ;
; 0.975 ; processor:cpu|program_counter:pc|current_address[7]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a10~porta_address_reg7 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 1.257      ;
; 0.997 ; processor:cpu|state_register:alu_output_register|stored_data[25]    ; processor:cpu|register_bank:bank_of_registers|registers~543                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.282      ;
; 1.019 ; processor:cpu|state_register:alu_output_register|stored_data[27]    ; processor:cpu|register_bank:bank_of_registers|registers~545                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.304      ;
; 1.040 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[9]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.319      ;
; 1.046 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|jump_control                                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.313      ;
; 1.051 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|branch_not_equal                                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.318      ;
; 1.062 ; processor:cpu|register_bank:bank_of_registers|data_out2[14]         ; processor:cpu|state_register:alu_output_register|stored_data[14]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.328      ;
; 1.063 ; processor:cpu|register_bank:bank_of_registers|data_out2[10]         ; processor:cpu|state_register:alu_output_register|stored_data[10]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.329      ;
; 1.074 ; processor:cpu|state_register:alu_output_register|stored_data[12]    ; processor:cpu|register_bank:bank_of_registers|registers~754                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.339      ;
; 1.075 ; processor:cpu|state_register:alu_output_register|stored_data[10]    ; processor:cpu|register_bank:bank_of_registers|registers~752                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.340      ;
; 1.080 ; processor:cpu|register_bank:bank_of_registers|data_out1[22]         ; processor:cpu|state_register:alu_output_register|stored_data[23]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.346      ;
; 1.080 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|branch_equal                                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.347      ;
; 1.080 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|next_state.writeback                                                                                          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.347      ;
; 1.084 ; processor:cpu|register_bank:bank_of_registers|data_out1[20]         ; processor:cpu|state_register:alu_output_register|stored_data[20]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.350      ;
; 1.102 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|next_state.fetch                                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.368      ;
; 1.113 ; vga_controller:video|h_count[9]                                     ; vga_controller:video|column[9]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.378      ;
; 1.123 ; vga_controller:video|v_count[8]                                     ; vga_controller:video|row[8]                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.390      ;
; 1.125 ; vga_controller:video|v_count[7]                                     ; vga_controller:video|row[7]                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.392      ;
; 1.136 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[10]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.410      ;
; 1.138 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[12]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.412      ;
; 1.138 ; processor:cpu|state_register:alu_output_register|stored_data[19]    ; processor:cpu|register_bank:bank_of_registers|registers~537                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.416      ;
; 1.166 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|h_count[5]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.433      ;
; 1.173 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|column[3]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.438      ;
; 1.173 ; processor:cpu|control_unit:state_machine|next_state.mem             ; processor:cpu|control_unit:state_machine|next_state.fetch                                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.439      ;
; 1.174 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|column[6]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.441      ;
; 1.177 ; processor:cpu|program_counter:pc|current_address[2]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 1.465      ;
; 1.184 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|column[9]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.449      ;
; 1.185 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|column[4]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.450      ;
; 1.188 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|column[8]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.453      ;
; 1.190 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[24]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.461      ;
; 1.192 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[26]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.463      ;
; 1.193 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|h_sync                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.458      ;
; 1.204 ; processor:cpu|program_counter:pc|current_address[5]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.065      ; 1.503      ;
; 1.207 ; vga_controller:video|h_count[7]                                     ; vga_controller:video|column[7]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.209 ; processor:cpu|register_bank:bank_of_registers|data_out1[10]         ; processor:cpu|state_register:alu_output_register|stored_data[10]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.211 ; processor:cpu|control_unit:state_machine|next_state.fetch           ; processor:cpu|control_unit:state_machine|enable_program_counter                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.484      ;
; 1.212 ; processor:cpu|register_bank:bank_of_registers|data_out2[8]          ; processor:cpu|state_register:alu_output_register|stored_data[8]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.478      ;
; 1.220 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|h_count[1]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.486      ;
; 1.221 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|h_count[0]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; processor:cpu|program_counter:pc|current_address[26]                ; processor:cpu|program_counter:pc|current_address[27]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.221 ; processor:cpu|program_counter:pc|current_address[28]                ; processor:cpu|program_counter:pc|current_address[29]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.222 ; processor:cpu|state_register:alu_output_register|stored_data[29]    ; processor:cpu|register_bank:bank_of_registers|registers~547                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.506      ;
; 1.242 ; processor:cpu|program_counter:pc|current_address[0]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.536      ;
; 1.243 ; processor:cpu|program_counter:pc|current_address[2]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a10~porta_address_reg2 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 1.519      ;
; 1.245 ; processor:cpu|state_register:alu_output_register|stored_data[30]    ; processor:cpu|register_bank:bank_of_registers|registers~548                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 1.529      ;
; 1.247 ; processor:cpu|program_counter:pc|current_address[27]                ; processor:cpu|program_counter:pc|current_address[27]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.513      ;
; 1.248 ; processor:cpu|program_counter:pc|current_address[7]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.060      ; 1.542      ;
; 1.248 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|next_state.mem                                                                                                ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.514      ;
; 1.254 ; processor:cpu|program_counter:pc|current_address[0]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a10~porta_address_reg0 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.048      ; 1.536      ;
; 1.268 ; processor:cpu|program_counter:pc|current_address[2]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a16~porta_address_reg2 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.055      ; 1.557      ;
; 1.270 ; processor:cpu|control_unit:state_machine|irda_on                    ; processor:cpu|register_bank:bank_of_registers|registers~754                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.544      ;
; 1.271 ; processor:cpu|program_counter:pc|current_address[2]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.045      ; 1.550      ;
; 1.274 ; processor:cpu|program_counter:pc|current_address[7]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.559      ;
; 1.275 ; processor:cpu|program_counter:pc|current_address[0]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a16~porta_address_reg0 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 1.570      ;
; 1.277 ; processor:cpu|control_unit:state_machine|irda_on                    ; processor:cpu|register_bank:bank_of_registers|registers~744                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.551      ;
; 1.277 ; processor:cpu|control_unit:state_machine|irda_on                    ; processor:cpu|register_bank:bank_of_registers|registers~748                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.551      ;
; 1.279 ; processor:cpu|program_counter:pc|current_address[0]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.051      ; 1.564      ;
; 1.279 ; processor:cpu|control_unit:state_machine|irda_on                    ; processor:cpu|register_bank:bank_of_registers|registers~752                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.553      ;
; 1.281 ; processor:cpu|control_unit:state_machine|irda_on                    ; processor:cpu|register_bank:bank_of_registers|registers~756                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.555      ;
; 1.286 ; processor:cpu|program_counter:pc|current_address[29]                ; processor:cpu|program_counter:pc|current_address[29]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.552      ;
; 1.286 ; processor:cpu|state_register:alu_output_register|stored_data[14]    ; processor:cpu|register_bank:bank_of_registers|registers~756                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 1.563      ;
; 1.287 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[5]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.566      ;
; 1.290 ; processor:cpu|state_register:alu_output_register|stored_data[20]    ; processor:cpu|register_bank:bank_of_registers|registers~538                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 1.568      ;
; 1.292 ; processor:cpu|program_counter:pc|current_address[28]                ; processor:cpu|program_counter:pc|current_address[30]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.292 ; processor:cpu|program_counter:pc|current_address[26]                ; processor:cpu|program_counter:pc|current_address[28]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.311 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[11]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.585      ;
; 1.313 ; vga_controller:video|v_count[3]                                     ; vga_controller:video|v_sync                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.579      ;
; 1.313 ; vga_controller:video|h_count[8]                                     ; vga_controller:video|h_count[5]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.580      ;
; 1.315 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[8]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.013      ; 1.594      ;
; 1.319 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[27]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.590      ;
; 1.320 ; vga_controller:video|v_count[3]                                     ; vga_controller:video|row[3]                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.586      ;
; 1.320 ; vga_controller:video|h_count[8]                                     ; vga_controller:video|column[3]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.585      ;
; 1.321 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|column[2]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.586      ;
; 1.321 ; vga_controller:video|h_count[8]                                     ; vga_controller:video|column[6]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.588      ;
; 1.322 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[25]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 1.593      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_we_reg        ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_we_reg        ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg3  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_27'                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                  ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                  ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------+------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+------------+--------+--------+------------+---------------------------------+
; HEX0[*]   ; CLOCK_27   ; 8.655  ; 8.655  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 8.425  ; 8.425  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 8.427  ; 8.427  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 8.411  ; 8.411  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 8.412  ; 8.412  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 8.655  ; 8.655  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 8.180  ; 8.180  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 8.465  ; 8.465  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 8.921  ; 8.921  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 8.449  ; 8.449  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 8.468  ; 8.468  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 8.884  ; 8.884  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 8.911  ; 8.911  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 8.453  ; 8.453  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 8.921  ; 8.921  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 8.702  ; 8.702  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 8.896  ; 8.896  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 8.896  ; 8.896  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 7.823  ; 7.823  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 7.543  ; 7.543  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 7.796  ; 7.796  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 8.073  ; 8.073  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 7.773  ; 7.773  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 8.056  ; 8.056  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 8.638  ; 8.638  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 7.900  ; 7.900  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 7.986  ; 7.986  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 7.721  ; 7.721  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 7.714  ; 7.714  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 7.962  ; 7.962  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 7.717  ; 7.717  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 8.638  ; 8.638  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 10.563 ; 10.563 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 10.200 ; 10.200 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 10.210 ; 10.210 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 10.309 ; 10.309 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 9.769  ; 9.769  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 10.208 ; 10.208 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 10.563 ; 10.563 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 10.109 ; 10.109 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 10.394 ; 10.394 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 10.604 ; 10.604 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 8.911  ; 8.911  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 10.498 ; 10.498 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 8.988  ; 8.988  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 9.754  ; 9.754  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 9.453  ; 9.453  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 10.077 ; 10.077 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 8.966  ; 8.966  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 10.216 ; 10.216 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 10.604 ; 10.604 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 9.138  ; 9.138  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 15.134 ; 15.134 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 14.802 ; 14.802 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 14.812 ; 14.812 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 14.812 ; 14.812 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 15.134 ; 15.134 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 16.461 ; 16.461 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 14.682 ; 14.682 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 14.943 ; 14.943 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 16.238 ; 16.238 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 16.461 ; 16.461 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 5.221  ; 5.221  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 16.258 ; 16.258 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 16.258 ; 16.258 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 16.258 ; 16.258 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 14.943 ; 14.943 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 16.257 ; 16.257 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 4.837  ; 4.837  ; Rise       ; pll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                           ;
+-----------+------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+------------+--------+--------+------------+---------------------------------+
; HEX0[*]   ; CLOCK_27   ; 7.352  ; 7.352  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 7.596  ; 7.596  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 7.595  ; 7.595  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 7.581  ; 7.581  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 7.583  ; 7.583  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 7.823  ; 7.823  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 7.352  ; 7.352  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 7.636  ; 7.636  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 7.692  ; 7.692  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 7.693  ; 7.693  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 7.709  ; 7.709  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 8.152  ; 8.152  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 8.151  ; 8.151  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 7.692  ; 7.692  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 8.159  ; 8.159  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 7.942  ; 7.942  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 7.183  ; 7.183  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 8.496  ; 8.496  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 7.437  ; 7.437  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 7.183  ; 7.183  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 7.400  ; 7.400  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 7.687  ; 7.687  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 7.385  ; 7.385  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 7.665  ; 7.665  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 7.407  ; 7.407  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 7.589  ; 7.589  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 7.675  ; 7.675  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 7.417  ; 7.417  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 7.407  ; 7.407  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 7.655  ; 7.655  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 7.412  ; 7.412  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 8.332  ; 8.332  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 9.769  ; 9.769  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 10.200 ; 10.200 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 10.210 ; 10.210 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 10.309 ; 10.309 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 9.769  ; 9.769  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 10.208 ; 10.208 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 10.563 ; 10.563 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 10.109 ; 10.109 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 10.394 ; 10.394 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 7.119  ; 7.119  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 7.803  ; 7.803  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 9.136  ; 9.136  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 8.774  ; 8.774  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 8.866  ; 8.866  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 8.343  ; 8.343  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 8.448  ; 8.448  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 8.481  ; 8.481  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 9.356  ; 9.356  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 8.717  ; 8.717  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 7.119  ; 7.119  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 5.923  ; 5.923  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 5.923  ; 5.923  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 5.933  ; 5.933  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 5.933  ; 5.933  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 6.255  ; 6.255  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 5.527  ; 5.527  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 5.527  ; 5.527  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 5.788  ; 5.788  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 7.083  ; 7.083  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 7.306  ; 7.306  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 5.221  ; 5.221  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 5.788  ; 5.788  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 7.103  ; 7.103  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 7.103  ; 7.103  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 5.788  ; 5.788  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 7.102  ; 7.102  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 4.837  ; 4.837  ; Rise       ; pll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; pll|altpll_component|pll|clk[0] ; 26.134 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast Model Hold Summary                                 ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; pll|altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
+---------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; pll|altpll_component|pll|clk[0] ; 17.714 ; 0.000         ;
; CLOCK_27                        ; 18.518 ; 0.000         ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 26.134 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.523     ;
; 26.134 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.523     ;
; 26.134 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.523     ;
; 26.134 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.523     ;
; 26.134 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.523     ;
; 26.134 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.523     ;
; 26.134 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.523     ;
; 26.134 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.523     ;
; 26.134 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.523     ;
; 26.149 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.508     ;
; 26.149 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.508     ;
; 26.149 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.508     ;
; 26.149 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.508     ;
; 26.149 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.508     ;
; 26.149 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.508     ;
; 26.149 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.508     ;
; 26.149 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.508     ;
; 26.149 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[25] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.508     ;
; 26.189 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.468     ;
; 26.189 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.468     ;
; 26.189 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.468     ;
; 26.189 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.468     ;
; 26.189 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.468     ;
; 26.189 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.468     ;
; 26.189 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.468     ;
; 26.189 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.468     ;
; 26.189 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[31] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.468     ;
; 26.196 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.461     ;
; 26.196 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.461     ;
; 26.196 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.461     ;
; 26.196 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.461     ;
; 26.196 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.461     ;
; 26.196 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.461     ;
; 26.196 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.461     ;
; 26.196 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.461     ;
; 26.196 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[22] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.461     ;
; 26.224 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.433     ;
; 26.224 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.433     ;
; 26.224 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.433     ;
; 26.224 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.433     ;
; 26.224 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.433     ;
; 26.224 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.433     ;
; 26.224 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.433     ;
; 26.224 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.433     ;
; 26.224 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[30] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.433     ;
; 26.236 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.421     ;
; 26.236 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.421     ;
; 26.236 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.421     ;
; 26.236 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.421     ;
; 26.236 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.421     ;
; 26.236 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.421     ;
; 26.236 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.421     ;
; 26.236 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.421     ;
; 26.236 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[23] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.421     ;
; 26.259 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.398     ;
; 26.259 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.398     ;
; 26.259 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.398     ;
; 26.259 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.398     ;
; 26.259 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.398     ;
; 26.259 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.398     ;
; 26.259 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.398     ;
; 26.259 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.398     ;
; 26.259 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[29] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.398     ;
; 26.294 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[28] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.363     ;
; 26.294 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[28] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.363     ;
; 26.294 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[28] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.363     ;
; 26.294 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[28] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.363     ;
; 26.294 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[28] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.363     ;
; 26.294 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[28] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.363     ;
; 26.294 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[28] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.363     ;
; 26.294 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[28] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.363     ;
; 26.294 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[28] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.363     ;
; 26.299 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.358     ;
; 26.299 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.358     ;
; 26.299 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.358     ;
; 26.299 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.358     ;
; 26.299 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.358     ;
; 26.299 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.358     ;
; 26.299 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.358     ;
; 26.299 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.358     ;
; 26.299 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[21] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.358     ;
; 26.318 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.066     ; 13.330     ;
; 26.318 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.066     ; 13.330     ;
; 26.318 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.066     ; 13.330     ;
; 26.318 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.066     ; 13.330     ;
; 26.318 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.066     ; 13.330     ;
; 26.318 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.066     ; 13.330     ;
; 26.318 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.066     ; 13.330     ;
; 26.318 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.066     ; 13.330     ;
; 26.318 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[24] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.066     ; 13.330     ;
; 26.322 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.335     ;
; 26.322 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg1 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.335     ;
; 26.322 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.335     ;
; 26.322 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg3 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.335     ;
; 26.322 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg4 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.335     ;
; 26.322 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.335     ;
; 26.322 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg6 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.335     ;
; 26.322 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.335     ;
; 26.322 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg8 ; processor:cpu|program_counter:pc|current_address[18] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.335     ;
; 26.329 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0 ; processor:cpu|program_counter:pc|current_address[27] ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 39.682       ; -0.057     ; 13.328     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                                                                                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; vga_controller:video|v_count[6]                                     ; vga_controller:video|v_count[6]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video|v_count[7]                                     ; vga_controller:video|v_count[7]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video|v_count[8]                                     ; vga_controller:video|v_count[8]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video|v_count[9]                                     ; vga_controller:video|v_count[9]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video|v_count[4]                                     ; vga_controller:video|v_count[4]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video|v_count[5]                                     ; vga_controller:video|v_count[5]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video|v_count[3]                                     ; vga_controller:video|v_count[3]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_controller:video|v_count[0]                                     ; vga_controller:video|v_count[0]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; processor:cpu|program_counter:pc|current_address[31]                ; processor:cpu|program_counter:pc|current_address[31]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.258 ; processor:cpu|control_unit:state_machine|next_state.mem             ; processor:cpu|control_unit:state_machine|write_memory                                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.410      ;
; 0.289 ; processor:cpu|register_bank:bank_of_registers|data_out2[0]          ; processor:cpu|state_register:alu_output_register|stored_data[0]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.441      ;
; 0.299 ; vga_controller:video|v_count[1]                                     ; vga_controller:video|row[1]                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.451      ;
; 0.329 ; processor:cpu|control_unit:state_machine|next_state.writeback       ; processor:cpu|control_unit:state_machine|write_register                                                                                                ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.481      ;
; 0.336 ; vga_controller:video|v_count[2]                                     ; vga_controller:video|row[2]                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.488      ;
; 0.349 ; processor:cpu|control_unit:state_machine|next_state.writeback       ; processor:cpu|control_unit:state_machine|reg_dst                                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.500      ;
; 0.351 ; processor:cpu|control_unit:state_machine|next_state.writeback       ; processor:cpu|control_unit:state_machine|next_state.fetch                                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.502      ;
; 0.352 ; processor:cpu|control_unit:state_machine|next_state.writeback       ; processor:cpu|control_unit:state_machine|mem_to_register                                                                                               ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.503      ;
; 0.363 ; processor:cpu|control_unit:state_machine|source_alu                 ; processor:cpu|state_register:alu_output_register|stored_data[0]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.369 ; processor:cpu|program_counter:pc|current_address[26]                ; processor:cpu|program_counter:pc|current_address[26]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; processor:cpu|program_counter:pc|current_address[28]                ; processor:cpu|program_counter:pc|current_address[28]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.379 ; vga_controller:video|v_count[9]                                     ; vga_controller:video|disp_ena                                                                                                                          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.426 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|irda_on                                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.578      ;
; 0.429 ; processor:cpu|register_bank:bank_of_registers|data_out1[22]         ; processor:cpu|state_register:alu_output_register|stored_data[22]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.581      ;
; 0.436 ; processor:cpu|program_counter:pc|current_address[7]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a10~porta_address_reg7 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 0.628      ;
; 0.455 ; processor:cpu|state_register:alu_output_register|stored_data[25]    ; processor:cpu|register_bank:bank_of_registers|registers~543                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.625      ;
; 0.458 ; processor:cpu|register_bank:bank_of_registers|data_out2[14]         ; processor:cpu|state_register:alu_output_register|stored_data[14]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.610      ;
; 0.461 ; processor:cpu|register_bank:bank_of_registers|data_out2[10]         ; processor:cpu|state_register:alu_output_register|stored_data[10]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.613      ;
; 0.469 ; processor:cpu|state_register:alu_output_register|stored_data[27]    ; processor:cpu|register_bank:bank_of_registers|registers~545                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.018      ; 0.639      ;
; 0.470 ; processor:cpu|register_bank:bank_of_registers|data_out1[22]         ; processor:cpu|state_register:alu_output_register|stored_data[23]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.622      ;
; 0.478 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[9]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.642      ;
; 0.478 ; processor:cpu|state_register:alu_output_register|stored_data[10]    ; processor:cpu|register_bank:bank_of_registers|registers~752                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.629      ;
; 0.480 ; processor:cpu|state_register:alu_output_register|stored_data[12]    ; processor:cpu|register_bank:bank_of_registers|registers~754                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.631      ;
; 0.490 ; processor:cpu|register_bank:bank_of_registers|data_out1[20]         ; processor:cpu|state_register:alu_output_register|stored_data[20]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.642      ;
; 0.490 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|next_state.writeback                                                                                          ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.643      ;
; 0.494 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|branch_not_equal                                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.647      ;
; 0.494 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|jump_control                                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.647      ;
; 0.496 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|branch_equal                                                                                                  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.649      ;
; 0.504 ; vga_controller:video|h_count[9]                                     ; vga_controller:video|column[9]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.655      ;
; 0.506 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[10]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.665      ;
; 0.509 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[12]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.668      ;
; 0.509 ; processor:cpu|program_counter:pc|current_address[26]                ; processor:cpu|program_counter:pc|current_address[27]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; processor:cpu|program_counter:pc|current_address[28]                ; processor:cpu|program_counter:pc|current_address[29]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.514 ; processor:cpu|state_register:alu_output_register|stored_data[19]    ; processor:cpu|register_bank:bank_of_registers|registers~537                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.678      ;
; 0.515 ; processor:cpu|program_counter:pc|current_address[2]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.714      ;
; 0.515 ; processor:cpu|control_unit:state_machine|enable_alu_output_register ; processor:cpu|state_register:alu_output_register|stored_data[29]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515 ; processor:cpu|control_unit:state_machine|enable_alu_output_register ; processor:cpu|state_register:alu_output_register|stored_data[30]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.519 ; processor:cpu|program_counter:pc|current_address[5]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg5  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.728      ;
; 0.520 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|next_state.fetch                                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.530 ; vga_controller:video|h_count[7]                                     ; vga_controller:video|column[7]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.530 ; processor:cpu|register_bank:bank_of_registers|data_out1[10]         ; processor:cpu|state_register:alu_output_register|stored_data[10]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.532 ; processor:cpu|register_bank:bank_of_registers|data_out2[8]          ; processor:cpu|state_register:alu_output_register|stored_data[8]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.542 ; processor:cpu|program_counter:pc|current_address[0]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.746      ;
; 0.543 ; processor:cpu|program_counter:pc|current_address[2]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a10~porta_address_reg2 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.049      ; 0.730      ;
; 0.543 ; processor:cpu|control_unit:state_machine|next_state.mem             ; processor:cpu|control_unit:state_machine|next_state.fetch                                                                                              ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.695      ;
; 0.544 ; processor:cpu|program_counter:pc|current_address[28]                ; processor:cpu|program_counter:pc|current_address[30]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; processor:cpu|program_counter:pc|current_address[26]                ; processor:cpu|program_counter:pc|current_address[28]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.550 ; processor:cpu|program_counter:pc|current_address[7]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a1~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.754      ;
; 0.553 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[24]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.710      ;
; 0.553 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[26]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 0.710      ;
; 0.553 ; processor:cpu|state_register:alu_output_register|stored_data[29]    ; processor:cpu|register_bank:bank_of_registers|registers~547                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 0.722      ;
; 0.553 ; processor:cpu|program_counter:pc|current_address[27]                ; processor:cpu|program_counter:pc|current_address[27]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.705      ;
; 0.555 ; vga_controller:video|v_count[8]                                     ; vga_controller:video|row[8]                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.556 ; processor:cpu|program_counter:pc|current_address[0]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a10~porta_address_reg0 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.054      ; 0.748      ;
; 0.558 ; vga_controller:video|v_count[7]                                     ; vga_controller:video|row[7]                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.710      ;
; 0.562 ; processor:cpu|control_unit:state_machine|next_state.alu             ; processor:cpu|control_unit:state_machine|next_state.mem                                                                                                ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.714      ;
; 0.564 ; processor:cpu|program_counter:pc|current_address[2]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a16~porta_address_reg2 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.061      ; 0.763      ;
; 0.567 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|h_sync                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.718      ;
; 0.567 ; processor:cpu|program_counter:pc|current_address[2]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg2  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.052      ; 0.757      ;
; 0.568 ; processor:cpu|program_counter:pc|current_address[7]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg7  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.763      ;
; 0.569 ; processor:cpu|state_register:alu_output_register|stored_data[30]    ; processor:cpu|register_bank:bank_of_registers|registers~548                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 0.738      ;
; 0.570 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|h_count[0]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|h_count[1]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.722      ;
; 0.571 ; processor:cpu|program_counter:pc|current_address[0]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a16~porta_address_reg0 ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.775      ;
; 0.572 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|h_count[5]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.725      ;
; 0.575 ; processor:cpu|program_counter:pc|current_address[0]                 ; processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0  ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.057      ; 0.770      ;
; 0.577 ; processor:cpu|control_unit:state_machine|next_state.fetch           ; processor:cpu|control_unit:state_machine|enable_program_counter                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.736      ;
; 0.578 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|column[3]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.729      ;
; 0.579 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|column[6]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.732      ;
; 0.579 ; processor:cpu|register_bank:bank_of_registers|data_out1[21]         ; processor:cpu|state_register:alu_output_register|stored_data[21]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; processor:cpu|program_counter:pc|current_address[28]                ; processor:cpu|program_counter:pc|current_address[31]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; processor:cpu|program_counter:pc|current_address[26]                ; processor:cpu|program_counter:pc|current_address[29]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.584 ; processor:cpu|state_register:alu_output_register|stored_data[20]    ; processor:cpu|register_bank:bank_of_registers|registers~538                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.747      ;
; 0.586 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[11]                                                                                       ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.745      ;
; 0.588 ; processor:cpu|program_counter:pc|current_address[29]                ; processor:cpu|program_counter:pc|current_address[29]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.740      ;
; 0.589 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|column[9]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.740      ;
; 0.591 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|column[4]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.742      ;
; 0.592 ; vga_controller:video|h_count[6]                                     ; vga_controller:video|column[8]                                                                                                                         ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.743      ;
; 0.592 ; processor:cpu|control_unit:state_machine|irda_on                    ; processor:cpu|register_bank:bank_of_registers|registers~754                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.751      ;
; 0.595 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[5]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.759      ;
; 0.595 ; processor:cpu|state_register:alu_output_register|stored_data[14]    ; processor:cpu|register_bank:bank_of_registers|registers~756                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.009      ; 0.756      ;
; 0.596 ; processor:cpu|control_unit:state_machine|irda_on                    ; processor:cpu|register_bank:bank_of_registers|registers~748                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.755      ;
; 0.596 ; processor:cpu|control_unit:state_machine|alu_operation[0]           ; processor:cpu|state_register:alu_output_register|stored_data[8]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 0.760      ;
; 0.597 ; processor:cpu|control_unit:state_machine|irda_on                    ; processor:cpu|register_bank:bank_of_registers|registers~744                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.756      ;
; 0.598 ; processor:cpu|control_unit:state_machine|irda_on                    ; processor:cpu|register_bank:bank_of_registers|registers~756                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.757      ;
; 0.600 ; processor:cpu|control_unit:state_machine|irda_on                    ; processor:cpu|register_bank:bank_of_registers|registers~752                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 0.759      ;
; 0.601 ; processor:cpu|register_bank:bank_of_registers|data_out2[3]          ; processor:cpu|state_register:alu_output_register|stored_data[3]                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.608 ; vga_controller:video|h_count[1]                                     ; vga_controller:video|h_count[1]                                                                                                                        ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.760      ;
; 0.608 ; processor:cpu|state_register:alu_output_register|stored_data[22]    ; processor:cpu|register_bank:bank_of_registers|registers~540                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 0.771      ;
; 0.614 ; vga_controller:video|v_count[3]                                     ; vga_controller:video|v_sync                                                                                                                            ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.767      ;
; 0.614 ; processor:cpu|program_counter:pc|current_address[26]                ; processor:cpu|program_counter:pc|current_address[30]                                                                                                   ; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
+-------+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'pll|altpll_component|pll|clk[0]'                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_we_reg         ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg1   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg10  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg11  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg2   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg3   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg4   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg5   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg6   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg7   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg8   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_address_reg9   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_datain_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~portb_memory_reg0    ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg4  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg5  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg6  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg7  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg8  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_address_reg9  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_datain_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_we_reg        ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~porta_we_reg        ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg0  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg1  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg10 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg11 ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg2  ;
; 17.714 ; 19.841       ; 2.127          ; High Pulse Width ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg3  ;
; 17.714 ; 19.841       ; 2.127          ; Low Pulse Width  ; pll|altpll_component|pll|clk[0] ; Rise       ; processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a10~portb_address_reg3  ;
+--------+--------------+----------------+------------------+---------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_27'                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; CLOCK_27|combout                  ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|pll|clk[0]   ;
; 18.518 ; 18.518       ; 0.000          ; High Pulse Width ; CLOCK_27 ; Rise       ; pll|altpll_component|pll|inclk[0] ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; CLOCK_27|combout                  ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|pll|clk[0]   ;
; 18.519 ; 18.519       ; 0.000          ; Low Pulse Width  ; CLOCK_27 ; Rise       ; pll|altpll_component|pll|inclk[0] ;
; 34.657 ; 37.037       ; 2.380          ; Port Rate        ; CLOCK_27 ; Rise       ; CLOCK_27                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------+
; Clock to Output Times                                                                 ;
+-----------+------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+------------+-------+-------+------------+---------------------------------+
; HEX0[*]   ; CLOCK_27   ; 4.443 ; 4.443 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 4.329 ; 4.329 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 4.349 ; 4.349 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 4.326 ; 4.326 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 4.332 ; 4.332 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.443 ; 4.443 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 4.224 ; 4.224 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.377 ; 4.377 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 4.576 ; 4.576 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 4.350 ; 4.350 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 4.361 ; 4.361 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 4.561 ; 4.561 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 4.557 ; 4.557 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 4.348 ; 4.348 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 4.576 ; 4.576 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 4.474 ; 4.474 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 4.564 ; 4.564 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 4.564 ; 4.564 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 4.048 ; 4.048 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 3.922 ; 3.922 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 4.024 ; 4.024 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 4.158 ; 4.158 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 4.009 ; 4.009 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 4.148 ; 4.148 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 4.441 ; 4.441 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 4.089 ; 4.089 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 4.150 ; 4.150 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 4.005 ; 4.005 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 4.011 ; 4.011 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 4.126 ; 4.126 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 4.016 ; 4.016 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 4.441 ; 4.441 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 5.896 ; 5.896 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 5.748 ; 5.748 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 5.736 ; 5.736 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 5.768 ; 5.768 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 5.528 ; 5.528 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 5.718 ; 5.718 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 5.896 ; 5.896 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 5.683 ; 5.683 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 5.833 ; 5.833 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 5.524 ; 5.524 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 4.833 ; 4.833 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 5.355 ; 5.355 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 4.895 ; 4.895 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 5.201 ; 5.201 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 5.070 ; 5.070 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 5.427 ; 5.427 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 4.914 ; 4.914 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 5.524 ; 5.524 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 5.400 ; 5.400 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 4.933 ; 4.933 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 7.649 ; 7.649 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 7.483 ; 7.483 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 7.493 ; 7.493 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 7.493 ; 7.493 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 7.649 ; 7.649 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 8.346 ; 8.346 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 7.466 ; 7.466 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 7.579 ; 7.579 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 8.231 ; 8.231 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 8.346 ; 8.346 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 2.625 ; 2.625 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 8.252 ; 8.252 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 8.251 ; 8.251 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 8.251 ; 8.251 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 7.579 ; 7.579 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 8.252 ; 8.252 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 2.387 ; 2.387 ; Rise       ; pll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+------------+-------+-------+------------+---------------------------------+
; HEX0[*]   ; CLOCK_27   ; 3.853 ; 3.853 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 3.961 ; 3.961 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 3.980 ; 3.980 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 3.956 ; 3.956 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 3.965 ; 3.965 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.073 ; 4.073 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 3.853 ; 3.853 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.009 ; 4.009 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 3.987 ; 3.987 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 3.991 ; 3.991 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 4.000 ; 4.000 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 4.201 ; 4.201 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 4.197 ; 4.197 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 3.987 ; 3.987 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 4.207 ; 4.207 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 4.114 ; 4.114 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 3.752 ; 3.752 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 4.376 ; 4.376 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 3.879 ; 3.879 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 3.752 ; 3.752 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 3.850 ; 3.850 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 3.984 ; 3.984 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 3.835 ; 3.835 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 3.982 ; 3.982 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 3.879 ; 3.879 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 3.959 ; 3.959 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 4.020 ; 4.020 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 3.879 ; 3.879 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 3.885 ; 3.885 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 3.999 ; 3.999 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 3.890 ; 3.890 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 4.315 ; 4.315 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 5.528 ; 5.528 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 5.748 ; 5.748 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 5.736 ; 5.736 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 5.768 ; 5.768 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 5.528 ; 5.528 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 5.718 ; 5.718 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 5.896 ; 5.896 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 5.683 ; 5.683 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 5.833 ; 5.833 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 3.688 ; 3.688 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 4.006 ; 4.006 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 4.868 ; 4.868 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 4.498 ; 4.498 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 4.485 ; 4.485 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 4.274 ; 4.274 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 4.338 ; 4.338 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 4.369 ; 4.369 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 4.784 ; 4.784 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 4.482 ; 4.482 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 3.688 ; 3.688 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 2.914 ; 2.914 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 2.914 ; 2.914 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 2.924 ; 2.924 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 2.924 ; 2.924 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 3.080 ; 3.080 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 2.797 ; 2.797 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 2.797 ; 2.797 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 3.562 ; 3.562 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 3.677 ; 3.677 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 2.625 ; 2.625 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 3.582 ; 3.582 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 3.582 ; 3.582 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 3.583 ; 3.583 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 2.387 ; 2.387 ; Rise       ; pll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+----------------------------------+-------+-------+----------+---------+---------------------+
; Clock                            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; 9.864 ; 0.215 ; N/A      ; N/A     ; 17.714              ;
;  CLOCK_27                        ; N/A   ; N/A   ; N/A      ; N/A     ; 18.518              ;
;  pll|altpll_component|pll|clk[0] ; 9.864 ; 0.215 ; N/A      ; N/A     ; 17.714              ;
; Design-wide TNS                  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_27                        ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll|altpll_component|pll|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------+-------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------+
; Clock to Output Times                                                                   ;
+-----------+------------+--------+--------+------------+---------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                 ;
+-----------+------------+--------+--------+------------+---------------------------------+
; HEX0[*]   ; CLOCK_27   ; 8.655  ; 8.655  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 8.425  ; 8.425  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 8.427  ; 8.427  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 8.411  ; 8.411  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 8.412  ; 8.412  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 8.655  ; 8.655  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 8.180  ; 8.180  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 8.465  ; 8.465  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 8.921  ; 8.921  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 8.449  ; 8.449  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 8.468  ; 8.468  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 8.884  ; 8.884  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 8.911  ; 8.911  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 8.453  ; 8.453  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 8.921  ; 8.921  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 8.702  ; 8.702  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 8.896  ; 8.896  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 8.896  ; 8.896  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 7.823  ; 7.823  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 7.543  ; 7.543  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 7.796  ; 7.796  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 8.073  ; 8.073  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 7.773  ; 7.773  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 8.056  ; 8.056  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 8.638  ; 8.638  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 7.900  ; 7.900  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 7.986  ; 7.986  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 7.721  ; 7.721  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 7.714  ; 7.714  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 7.962  ; 7.962  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 7.717  ; 7.717  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 8.638  ; 8.638  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 10.563 ; 10.563 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 10.200 ; 10.200 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 10.210 ; 10.210 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 10.309 ; 10.309 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 9.769  ; 9.769  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 10.208 ; 10.208 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 10.563 ; 10.563 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 10.109 ; 10.109 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 10.394 ; 10.394 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 10.604 ; 10.604 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 8.911  ; 8.911  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 10.498 ; 10.498 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 8.988  ; 8.988  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 9.754  ; 9.754  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 9.453  ; 9.453  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 10.077 ; 10.077 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 8.966  ; 8.966  ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 10.216 ; 10.216 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 10.604 ; 10.604 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 9.138  ; 9.138  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 15.134 ; 15.134 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 14.802 ; 14.802 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 14.812 ; 14.812 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 14.812 ; 14.812 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 15.134 ; 15.134 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 16.461 ; 16.461 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 14.682 ; 14.682 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 14.943 ; 14.943 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 16.238 ; 16.238 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 16.461 ; 16.461 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 5.221  ; 5.221  ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 16.258 ; 16.258 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 16.258 ; 16.258 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 16.258 ; 16.258 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 14.943 ; 14.943 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 16.257 ; 16.257 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 4.837  ; 4.837  ; Rise       ; pll|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------+


+---------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                         ;
+-----------+------------+-------+-------+------------+---------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+-----------+------------+-------+-------+------------+---------------------------------+
; HEX0[*]   ; CLOCK_27   ; 3.853 ; 3.853 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[0]  ; CLOCK_27   ; 3.961 ; 3.961 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[1]  ; CLOCK_27   ; 3.980 ; 3.980 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[2]  ; CLOCK_27   ; 3.956 ; 3.956 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[3]  ; CLOCK_27   ; 3.965 ; 3.965 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[4]  ; CLOCK_27   ; 4.073 ; 4.073 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[5]  ; CLOCK_27   ; 3.853 ; 3.853 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX0[6]  ; CLOCK_27   ; 4.009 ; 4.009 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX1[*]   ; CLOCK_27   ; 3.987 ; 3.987 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[0]  ; CLOCK_27   ; 3.991 ; 3.991 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[1]  ; CLOCK_27   ; 4.000 ; 4.000 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[2]  ; CLOCK_27   ; 4.201 ; 4.201 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[3]  ; CLOCK_27   ; 4.197 ; 4.197 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[4]  ; CLOCK_27   ; 3.987 ; 3.987 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[5]  ; CLOCK_27   ; 4.207 ; 4.207 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX1[6]  ; CLOCK_27   ; 4.114 ; 4.114 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX2[*]   ; CLOCK_27   ; 3.752 ; 3.752 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[0]  ; CLOCK_27   ; 4.376 ; 4.376 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[1]  ; CLOCK_27   ; 3.879 ; 3.879 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[2]  ; CLOCK_27   ; 3.752 ; 3.752 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[3]  ; CLOCK_27   ; 3.850 ; 3.850 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[4]  ; CLOCK_27   ; 3.984 ; 3.984 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[5]  ; CLOCK_27   ; 3.835 ; 3.835 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX2[6]  ; CLOCK_27   ; 3.982 ; 3.982 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; HEX3[*]   ; CLOCK_27   ; 3.879 ; 3.879 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[0]  ; CLOCK_27   ; 3.959 ; 3.959 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[1]  ; CLOCK_27   ; 4.020 ; 4.020 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[2]  ; CLOCK_27   ; 3.879 ; 3.879 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[3]  ; CLOCK_27   ; 3.885 ; 3.885 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[4]  ; CLOCK_27   ; 3.999 ; 3.999 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[5]  ; CLOCK_27   ; 3.890 ; 3.890 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  HEX3[6]  ; CLOCK_27   ; 4.315 ; 4.315 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDG[*]   ; CLOCK_27   ; 5.528 ; 5.528 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[0]  ; CLOCK_27   ; 5.748 ; 5.748 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[1]  ; CLOCK_27   ; 5.736 ; 5.736 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[2]  ; CLOCK_27   ; 5.768 ; 5.768 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[3]  ; CLOCK_27   ; 5.528 ; 5.528 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[4]  ; CLOCK_27   ; 5.718 ; 5.718 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[5]  ; CLOCK_27   ; 5.896 ; 5.896 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[6]  ; CLOCK_27   ; 5.683 ; 5.683 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDG[7]  ; CLOCK_27   ; 5.833 ; 5.833 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; LEDR[*]   ; CLOCK_27   ; 3.688 ; 3.688 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[0]  ; CLOCK_27   ; 4.006 ; 4.006 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[1]  ; CLOCK_27   ; 4.868 ; 4.868 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[2]  ; CLOCK_27   ; 4.498 ; 4.498 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[3]  ; CLOCK_27   ; 4.485 ; 4.485 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[4]  ; CLOCK_27   ; 4.274 ; 4.274 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[5]  ; CLOCK_27   ; 4.338 ; 4.338 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[6]  ; CLOCK_27   ; 4.369 ; 4.369 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[7]  ; CLOCK_27   ; 4.784 ; 4.784 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[8]  ; CLOCK_27   ; 4.482 ; 4.482 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  LEDR[9]  ; CLOCK_27   ; 3.688 ; 3.688 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_B[*]  ; CLOCK_27   ; 2.914 ; 2.914 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_27   ; 2.914 ; 2.914 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_27   ; 2.924 ; 2.924 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_27   ; 2.924 ; 2.924 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_27   ; 3.080 ; 3.080 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_27   ; 2.797 ; 2.797 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_27   ; 2.797 ; 2.797 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_27   ; 3.562 ; 3.562 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_27   ; 3.677 ; 3.677 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_27   ; 2.625 ; 2.625 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_27   ; 3.582 ; 3.582 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_27   ; 3.582 ; 3.582 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_27   ; 2.910 ; 2.910 ; Rise       ; pll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_27   ; 3.583 ; 3.583 ; Rise       ; pll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_27   ; 2.387 ; 2.387 ; Rise       ; pll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 71097194 ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; pll|altpll_component|pll|clk[0] ; pll|altpll_component|pll|clk[0] ; 71097194 ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 60    ; 60   ;
; Unconstrained Output Port Paths ; 5016  ; 5016 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 15 06:28:14 2014
Info: Command: quartus_sta multicycle -c multicycle
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'output_files/SDC1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 37.037 -waveform {0.000 18.518} -name CLOCK_27 CLOCK_27
    Info (332110): create_generated_clock -source {pll|altpll_component|pll|inclk[0]} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name {pll|altpll_component|pll|clk[0]} {pll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 9.864
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.864         0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 pll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 17.714
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.714         0.000 pll|altpll_component|pll|clk[0] 
    Info (332119):    18.518         0.000 CLOCK_27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.864
    Info (332115): -to_clock [get_clocks {pll|altpll_component|pll|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 9.864 
    Info (332115): ===================================================================
    Info (332115): From Node    : processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): To Node      : processor:cpu|program_counter:pc|current_address[24]
    Info (332115): Launch Clock : pll|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : pll|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.358      2.358  R        clock network delay
    Info (332115):      2.567      0.209     uTco  processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115):      5.560      2.993 RR  CELL  cpu|memory_of_instructions|instructions_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      6.570      1.010 RR    IC  cpu|alu_operand2[0]~0|datac
    Info (332115):      6.841      0.271 RR  CELL  cpu|alu_operand2[0]~0|combout
    Info (332115):      7.116      0.275 RR    IC  cpu|alu|adder|\stages:1:adder1|cout~0|dataa
    Info (332115):      7.553      0.437 RR  CELL  cpu|alu|adder|\stages:1:adder1|cout~0|combout
    Info (332115):      7.840      0.287 RR    IC  cpu|alu|adder|\stages:2:adder1|cout~2|dataa
    Info (332115):      8.278      0.438 RR  CELL  cpu|alu|adder|\stages:2:adder1|cout~2|combout
    Info (332115):      8.534      0.256 RR    IC  cpu|alu|adder|\stages:4:adder1|cout~3|datac
    Info (332115):      8.805      0.271 RR  CELL  cpu|alu|adder|\stages:4:adder1|cout~3|combout
    Info (332115):      9.268      0.463 RR    IC  cpu|alu|adder|\stages:4:adder1|cout~4|dataa
    Info (332115):      9.706      0.438 RR  CELL  cpu|alu|adder|\stages:4:adder1|cout~4|combout
    Info (332115):      9.982      0.276 RR    IC  cpu|alu|adder|\stages:6:adder1|cout~3|datac
    Info (332115):     10.253      0.271 RR  CELL  cpu|alu|adder|\stages:6:adder1|cout~3|combout
    Info (332115):     10.531      0.278 RR    IC  cpu|alu|adder|\stages:6:adder1|cout~4|dataa
    Info (332115):     10.969      0.438 RR  CELL  cpu|alu|adder|\stages:6:adder1|cout~4|combout
    Info (332115):     11.444      0.475 RR    IC  cpu|alu|adder|\stages:9:adder1|cout~0|dataa
    Info (332115):     11.881      0.437 RR  CELL  cpu|alu|adder|\stages:9:adder1|cout~0|combout
    Info (332115):     12.135      0.254 RR    IC  cpu|alu|adder|\stages:9:adder1|cout~1|datad
    Info (332115):     12.285      0.150 RR  CELL  cpu|alu|adder|\stages:9:adder1|cout~1|combout
    Info (332115):     12.540      0.255 RR    IC  cpu|alu|adder|\stages:9:adder1|cout~2|datac
    Info (332115):     12.815      0.275 RR  CELL  cpu|alu|adder|\stages:9:adder1|cout~2|combout
    Info (332115):     13.077      0.262 RR    IC  cpu|alu|adder|\stages:10:adder1|cout~5|datad
    Info (332115):     13.227      0.150 RR  CELL  cpu|alu|adder|\stages:10:adder1|cout~5|combout
    Info (332115):     13.488      0.261 RR    IC  cpu|alu|adder|\stages:12:adder1|cout~5|datab
    Info (332115):     13.908      0.420 RR  CELL  cpu|alu|adder|\stages:12:adder1|cout~5|combout
    Info (332115):     14.626      0.718 RR    IC  cpu|alu|adder|\stages:12:adder1|cout~2|datad
    Info (332115):     14.776      0.150 RR  CELL  cpu|alu|adder|\stages:12:adder1|cout~2|combout
    Info (332115):     15.035      0.259 RR    IC  cpu|alu|adder|\stages:15:adder1|cout~0|datab
    Info (332115):     15.455      0.420 RR  CELL  cpu|alu|adder|\stages:15:adder1|cout~0|combout
    Info (332115):     15.708      0.253 RR    IC  cpu|alu|adder|\stages:15:adder1|cout~1|datad
    Info (332115):     15.858      0.150 RR  CELL  cpu|alu|adder|\stages:15:adder1|cout~1|combout
    Info (332115):     16.128      0.270 RR    IC  cpu|alu|adder|\stages:15:adder1|cout~2|dataa
    Info (332115):     16.566      0.438 RR  CELL  cpu|alu|adder|\stages:15:adder1|cout~2|combout
    Info (332115):     16.834      0.268 RR    IC  cpu|alu|adder|\stages:16:adder1|cout~5|datab
    Info (332115):     17.254      0.420 RR  CELL  cpu|alu|adder|\stages:16:adder1|cout~5|combout
    Info (332115):     17.519      0.265 RR    IC  cpu|alu|adder|\stages:18:adder1|cout~3|datac
    Info (332115):     17.794      0.275 RR  CELL  cpu|alu|adder|\stages:18:adder1|cout~3|combout
    Info (332115):     18.041      0.247 RR    IC  cpu|alu|adder|\stages:18:adder1|cout~4|datab
    Info (332115):     18.460      0.419 RR  CELL  cpu|alu|adder|\stages:18:adder1|cout~4|combout
    Info (332115):     19.203      0.743 RR    IC  cpu|alu|adder|\stages:21:adder1|cout~0|dataa
    Info (332115):     19.641      0.438 RR  CELL  cpu|alu|adder|\stages:21:adder1|cout~0|combout
    Info (332115):     19.892      0.251 RR    IC  cpu|alu|adder|\stages:21:adder1|cout~1|datad
    Info (332115):     20.042      0.150 RR  CELL  cpu|alu|adder|\stages:21:adder1|cout~1|combout
    Info (332115):     20.291      0.249 RR    IC  cpu|alu|adder|\stages:21:adder1|cout~2|datad
    Info (332115):     20.441      0.150 RR  CELL  cpu|alu|adder|\stages:21:adder1|cout~2|combout
    Info (332115):     20.706      0.265 RR    IC  cpu|alu|adder|\stages:23:adder1|cout~0|datac
    Info (332115):     20.977      0.271 RR  CELL  cpu|alu|adder|\stages:23:adder1|cout~0|combout
    Info (332115):     21.226      0.249 RR    IC  cpu|alu|adder|\stages:23:adder1|cout~1|datad
    Info (332115):     21.376      0.150 RR  CELL  cpu|alu|adder|\stages:23:adder1|cout~1|combout
    Info (332115):     21.649      0.273 RR    IC  cpu|alu|adder|\stages:25:adder1|cout~0|dataa
    Info (332115):     22.087      0.438 RR  CELL  cpu|alu|adder|\stages:25:adder1|cout~0|combout
    Info (332115):     22.333      0.246 RR    IC  cpu|alu|adder|\stages:25:adder1|cout~1|datad
    Info (332115):     22.483      0.150 RR  CELL  cpu|alu|adder|\stages:25:adder1|cout~1|combout
    Info (332115):     23.173      0.690 RR    IC  cpu|alu|multx|output~29|datad
    Info (332115):     23.323      0.150 RR  CELL  cpu|alu|multx|output~29|combout
    Info (332115):     23.562      0.239 RR    IC  cpu|alu|multx|output~31|datad
    Info (332115):     23.712      0.150 RR  CELL  cpu|alu|multx|output~31|combout
    Info (332115):     23.977      0.265 RR    IC  cpu|alu|multx|output~32|dataa
    Info (332115):     24.415      0.438 RR  CELL  cpu|alu|multx|output~32|combout
    Info (332115):     25.084      0.669 RR    IC  cpu|alu|Equal0~8|datac
    Info (332115):     25.359      0.275 RF  CELL  cpu|alu|Equal0~8|combout
    Info (332115):     25.612      0.253 FF    IC  cpu|alu|Equal0~9|datab
    Info (332115):     26.028      0.416 FF  CELL  cpu|alu|Equal0~9|combout
    Info (332115):     26.281      0.253 FF    IC  cpu|branch_control~0|datac
    Info (332115):     26.556      0.275 FF  CELL  cpu|branch_control~0|combout
    Info (332115):     27.319      0.763 FF    IC  cpu|Add0~11|datad
    Info (332115):     27.469      0.150 FF  CELL  cpu|Add0~11|combout
    Info (332115):     28.745      1.276 FF    IC  cpu|Add0~15|datab
    Info (332115):     29.138      0.393 FR  CELL  cpu|Add0~15|cout
    Info (332115):     29.138      0.000 RR    IC  cpu|Add0~17|cin
    Info (332115):     29.209      0.071 RF  CELL  cpu|Add0~17|cout
    Info (332115):     29.209      0.000 FF    IC  cpu|Add0~19|cin
    Info (332115):     29.280      0.071 FR  CELL  cpu|Add0~19|cout
    Info (332115):     29.280      0.000 RR    IC  cpu|Add0~21|cin
    Info (332115):     29.351      0.071 RF  CELL  cpu|Add0~21|cout
    Info (332115):     29.351      0.000 FF    IC  cpu|Add0~23|cin
    Info (332115):     29.422      0.071 FR  CELL  cpu|Add0~23|cout
    Info (332115):     29.422      0.000 RR    IC  cpu|Add0~25|cin
    Info (332115):     29.493      0.071 RF  CELL  cpu|Add0~25|cout
    Info (332115):     29.493      0.000 FF    IC  cpu|Add0~27|cin
    Info (332115):     29.652      0.159 FR  CELL  cpu|Add0~27|cout
    Info (332115):     29.652      0.000 RR    IC  cpu|Add0~29|cin
    Info (332115):     29.723      0.071 RF  CELL  cpu|Add0~29|cout
    Info (332115):     29.723      0.000 FF    IC  cpu|Add0~31|cin
    Info (332115):     29.794      0.071 FR  CELL  cpu|Add0~31|cout
    Info (332115):     29.794      0.000 RR    IC  cpu|Add0~33|cin
    Info (332115):     29.865      0.071 RF  CELL  cpu|Add0~33|cout
    Info (332115):     29.865      0.000 FF    IC  cpu|Add0~35|cin
    Info (332115):     29.936      0.071 FR  CELL  cpu|Add0~35|cout
    Info (332115):     29.936      0.000 RR    IC  cpu|Add0~37|cin
    Info (332115):     30.007      0.071 RF  CELL  cpu|Add0~37|cout
    Info (332115):     30.007      0.000 FF    IC  cpu|Add0~40|cin
    Info (332115):     30.078      0.071 FR  CELL  cpu|Add0~40|cout
    Info (332115):     30.078      0.000 RR    IC  cpu|Add0~43|cin
    Info (332115):     30.149      0.071 RF  CELL  cpu|Add0~43|cout
    Info (332115):     30.149      0.000 FF    IC  cpu|Add0~46|cin
    Info (332115):     30.295      0.146 FR  CELL  cpu|Add0~46|cout
    Info (332115):     30.295      0.000 RR    IC  cpu|Add0~48|cin
    Info (332115):     30.366      0.071 RF  CELL  cpu|Add0~48|cout
    Info (332115):     30.366      0.000 FF    IC  cpu|Add0~50|cin
    Info (332115):     30.437      0.071 FR  CELL  cpu|Add0~50|cout
    Info (332115):     30.437      0.000 RR    IC  cpu|Add0~52|cin
    Info (332115):     30.508      0.071 RF  CELL  cpu|Add0~52|cout
    Info (332115):     30.508      0.000 FF    IC  cpu|Add0~54|cin
    Info (332115):     30.579      0.071 FR  CELL  cpu|Add0~54|cout
    Info (332115):     30.579      0.000 RR    IC  cpu|Add0~56|cin
    Info (332115):     30.650      0.071 RF  CELL  cpu|Add0~56|cout
    Info (332115):     30.650      0.000 FF    IC  cpu|Add0~58|cin
    Info (332115):     30.721      0.071 FR  CELL  cpu|Add0~58|cout
    Info (332115):     30.721      0.000 RR    IC  cpu|Add0~60|cin
    Info (332115):     30.792      0.071 RF  CELL  cpu|Add0~60|cout
    Info (332115):     30.792      0.000 FF    IC  cpu|Add0~62|cin
    Info (332115):     30.951      0.159 FR  CELL  cpu|Add0~62|cout
    Info (332115):     30.951      0.000 RR    IC  cpu|Add0~64|cin
    Info (332115):     31.361      0.410 RR  CELL  cpu|Add0~64|combout
    Info (332115):     31.806      0.445 RR    IC  cpu|pc|current_address~25|datac
    Info (332115):     32.077      0.271 RR  CELL  cpu|pc|current_address~25|combout
    Info (332115):     32.077      0.000 RR    IC  cpu|pc|current_address[24]|datain
    Info (332115):     32.161      0.084 RR  CELL  processor:cpu|program_counter:pc|current_address[24]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     39.682     39.682           latch edge time
    Info (332115):     41.989      2.307  R        clock network delay
    Info (332115):     42.025      0.036     uTsu  processor:cpu|program_counter:pc|current_address[24]
    Info (332115): 
    Info (332115): Data Arrival Time  :    32.161
    Info (332115): Data Required Time :    42.025
    Info (332115): Slack              :     9.864 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.391
    Info (332115): -to_clock [get_clocks {pll|altpll_component|pll|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.391 
    Info (332115): ===================================================================
    Info (332115): From Node    : vga_controller:video|v_count[6]
    Info (332115): To Node      : vga_controller:video|v_count[6]
    Info (332115): Launch Clock : pll|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : pll|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.299      0.299  R        clock network delay
    Info (332115):      0.549      0.250     uTco  vga_controller:video|v_count[6]
    Info (332115):      0.549      0.000 RR  CELL  video|v_count[6]|regout
    Info (332115):      0.549      0.000 RR    IC  video|Add1~22|datac
    Info (332115):      0.872      0.323 RR  CELL  video|Add1~22|combout
    Info (332115):      0.872      0.000 RR    IC  video|v_count[6]|datain
    Info (332115):      0.956      0.084 RR  CELL  vga_controller:video|v_count[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.299      0.299  R        clock network delay
    Info (332115):      0.565      0.266      uTh  vga_controller:video|v_count[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.956
    Info (332115): Data Required Time :     0.565
    Info (332115): Slack              :     0.391 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 17.714
    Info (332113): Targets: [get_clocks {pll|altpll_component|pll|clk[0]}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 17.714 
    Info (332113): ===================================================================
    Info (332113): Node             : processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : pll|altpll_component|pll|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_27
    Info (332113):      0.999      0.999 RR  CELL  CLOCK_27|combout
    Info (332113):      3.012      2.013 RR    IC  pll|altpll_component|pll|inclk[0]
    Info (332113):     -2.358     -5.370 RR  CELL  pll|altpll_component|pll|clk[0]
    Info (332113):     -1.267      1.091 RR    IC  pll|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -1.267      0.000 RR  CELL  pll|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.306      0.961 RR    IC  cpu|memory_of_data|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      0.355      0.661 RR  CELL  processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     19.841     19.841           launch edge time
    Info (332113):     19.841      0.000           source latency
    Info (332113):     19.841      0.000           CLOCK_27
    Info (332113):     20.840      0.999 RR  CELL  CLOCK_27|combout
    Info (332113):     22.853      2.013 RR    IC  pll|altpll_component|pll|inclk[0]
    Info (332113):     17.483     -5.370 RR  CELL  pll|altpll_component|pll|clk[0]
    Info (332113):     18.574      1.091 FF    IC  pll|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     18.574      0.000 FF  CELL  pll|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     19.535      0.961 FF    IC  cpu|memory_of_data|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     20.196      0.661 FF  CELL  processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    19.841
    Info (332113): Slack            :    17.714
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.518
    Info (332113): Targets: [get_clocks {CLOCK_27}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 18.518 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_27|combout
    Info (332113): Clock            : CLOCK_27
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_27
    Info (332113):      0.999      0.999 RR  CELL  CLOCK_27|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     18.518     18.518           launch edge time
    Info (332113):     18.518      0.000           source latency
    Info (332113):     18.518      0.000           CLOCK_27
    Info (332113):     19.517      0.999 FF  CELL  CLOCK_27|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    18.518
    Info (332113): Slack            :    18.518
    Info (332113): ===================================================================
    Info (332113): 
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 26.134
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    26.134         0.000 pll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 pll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 17.714
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.714         0.000 pll|altpll_component|pll|clk[0] 
    Info (332119):    18.518         0.000 CLOCK_27 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 26.134
    Info (332115): -to_clock [get_clocks {pll|altpll_component|pll|clk[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 26.134 
    Info (332115): ===================================================================
    Info (332115): From Node    : processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115): To Node      : processor:cpu|program_counter:pc|current_address[24]
    Info (332115): Launch Clock : pll|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : pll|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.283      1.283  R        clock network delay
    Info (332115):      1.405      0.122     uTco  processor:cpu|instructions_memory:memory_of_instructions|altsyncram:instructions_rtl_0|altsyncram_i991:auto_generated|ram_block1a0~porta_address_reg0
    Info (332115):      3.320      1.915 RR  CELL  cpu|memory_of_instructions|instructions_rtl_0|auto_generated|ram_block1a0|portadataout[0]
    Info (332115):      3.798      0.478 RR    IC  cpu|alu_operand2[0]~0|datac
    Info (332115):      3.908      0.110 RR  CELL  cpu|alu_operand2[0]~0|combout
    Info (332115):      4.026      0.118 RR    IC  cpu|alu|adder|\stages:1:adder1|cout~0|dataa
    Info (332115):      4.206      0.180 RR  CELL  cpu|alu|adder|\stages:1:adder1|cout~0|combout
    Info (332115):      4.323      0.117 RR    IC  cpu|alu|adder|\stages:2:adder1|cout~3|datad
    Info (332115):      4.382      0.059 RR  CELL  cpu|alu|adder|\stages:2:adder1|cout~3|combout
    Info (332115):      4.493      0.111 RR    IC  cpu|alu|adder|\stages:4:adder1|cout~5|datab
    Info (332115):      4.668      0.175 RR  CELL  cpu|alu|adder|\stages:4:adder1|cout~5|combout
    Info (332115):      4.787      0.119 RR    IC  cpu|alu|adder|\stages:4:adder1|cout~2|dataa
    Info (332115):      4.967      0.180 RR  CELL  cpu|alu|adder|\stages:4:adder1|cout~2|combout
    Info (332115):      5.184      0.217 RR    IC  cpu|alu|adder|\stages:6:adder1|cout~3|datab
    Info (332115):      5.359      0.175 RR  CELL  cpu|alu|adder|\stages:6:adder1|cout~3|combout
    Info (332115):      5.481      0.122 RR    IC  cpu|alu|adder|\stages:6:adder1|cout~4|dataa
    Info (332115):      5.661      0.180 RR  CELL  cpu|alu|adder|\stages:6:adder1|cout~4|combout
    Info (332115):      5.871      0.210 RR    IC  cpu|alu|adder|\stages:9:adder1|cout~0|dataa
    Info (332115):      6.051      0.180 RR  CELL  cpu|alu|adder|\stages:9:adder1|cout~0|combout
    Info (332115):      6.162      0.111 RR    IC  cpu|alu|adder|\stages:9:adder1|cout~1|datad
    Info (332115):      6.221      0.059 RR  CELL  cpu|alu|adder|\stages:9:adder1|cout~1|combout
    Info (332115):      6.329      0.108 RR    IC  cpu|alu|adder|\stages:9:adder1|cout~2|datac
    Info (332115):      6.436      0.107 RR  CELL  cpu|alu|adder|\stages:9:adder1|cout~2|combout
    Info (332115):      6.549      0.113 RR    IC  cpu|alu|adder|\stages:10:adder1|cout~5|datad
    Info (332115):      6.608      0.059 RR  CELL  cpu|alu|adder|\stages:10:adder1|cout~5|combout
    Info (332115):      6.721      0.113 RR    IC  cpu|alu|adder|\stages:12:adder1|cout~5|datab
    Info (332115):      6.899      0.178 RR  CELL  cpu|alu|adder|\stages:12:adder1|cout~5|combout
    Info (332115):      7.214      0.315 RR    IC  cpu|alu|adder|\stages:12:adder1|cout~2|datad
    Info (332115):      7.273      0.059 RR  CELL  cpu|alu|adder|\stages:12:adder1|cout~2|combout
    Info (332115):      7.382      0.109 RR    IC  cpu|alu|adder|\stages:15:adder1|cout~0|datab
    Info (332115):      7.557      0.175 RR  CELL  cpu|alu|adder|\stages:15:adder1|cout~0|combout
    Info (332115):      7.668      0.111 RR    IC  cpu|alu|adder|\stages:15:adder1|cout~1|datad
    Info (332115):      7.727      0.059 RR  CELL  cpu|alu|adder|\stages:15:adder1|cout~1|combout
    Info (332115):      7.843      0.116 RR    IC  cpu|alu|adder|\stages:15:adder1|cout~2|dataa
    Info (332115):      8.023      0.180 RR  CELL  cpu|alu|adder|\stages:15:adder1|cout~2|combout
    Info (332115):      8.138      0.115 RR    IC  cpu|alu|adder|\stages:16:adder1|cout~5|datab
    Info (332115):      8.318      0.180 RR  CELL  cpu|alu|adder|\stages:16:adder1|cout~5|combout
    Info (332115):      8.433      0.115 RR    IC  cpu|alu|adder|\stages:18:adder1|cout~3|datac
    Info (332115):      8.540      0.107 RR  CELL  cpu|alu|adder|\stages:18:adder1|cout~3|combout
    Info (332115):      8.645      0.105 RR    IC  cpu|alu|adder|\stages:18:adder1|cout~4|datab
    Info (332115):      8.820      0.175 RR  CELL  cpu|alu|adder|\stages:18:adder1|cout~4|combout
    Info (332115):      9.143      0.323 RR    IC  cpu|alu|adder|\stages:21:adder1|cout~0|dataa
    Info (332115):      9.323      0.180 RR  CELL  cpu|alu|adder|\stages:21:adder1|cout~0|combout
    Info (332115):      9.432      0.109 RR    IC  cpu|alu|adder|\stages:21:adder1|cout~1|datad
    Info (332115):      9.491      0.059 RR  CELL  cpu|alu|adder|\stages:21:adder1|cout~1|combout
    Info (332115):      9.600      0.109 RR    IC  cpu|alu|adder|\stages:21:adder1|cout~2|datad
    Info (332115):      9.659      0.059 RR  CELL  cpu|alu|adder|\stages:21:adder1|cout~2|combout
    Info (332115):      9.774      0.115 RR    IC  cpu|alu|adder|\stages:23:adder1|cout~0|datac
    Info (332115):      9.881      0.107 RR  CELL  cpu|alu|adder|\stages:23:adder1|cout~0|combout
    Info (332115):      9.990      0.109 RR    IC  cpu|alu|adder|\stages:23:adder1|cout~1|datad
    Info (332115):     10.049      0.059 RR  CELL  cpu|alu|adder|\stages:23:adder1|cout~1|combout
    Info (332115):     10.165      0.116 RR    IC  cpu|alu|adder|\stages:25:adder1|cout~0|dataa
    Info (332115):     10.345      0.180 RR  CELL  cpu|alu|adder|\stages:25:adder1|cout~0|combout
    Info (332115):     10.450      0.105 RR    IC  cpu|alu|adder|\stages:25:adder1|cout~1|datad
    Info (332115):     10.509      0.059 RR  CELL  cpu|alu|adder|\stages:25:adder1|cout~1|combout
    Info (332115):     10.812      0.303 RR    IC  cpu|alu|multx|output~29|datad
    Info (332115):     10.871      0.059 RR  CELL  cpu|alu|multx|output~29|combout
    Info (332115):     10.972      0.101 RR    IC  cpu|alu|multx|output~31|datad
    Info (332115):     11.031      0.059 RR  CELL  cpu|alu|multx|output~31|combout
    Info (332115):     11.145      0.114 RR    IC  cpu|alu|multx|output~32|dataa
    Info (332115):     11.332      0.187 RR  CELL  cpu|alu|multx|output~32|combout
    Info (332115):     11.624      0.292 RR    IC  cpu|alu|Equal0~8|datac
    Info (332115):     11.731      0.107 RF  CELL  cpu|alu|Equal0~8|combout
    Info (332115):     11.840      0.109 FF    IC  cpu|alu|Equal0~9|datab
    Info (332115):     12.020      0.180 FF  CELL  cpu|alu|Equal0~9|combout
    Info (332115):     12.127      0.107 FF    IC  cpu|branch_control~0|datac
    Info (332115):     12.234      0.107 FF  CELL  cpu|branch_control~0|combout
    Info (332115):     12.574      0.340 FF    IC  cpu|Add0~11|datad
    Info (332115):     12.633      0.059 FF  CELL  cpu|Add0~11|combout
    Info (332115):     13.211      0.578 FF    IC  cpu|Add0~15|datab
    Info (332115):     13.354      0.143 FR  CELL  cpu|Add0~15|cout
    Info (332115):     13.354      0.000 RR    IC  cpu|Add0~17|cin
    Info (332115):     13.389      0.035 RF  CELL  cpu|Add0~17|cout
    Info (332115):     13.389      0.000 FF    IC  cpu|Add0~19|cin
    Info (332115):     13.424      0.035 FR  CELL  cpu|Add0~19|cout
    Info (332115):     13.424      0.000 RR    IC  cpu|Add0~21|cin
    Info (332115):     13.459      0.035 RF  CELL  cpu|Add0~21|cout
    Info (332115):     13.459      0.000 FF    IC  cpu|Add0~23|cin
    Info (332115):     13.494      0.035 FR  CELL  cpu|Add0~23|cout
    Info (332115):     13.494      0.000 RR    IC  cpu|Add0~25|cin
    Info (332115):     13.529      0.035 RF  CELL  cpu|Add0~25|cout
    Info (332115):     13.529      0.000 FF    IC  cpu|Add0~27|cin
    Info (332115):     13.623      0.094 FR  CELL  cpu|Add0~27|cout
    Info (332115):     13.623      0.000 RR    IC  cpu|Add0~29|cin
    Info (332115):     13.658      0.035 RF  CELL  cpu|Add0~29|cout
    Info (332115):     13.658      0.000 FF    IC  cpu|Add0~31|cin
    Info (332115):     13.693      0.035 FR  CELL  cpu|Add0~31|cout
    Info (332115):     13.693      0.000 RR    IC  cpu|Add0~33|cin
    Info (332115):     13.728      0.035 RF  CELL  cpu|Add0~33|cout
    Info (332115):     13.728      0.000 FF    IC  cpu|Add0~35|cin
    Info (332115):     13.763      0.035 FR  CELL  cpu|Add0~35|cout
    Info (332115):     13.763      0.000 RR    IC  cpu|Add0~37|cin
    Info (332115):     13.798      0.035 RF  CELL  cpu|Add0~37|cout
    Info (332115):     13.798      0.000 FF    IC  cpu|Add0~40|cin
    Info (332115):     13.833      0.035 FR  CELL  cpu|Add0~40|cout
    Info (332115):     13.833      0.000 RR    IC  cpu|Add0~43|cin
    Info (332115):     13.868      0.035 RF  CELL  cpu|Add0~43|cout
    Info (332115):     13.868      0.000 FF    IC  cpu|Add0~46|cin
    Info (332115):     13.955      0.087 FR  CELL  cpu|Add0~46|cout
    Info (332115):     13.955      0.000 RR    IC  cpu|Add0~48|cin
    Info (332115):     13.990      0.035 RF  CELL  cpu|Add0~48|cout
    Info (332115):     13.990      0.000 FF    IC  cpu|Add0~50|cin
    Info (332115):     14.025      0.035 FR  CELL  cpu|Add0~50|cout
    Info (332115):     14.025      0.000 RR    IC  cpu|Add0~52|cin
    Info (332115):     14.060      0.035 RF  CELL  cpu|Add0~52|cout
    Info (332115):     14.060      0.000 FF    IC  cpu|Add0~54|cin
    Info (332115):     14.095      0.035 FR  CELL  cpu|Add0~54|cout
    Info (332115):     14.095      0.000 RR    IC  cpu|Add0~56|cin
    Info (332115):     14.130      0.035 RF  CELL  cpu|Add0~56|cout
    Info (332115):     14.130      0.000 FF    IC  cpu|Add0~58|cin
    Info (332115):     14.165      0.035 FR  CELL  cpu|Add0~58|cout
    Info (332115):     14.165      0.000 RR    IC  cpu|Add0~60|cin
    Info (332115):     14.200      0.035 RF  CELL  cpu|Add0~60|cout
    Info (332115):     14.200      0.000 FF    IC  cpu|Add0~62|cin
    Info (332115):     14.294      0.094 FR  CELL  cpu|Add0~62|cout
    Info (332115):     14.294      0.000 RR    IC  cpu|Add0~64|cin
    Info (332115):     14.464      0.170 RR  CELL  cpu|Add0~64|combout
    Info (332115):     14.657      0.193 RR    IC  cpu|pc|current_address~25|datac
    Info (332115):     14.764      0.107 RR  CELL  cpu|pc|current_address~25|combout
    Info (332115):     14.764      0.000 RR    IC  cpu|pc|current_address[24]|datain
    Info (332115):     14.806      0.042 RR  CELL  processor:cpu|program_counter:pc|current_address[24]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     39.682     39.682           latch edge time
    Info (332115):     40.908      1.226  R        clock network delay
    Info (332115):     40.940      0.032     uTsu  processor:cpu|program_counter:pc|current_address[24]
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.806
    Info (332115): Data Required Time :    40.940
    Info (332115): Slack              :    26.134 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
    Info (332115): -to_clock [get_clocks {pll|altpll_component|pll|clk[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.215 
    Info (332115): ===================================================================
    Info (332115): From Node    : vga_controller:video|v_count[6]
    Info (332115): To Node      : vga_controller:video|v_count[6]
    Info (332115): Launch Clock : pll|altpll_component|pll|clk[0]
    Info (332115): Latch Clock  : pll|altpll_component|pll|clk[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.055      0.055  R        clock network delay
    Info (332115):      0.196      0.141     uTco  vga_controller:video|v_count[6]
    Info (332115):      0.196      0.000 RR  CELL  video|v_count[6]|regout
    Info (332115):      0.196      0.000 RR    IC  video|Add1~22|datac
    Info (332115):      0.380      0.184 RR  CELL  video|Add1~22|combout
    Info (332115):      0.380      0.000 RR    IC  video|v_count[6]|datain
    Info (332115):      0.422      0.042 RR  CELL  vga_controller:video|v_count[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.055      0.055  R        clock network delay
    Info (332115):      0.207      0.152      uTh  vga_controller:video|v_count[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     0.422
    Info (332115): Data Required Time :     0.207
    Info (332115): Slack              :     0.215 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 17.714
    Info (332113): Targets: [get_clocks {pll|altpll_component|pll|clk[0]}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 17.714 
    Info (332113): ===================================================================
    Info (332113): Node             : processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): Clock            : pll|altpll_component|pll|clk[0]
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_27
    Info (332113):      0.581      0.581 RR  CELL  CLOCK_27|combout
    Info (332113):      1.911      1.330 RR    IC  pll|altpll_component|pll|inclk[0]
    Info (332113):     -1.671     -3.582 RR  CELL  pll|altpll_component|pll|clk[0]
    Info (332113):     -0.952      0.719 RR    IC  pll|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     -0.952      0.000 RR  CELL  pll|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     -0.312      0.640 RR    IC  cpu|memory_of_data|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):      0.115      0.427 RR  CELL  processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     19.841     19.841           launch edge time
    Info (332113):     19.841      0.000           source latency
    Info (332113):     19.841      0.000           CLOCK_27
    Info (332113):     20.422      0.581 RR  CELL  CLOCK_27|combout
    Info (332113):     21.752      1.330 RR    IC  pll|altpll_component|pll|inclk[0]
    Info (332113):     18.170     -3.582 RR  CELL  pll|altpll_component|pll|clk[0]
    Info (332113):     18.889      0.719 FF    IC  pll|altpll_component|_clk0~clkctrl|inclk[0]
    Info (332113):     18.889      0.000 FF  CELL  pll|altpll_component|_clk0~clkctrl|outclk
    Info (332113):     19.529      0.640 FF    IC  cpu|memory_of_data|data_rtl_0|auto_generated|ram_block1a0|clk0
    Info (332113):     19.956      0.427 FF  CELL  processor:cpu|data_memory:memory_of_data|altsyncram:data_rtl_0|altsyncram_d002:auto_generated|ram_block1a0~porta_address_reg0
    Info (332113): 
    Info (332113): Required Width   :     2.127
    Info (332113): Actual Width     :    19.841
    Info (332113): Slack            :    17.714
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.518
    Info (332113): Targets: [get_clocks {CLOCK_27}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 18.518 
    Info (332113): ===================================================================
    Info (332113): Node             : CLOCK_27|combout
    Info (332113): Clock            : CLOCK_27
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           CLOCK_27
    Info (332113):      0.581      0.581 RR  CELL  CLOCK_27|combout
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     18.518     18.518           launch edge time
    Info (332113):     18.518      0.000           source latency
    Info (332113):     18.518      0.000           CLOCK_27
    Info (332113):     19.099      0.581 FF  CELL  CLOCK_27|combout
    Info (332113): 
    Info (332113): Required Width   :     0.000
    Info (332113): Actual Width     :    18.518
    Info (332113): Slack            :    18.518
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 427 megabytes
    Info: Processing ended: Mon Dec 15 06:28:17 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


