#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct 17 16:19:52 2024
# Process ID: 17040
# Current directory: C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1
# Command line: vivado.exe -log base_pixel_unpack_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_pixel_unpack_0.tcl
# Log file: C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1/base_pixel_unpack_0.vds
# Journal file: C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1\vivado.jou
# Running On        :Weathly
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16969 MB
# Swap memory       :14898 MB
# Total Virtual     :31867 MB
# Available Virtual :5493 MB
#-----------------------------------------------------------
source base_pixel_unpack_0.tcl -notrace
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 485.973 ; gain = 199.055
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/PXL/EOS_PXL_2025/HDMI/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_pixel_unpack_0
Command: synth_design -top base_pixel_unpack_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26388
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1377.719 ; gain = 447.512
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_pixel_unpack_0' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/synth/base_pixel_unpack_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_flow_control_loop_pipe_sequential_init' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_flow_control_loop_pipe_sequential_init' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_control_s_axi' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_control_s_axi.v:166]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_control_s_axi' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_regslice_both' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_regslice_both' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_regslice_both__parameterized0' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_regslice_both__parameterized0' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_regslice_both__parameterized1' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_regslice_both__parameterized1' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_regslice_both__parameterized2' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_regslice_both__parameterized2' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'pixel_unpack_regslice_both__parameterized3' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack_regslice_both__parameterized3' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pixel_unpack' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/80fd/hdl/verilog/pixel_unpack.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_pixel_unpack_0' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/synth/base_pixel_unpack_0.v:53]
WARNING: [Synth 8-7129] Port AWADDR[1] in module pixel_unpack_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module pixel_unpack_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_19_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[31] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[30] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[29] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[28] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[27] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[26] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[25] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TDATA[24] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_40_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_51_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_68_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TKEEP[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[3] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[2] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[1] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port stream_in_32_TSTRB[0] in module pixel_unpack_pixel_unpack_Pipeline_VITIS_LOOP_85_9 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1504.027 ; gain = 573.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1504.027 ; gain = 573.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1504.027 ; gain = 573.820
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1504.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/constraints/pixel_unpack_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/constraints/pixel_unpack_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_pixel_unpack_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1529.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1534.250 ; gain = 4.520
INFO: [Designutils 20-5008] Incremental synthesis strategy off
