// Seed: 3552962505
module module_0 (
    output wor id_0,
    input wand id_1,
    output wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    output wand id_5,
    input wand id_6,
    output uwire id_7,
    input wor id_8,
    output tri0 id_9,
    input tri id_10,
    input wor id_11,
    input wire id_12,
    input wor id_13,
    input wand id_14,
    input wire id_15
);
  wire id_17;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wand id_2,
    output wire id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    output supply1 id_8,
    output supply1 id_9,
    input supply1 id_10
);
  assign id_9 = 1;
  module_0(
      id_2,
      id_7,
      id_2,
      id_7,
      id_9,
      id_2,
      id_10,
      id_8,
      id_0,
      id_8,
      id_10,
      id_5,
      id_6,
      id_0,
      id_1,
      id_6
  );
endmodule
