# Hi there, I'm Karan ğŸ‘‹

Welcome to my GitHub profile!

## ğŸš€ About Me
- ğŸ“ Electronics and Communication Engineer / RTL Design and Verification
- ğŸ’» Proficient in Verilog, SystemVerilog, and Advanced Digital System Design.

## ğŸ† Achievements
- ğŸ¥‡ Won 3rd place in District-Level Project Expo at GSSS College of Engineering, Mysore (2024) for Security Surveillance Robot project
- ğŸ¥‡ Batch Topper in B.E. 2025
- ğŸš€ Semifinalist in National Tech Competition at NIE (2023)
- ğŸ… Earned VLSI Internship Certificate from Cranes Varsity and Futurewiz
- ğŸŒŸ Completed 15+ VLSI and Embedded Systems projects during B.E.

## ğŸ’¡ Skills

| **Category**      | **Skills / Tools**                                                           |
|-------------------|------------------------------------------------------------------------------|
| Programming       | Verilog, SystemVerilog, Python                                               |
| EDA Tools         | Vivado, Xilinx ISE, ModelSim, Cadence Virtuoso, Xschem, NGSpice              |
| Technical Skills  | ADSD, Digital & Analog Electronics, Digital CMOS, FSM design                 |
| Protocols         | I2C, SPI, UART                                                               |


## ğŸ“« How to reach me
- [LinkedIn](https://www.linkedin.com/in/karan2004s)
- [Personal Website/Portfolio](https://YOUR-WEBSITE.com)

---

*Thanks for visiting my profile!*
