

================================================================
== Vitis HLS Report for 'delta_encoding_Pipeline_INIT_LOOP'
================================================================
* Date:           Sat Jan 24 12:39:31 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        snn_delta_encoding
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.715 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      786|      786|  7.860 us|  7.860 us|  785|  785|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INIT_LOOP  |      784|      784|         1|          1|          1|   784|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     53|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln131_fu_192_p2   |         +|   0|  0|  13|          10|           1|
    |icmp_ln131_fu_186_p2  |      icmp|   0|  0|  13|          10|           9|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|          20|          10|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|   10|         20|
    |i_fu_62               |   9|          2|   10|         20|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   21|         42|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |i_fu_62      |  10|   0|   10|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  delta_encoding_Pipeline_INIT_LOOP|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  delta_encoding_Pipeline_INIT_LOOP|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  delta_encoding_Pipeline_INIT_LOOP|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  delta_encoding_Pipeline_INIT_LOOP|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  delta_encoding_Pipeline_INIT_LOOP|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  delta_encoding_Pipeline_INIT_LOOP|  return value|
|integrator_7_address0  |  out|    7|   ap_memory|                       integrator_7|         array|
|integrator_7_ce0       |  out|    1|   ap_memory|                       integrator_7|         array|
|integrator_7_we0       |  out|    1|   ap_memory|                       integrator_7|         array|
|integrator_7_d0        |  out|   32|   ap_memory|                       integrator_7|         array|
|integrator_6_address0  |  out|    7|   ap_memory|                       integrator_6|         array|
|integrator_6_ce0       |  out|    1|   ap_memory|                       integrator_6|         array|
|integrator_6_we0       |  out|    1|   ap_memory|                       integrator_6|         array|
|integrator_6_d0        |  out|   32|   ap_memory|                       integrator_6|         array|
|integrator_5_address0  |  out|    7|   ap_memory|                       integrator_5|         array|
|integrator_5_ce0       |  out|    1|   ap_memory|                       integrator_5|         array|
|integrator_5_we0       |  out|    1|   ap_memory|                       integrator_5|         array|
|integrator_5_d0        |  out|   32|   ap_memory|                       integrator_5|         array|
|integrator_4_address0  |  out|    7|   ap_memory|                       integrator_4|         array|
|integrator_4_ce0       |  out|    1|   ap_memory|                       integrator_4|         array|
|integrator_4_we0       |  out|    1|   ap_memory|                       integrator_4|         array|
|integrator_4_d0        |  out|   32|   ap_memory|                       integrator_4|         array|
|integrator_3_address0  |  out|    7|   ap_memory|                       integrator_3|         array|
|integrator_3_ce0       |  out|    1|   ap_memory|                       integrator_3|         array|
|integrator_3_we0       |  out|    1|   ap_memory|                       integrator_3|         array|
|integrator_3_d0        |  out|   32|   ap_memory|                       integrator_3|         array|
|integrator_2_address0  |  out|    7|   ap_memory|                       integrator_2|         array|
|integrator_2_ce0       |  out|    1|   ap_memory|                       integrator_2|         array|
|integrator_2_we0       |  out|    1|   ap_memory|                       integrator_2|         array|
|integrator_2_d0        |  out|   32|   ap_memory|                       integrator_2|         array|
|integrator_1_address0  |  out|    7|   ap_memory|                       integrator_1|         array|
|integrator_1_ce0       |  out|    1|   ap_memory|                       integrator_1|         array|
|integrator_1_we0       |  out|    1|   ap_memory|                       integrator_1|         array|
|integrator_1_d0        |  out|   32|   ap_memory|                       integrator_1|         array|
|integrator_address0    |  out|    7|   ap_memory|                         integrator|         array|
|integrator_ce0         |  out|    1|   ap_memory|                         integrator|         array|
|integrator_we0         |  out|    1|   ap_memory|                         integrator|         array|
|integrator_d0          |  out|   32|   ap_memory|                         integrator|         array|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

