$date
	Sun May 22 13:58:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dram_ori_tb $end
$var wire 8 ! rdata [7:0] $end
$var reg 1 " clk $end
$var reg 19 # raddr [18:0] $end
$var reg 1 $ ren $end
$var reg 19 % waddr [18:0] $end
$var reg 8 & wdata [7:0] $end
$var reg 1 ' wen $end
$scope module dr $end
$var wire 1 " clk $end
$var wire 19 ( raddr [18:0] $end
$var wire 1 $ ren $end
$var wire 19 ) waddr [18:0] $end
$var wire 8 * wdata [7:0] $end
$var wire 1 ' wen $end
$var reg 8 + rdata [7:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000000000000000000 ,
bx +
bx *
bx )
bx (
x'
bx &
bx %
x$
bx #
0"
bx !
$end
#5000
1"
#10000
0"
#15000
1"
#20000
0"
b0 &
b0 *
b0 %
b0 )
b0 #
b0 (
0'
1$
#25000
b11000110 !
b11000110 +
1"
#30000
0"
b1 #
b1 (
#35000
b10111101 !
b10111101 +
1"
#40000
0"
b10 #
b10 (
#45000
b10111010 !
b10111010 +
1"
#50000
0"
b1001010111111111110 #
b1001010111111111110 (
#55000
b11111000 !
b11111000 +
1"
#60000
0"
b1001010111111111111 #
b1001010111111111111 (
#65000
1"
#70000
0"
#75000
1"
#80000
0"
