INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkell/Repositories/CMOD_S7_Pulse/Software/Vivado/simple_dds_core/simple_dds_core.srcs/sources_1/new/simple_dds_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dds_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jkell/Repositories/CMOD_S7_Pulse/Software/Vivado/simple_dds_core/simple_dds_core.srcs/sim_1/new/simple_dds_core_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_dds_core_tb
