// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module process_features_squash (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        output_r
);

parameter    ap_ST_fsm_state1 = 80'd1;
parameter    ap_ST_fsm_state2 = 80'd2;
parameter    ap_ST_fsm_state3 = 80'd4;
parameter    ap_ST_fsm_state4 = 80'd8;
parameter    ap_ST_fsm_state5 = 80'd16;
parameter    ap_ST_fsm_state6 = 80'd32;
parameter    ap_ST_fsm_state7 = 80'd64;
parameter    ap_ST_fsm_state8 = 80'd128;
parameter    ap_ST_fsm_state9 = 80'd256;
parameter    ap_ST_fsm_state10 = 80'd512;
parameter    ap_ST_fsm_state11 = 80'd1024;
parameter    ap_ST_fsm_state12 = 80'd2048;
parameter    ap_ST_fsm_state13 = 80'd4096;
parameter    ap_ST_fsm_state14 = 80'd8192;
parameter    ap_ST_fsm_state15 = 80'd16384;
parameter    ap_ST_fsm_state16 = 80'd32768;
parameter    ap_ST_fsm_state17 = 80'd65536;
parameter    ap_ST_fsm_state18 = 80'd131072;
parameter    ap_ST_fsm_state19 = 80'd262144;
parameter    ap_ST_fsm_state20 = 80'd524288;
parameter    ap_ST_fsm_state21 = 80'd1048576;
parameter    ap_ST_fsm_state22 = 80'd2097152;
parameter    ap_ST_fsm_state23 = 80'd4194304;
parameter    ap_ST_fsm_state24 = 80'd8388608;
parameter    ap_ST_fsm_state25 = 80'd16777216;
parameter    ap_ST_fsm_state26 = 80'd33554432;
parameter    ap_ST_fsm_state27 = 80'd67108864;
parameter    ap_ST_fsm_state28 = 80'd134217728;
parameter    ap_ST_fsm_state29 = 80'd268435456;
parameter    ap_ST_fsm_state30 = 80'd536870912;
parameter    ap_ST_fsm_state31 = 80'd1073741824;
parameter    ap_ST_fsm_state32 = 80'd2147483648;
parameter    ap_ST_fsm_state33 = 80'd4294967296;
parameter    ap_ST_fsm_state34 = 80'd8589934592;
parameter    ap_ST_fsm_state35 = 80'd17179869184;
parameter    ap_ST_fsm_state36 = 80'd34359738368;
parameter    ap_ST_fsm_state37 = 80'd68719476736;
parameter    ap_ST_fsm_state38 = 80'd137438953472;
parameter    ap_ST_fsm_state39 = 80'd274877906944;
parameter    ap_ST_fsm_state40 = 80'd549755813888;
parameter    ap_ST_fsm_state41 = 80'd1099511627776;
parameter    ap_ST_fsm_state42 = 80'd2199023255552;
parameter    ap_ST_fsm_state43 = 80'd4398046511104;
parameter    ap_ST_fsm_state44 = 80'd8796093022208;
parameter    ap_ST_fsm_state45 = 80'd17592186044416;
parameter    ap_ST_fsm_state46 = 80'd35184372088832;
parameter    ap_ST_fsm_state47 = 80'd70368744177664;
parameter    ap_ST_fsm_state48 = 80'd140737488355328;
parameter    ap_ST_fsm_state49 = 80'd281474976710656;
parameter    ap_ST_fsm_state50 = 80'd562949953421312;
parameter    ap_ST_fsm_state51 = 80'd1125899906842624;
parameter    ap_ST_fsm_state52 = 80'd2251799813685248;
parameter    ap_ST_fsm_state53 = 80'd4503599627370496;
parameter    ap_ST_fsm_state54 = 80'd9007199254740992;
parameter    ap_ST_fsm_state55 = 80'd18014398509481984;
parameter    ap_ST_fsm_state56 = 80'd36028797018963968;
parameter    ap_ST_fsm_state57 = 80'd72057594037927936;
parameter    ap_ST_fsm_state58 = 80'd144115188075855872;
parameter    ap_ST_fsm_state59 = 80'd288230376151711744;
parameter    ap_ST_fsm_state60 = 80'd576460752303423488;
parameter    ap_ST_fsm_state61 = 80'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 80'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 80'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 80'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 80'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 80'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 80'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 80'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 80'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 80'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 80'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 80'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 80'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 80'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 80'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 80'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 80'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 80'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 80'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 80'd604462909807314587353088;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] input_r_address0;
output   input_r_ce0;
input  [31:0] input_r_q0;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [511:0] m_axi_gmem3_WDATA;
output  [63:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [511:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [12:0] m_axi_gmem3_RFIFONUM;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] output_r;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem3_AWVALID;
reg[63:0] m_axi_gmem3_AWADDR;
reg[0:0] m_axi_gmem3_AWID;
reg[31:0] m_axi_gmem3_AWLEN;
reg[2:0] m_axi_gmem3_AWSIZE;
reg[1:0] m_axi_gmem3_AWBURST;
reg[1:0] m_axi_gmem3_AWLOCK;
reg[3:0] m_axi_gmem3_AWCACHE;
reg[2:0] m_axi_gmem3_AWPROT;
reg[3:0] m_axi_gmem3_AWQOS;
reg[3:0] m_axi_gmem3_AWREGION;
reg[0:0] m_axi_gmem3_AWUSER;
reg m_axi_gmem3_WVALID;
reg m_axi_gmem3_BREADY;

(* fsm_encoding = "none" *) reg   [79:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem3_blk_n_AW;
wire    ap_CS_fsm_state10;
reg    gmem3_blk_n_B;
wire    ap_CS_fsm_state80;
wire  signed [57:0] trunc_ln2_fu_210_p4;
reg   [57:0] trunc_ln2_reg_231;
reg   [11:0] input_buffer_address0;
reg    input_buffer_ce0;
reg    input_buffer_we0;
wire   [31:0] input_buffer_q0;
reg   [11:0] input_buffer_address1;
reg    input_buffer_ce1;
wire   [31:0] input_buffer_q1;
reg   [11:0] input_buffer_1_address0;
reg    input_buffer_1_ce0;
reg    input_buffer_1_we0;
wire   [31:0] input_buffer_1_q0;
reg   [11:0] input_buffer_1_address1;
reg    input_buffer_1_ce1;
wire   [31:0] input_buffer_1_q1;
reg   [11:0] input_buffer_2_address0;
reg    input_buffer_2_ce0;
reg    input_buffer_2_we0;
wire   [31:0] input_buffer_2_q0;
reg   [11:0] input_buffer_2_address1;
reg    input_buffer_2_ce1;
wire   [31:0] input_buffer_2_q1;
reg   [11:0] input_buffer_3_address0;
reg    input_buffer_3_ce0;
reg    input_buffer_3_we0;
wire   [31:0] input_buffer_3_q0;
reg   [11:0] input_buffer_3_address1;
reg    input_buffer_3_ce1;
wire   [31:0] input_buffer_3_q1;
reg   [11:0] output_buffer_address0;
reg    output_buffer_ce0;
reg    output_buffer_we0;
wire   [31:0] output_buffer_q0;
reg    output_buffer_ce1;
reg    output_buffer_we1;
reg   [11:0] output_buffer_1_address0;
reg    output_buffer_1_ce0;
reg    output_buffer_1_we0;
wire   [31:0] output_buffer_1_q0;
reg    output_buffer_1_ce1;
reg    output_buffer_1_we1;
reg   [11:0] output_buffer_2_address0;
reg    output_buffer_2_ce0;
reg    output_buffer_2_we0;
wire   [31:0] output_buffer_2_q0;
reg    output_buffer_2_ce1;
reg    output_buffer_2_we1;
reg   [11:0] output_buffer_3_address0;
reg    output_buffer_3_ce0;
reg    output_buffer_3_we0;
wire   [31:0] output_buffer_3_q0;
reg    output_buffer_3_ce1;
reg    output_buffer_3_we1;
reg   [11:0] squared_input_address0;
reg    squared_input_ce0;
reg    squared_input_we0;
wire   [31:0] squared_input_q0;
reg   [11:0] squared_input_address1;
reg    squared_input_ce1;
reg    squared_input_we1;
wire   [31:0] squared_input_q1;
reg   [11:0] squared_input_1_address0;
reg    squared_input_1_ce0;
reg    squared_input_1_we0;
wire   [31:0] squared_input_1_q0;
reg   [11:0] squared_input_1_address1;
reg    squared_input_1_ce1;
reg    squared_input_1_we1;
wire   [31:0] squared_input_1_q1;
reg   [11:0] squared_input_2_address0;
reg    squared_input_2_ce0;
reg    squared_input_2_we0;
wire   [31:0] squared_input_2_q0;
reg   [11:0] squared_input_2_address1;
reg    squared_input_2_ce1;
reg    squared_input_2_we1;
wire   [31:0] squared_input_2_q1;
reg   [11:0] squared_input_3_address0;
reg    squared_input_3_ce0;
reg    squared_input_3_we0;
wire   [31:0] squared_input_3_q0;
reg   [11:0] squared_input_3_address1;
reg    squared_input_3_ce1;
reg    squared_input_3_we1;
wire   [31:0] squared_input_3_q1;
reg   [10:0] squared_norm_address0;
reg    squared_norm_ce0;
reg    squared_norm_we0;
reg   [31:0] squared_norm_d0;
reg    squared_norm_ce1;
wire   [31:0] squared_norm_q1;
reg   [10:0] scale_address0;
reg    scale_ce0;
reg    scale_we0;
wire   [31:0] scale_q0;
wire    grp_squash_Pipeline_1_fu_149_ap_start;
wire    grp_squash_Pipeline_1_fu_149_ap_done;
wire    grp_squash_Pipeline_1_fu_149_ap_idle;
wire    grp_squash_Pipeline_1_fu_149_ap_ready;
wire   [10:0] grp_squash_Pipeline_1_fu_149_squared_norm_address0;
wire    grp_squash_Pipeline_1_fu_149_squared_norm_ce0;
wire    grp_squash_Pipeline_1_fu_149_squared_norm_we0;
wire   [31:0] grp_squash_Pipeline_1_fu_149_squared_norm_d0;
wire    grp_squash_Pipeline_2_fu_154_ap_start;
wire    grp_squash_Pipeline_2_fu_154_ap_done;
wire    grp_squash_Pipeline_2_fu_154_ap_idle;
wire    grp_squash_Pipeline_2_fu_154_ap_ready;
wire   [11:0] grp_squash_Pipeline_2_fu_154_input_buffer_3_address0;
wire    grp_squash_Pipeline_2_fu_154_input_buffer_3_ce0;
wire    grp_squash_Pipeline_2_fu_154_input_buffer_3_we0;
wire   [31:0] grp_squash_Pipeline_2_fu_154_input_buffer_3_d0;
wire   [11:0] grp_squash_Pipeline_2_fu_154_input_buffer_2_address0;
wire    grp_squash_Pipeline_2_fu_154_input_buffer_2_ce0;
wire    grp_squash_Pipeline_2_fu_154_input_buffer_2_we0;
wire   [31:0] grp_squash_Pipeline_2_fu_154_input_buffer_2_d0;
wire   [11:0] grp_squash_Pipeline_2_fu_154_input_buffer_1_address0;
wire    grp_squash_Pipeline_2_fu_154_input_buffer_1_ce0;
wire    grp_squash_Pipeline_2_fu_154_input_buffer_1_we0;
wire   [31:0] grp_squash_Pipeline_2_fu_154_input_buffer_1_d0;
wire   [11:0] grp_squash_Pipeline_2_fu_154_input_buffer_address0;
wire    grp_squash_Pipeline_2_fu_154_input_buffer_ce0;
wire    grp_squash_Pipeline_2_fu_154_input_buffer_we0;
wire   [31:0] grp_squash_Pipeline_2_fu_154_input_buffer_d0;
wire   [13:0] grp_squash_Pipeline_2_fu_154_input_r_address0;
wire    grp_squash_Pipeline_2_fu_154_input_r_ce0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_start;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_done;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_idle;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_ready;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_ce0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_we0;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_d0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_ce1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_we1;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_d1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_ce0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_we0;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_d0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_ce1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_we1;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_d1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_ce0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_we0;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_d0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_ce1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_we1;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_d1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_ce0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_we0;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_d0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_ce1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_we1;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_d1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_ce1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_ce1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_ce1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_ce1;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_start;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_done;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_idle;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_ready;
wire   [10:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_ce0;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_we0;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_d0;
wire   [10:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_ce1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_ce1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_ce1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_ce1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_ce1;
wire   [10:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_ce0;
wire    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_we0;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_d0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_start;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_done;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_idle;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_ready;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_ce0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_we0;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_d0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_ce1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_we1;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_d1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_ce0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_we0;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_d0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_ce1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_we1;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_d1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_ce0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_we0;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_d0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_ce1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_we1;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_d1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_ce0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_we0;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_d0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_ce1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_we1;
wire   [31:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_d1;
wire   [10:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_scale_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_scale_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_ce1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_ce1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_ce1;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_address0;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_ce0;
wire   [11:0] grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_address1;
wire    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_ce1;
wire    grp_squash_Pipeline_6_fu_199_ap_start;
wire    grp_squash_Pipeline_6_fu_199_ap_done;
wire    grp_squash_Pipeline_6_fu_199_ap_idle;
wire    grp_squash_Pipeline_6_fu_199_ap_ready;
wire    grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWVALID;
wire   [63:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWADDR;
wire   [0:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWID;
wire   [31:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWLEN;
wire   [2:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWSIZE;
wire   [1:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWBURST;
wire   [1:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWLOCK;
wire   [3:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWCACHE;
wire   [2:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWPROT;
wire   [3:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWQOS;
wire   [3:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWREGION;
wire   [0:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWUSER;
wire    grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WVALID;
wire   [511:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WDATA;
wire   [63:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WSTRB;
wire    grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WLAST;
wire   [0:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WID;
wire   [0:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WUSER;
wire    grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARVALID;
wire   [63:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARADDR;
wire   [0:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARID;
wire   [31:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARLEN;
wire   [2:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARSIZE;
wire   [1:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARBURST;
wire   [1:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARLOCK;
wire   [3:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARCACHE;
wire   [2:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARPROT;
wire   [3:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARQOS;
wire   [3:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARREGION;
wire   [0:0] grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARUSER;
wire    grp_squash_Pipeline_6_fu_199_m_axi_gmem3_RREADY;
wire    grp_squash_Pipeline_6_fu_199_m_axi_gmem3_BREADY;
wire   [11:0] grp_squash_Pipeline_6_fu_199_output_buffer_address0;
wire    grp_squash_Pipeline_6_fu_199_output_buffer_ce0;
wire   [11:0] grp_squash_Pipeline_6_fu_199_output_buffer_1_address0;
wire    grp_squash_Pipeline_6_fu_199_output_buffer_1_ce0;
wire   [11:0] grp_squash_Pipeline_6_fu_199_output_buffer_2_address0;
wire    grp_squash_Pipeline_6_fu_199_output_buffer_2_ce0;
wire   [11:0] grp_squash_Pipeline_6_fu_199_output_buffer_3_address0;
wire    grp_squash_Pipeline_6_fu_199_output_buffer_3_ce0;
reg    grp_squash_Pipeline_1_fu_149_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_squash_Pipeline_2_fu_154_ap_start_reg;
reg    grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg    grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_squash_Pipeline_6_fu_199_ap_start_reg;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire  signed [63:0] sext_ln305_fu_220_p1;
reg    squared_norm_we0_local;
reg    squared_norm_ce0_local;
reg   [79:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_block_state3_on_subcall_done;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 80'd1;
#0 grp_squash_Pipeline_1_fu_149_ap_start_reg = 1'b0;
#0 grp_squash_Pipeline_2_fu_154_ap_start_reg = 1'b0;
#0 grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_start_reg = 1'b0;
#0 grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_start_reg = 1'b0;
#0 grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_start_reg = 1'b0;
#0 grp_squash_Pipeline_6_fu_199_ap_start_reg = 1'b0;
end

process_features_squash_input_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
input_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buffer_address0),
    .ce0(input_buffer_ce0),
    .we0(input_buffer_we0),
    .d0(grp_squash_Pipeline_2_fu_154_input_buffer_d0),
    .q0(input_buffer_q0),
    .address1(input_buffer_address1),
    .ce1(input_buffer_ce1),
    .q1(input_buffer_q1)
);

process_features_squash_input_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
input_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buffer_1_address0),
    .ce0(input_buffer_1_ce0),
    .we0(input_buffer_1_we0),
    .d0(grp_squash_Pipeline_2_fu_154_input_buffer_1_d0),
    .q0(input_buffer_1_q0),
    .address1(input_buffer_1_address1),
    .ce1(input_buffer_1_ce1),
    .q1(input_buffer_1_q1)
);

process_features_squash_input_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
input_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buffer_2_address0),
    .ce0(input_buffer_2_ce0),
    .we0(input_buffer_2_we0),
    .d0(grp_squash_Pipeline_2_fu_154_input_buffer_2_d0),
    .q0(input_buffer_2_q0),
    .address1(input_buffer_2_address1),
    .ce1(input_buffer_2_ce1),
    .q1(input_buffer_2_q1)
);

process_features_squash_input_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
input_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_buffer_3_address0),
    .ce0(input_buffer_3_ce0),
    .we0(input_buffer_3_we0),
    .d0(grp_squash_Pipeline_2_fu_154_input_buffer_3_d0),
    .q0(input_buffer_3_q0),
    .address1(input_buffer_3_address1),
    .ce1(input_buffer_3_ce1),
    .q1(input_buffer_3_q1)
);

process_features_squash_output_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
output_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buffer_address0),
    .ce0(output_buffer_ce0),
    .we0(output_buffer_we0),
    .d0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_d0),
    .q0(output_buffer_q0),
    .address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_address1),
    .ce1(output_buffer_ce1),
    .we1(output_buffer_we1),
    .d1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_d1)
);

process_features_squash_output_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
output_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buffer_1_address0),
    .ce0(output_buffer_1_ce0),
    .we0(output_buffer_1_we0),
    .d0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_d0),
    .q0(output_buffer_1_q0),
    .address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_address1),
    .ce1(output_buffer_1_ce1),
    .we1(output_buffer_1_we1),
    .d1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_d1)
);

process_features_squash_output_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
output_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buffer_2_address0),
    .ce0(output_buffer_2_ce0),
    .we0(output_buffer_2_we0),
    .d0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_d0),
    .q0(output_buffer_2_q0),
    .address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_address1),
    .ce1(output_buffer_2_ce1),
    .we1(output_buffer_2_we1),
    .d1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_d1)
);

process_features_squash_output_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
output_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(output_buffer_3_address0),
    .ce0(output_buffer_3_ce0),
    .we0(output_buffer_3_we0),
    .d0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_d0),
    .q0(output_buffer_3_q0),
    .address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_address1),
    .ce1(output_buffer_3_ce1),
    .we1(output_buffer_3_we1),
    .d1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_d1)
);

process_features_squash_squared_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
squared_input_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(squared_input_address0),
    .ce0(squared_input_ce0),
    .we0(squared_input_we0),
    .d0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_d0),
    .q0(squared_input_q0),
    .address1(squared_input_address1),
    .ce1(squared_input_ce1),
    .we1(squared_input_we1),
    .d1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_d1),
    .q1(squared_input_q1)
);

process_features_squash_squared_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
squared_input_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(squared_input_1_address0),
    .ce0(squared_input_1_ce0),
    .we0(squared_input_1_we0),
    .d0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_d0),
    .q0(squared_input_1_q0),
    .address1(squared_input_1_address1),
    .ce1(squared_input_1_ce1),
    .we1(squared_input_1_we1),
    .d1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_d1),
    .q1(squared_input_1_q1)
);

process_features_squash_squared_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
squared_input_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(squared_input_2_address0),
    .ce0(squared_input_2_ce0),
    .we0(squared_input_2_we0),
    .d0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_d0),
    .q0(squared_input_2_q0),
    .address1(squared_input_2_address1),
    .ce1(squared_input_2_ce1),
    .we1(squared_input_2_we1),
    .d1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_d1),
    .q1(squared_input_2_q1)
);

process_features_squash_squared_input_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2304 ),
    .AddressWidth( 12 ))
squared_input_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(squared_input_3_address0),
    .ce0(squared_input_3_ce0),
    .we0(squared_input_3_we0),
    .d0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_d0),
    .q0(squared_input_3_q0),
    .address1(squared_input_3_address1),
    .ce1(squared_input_3_ce1),
    .we1(squared_input_3_we1),
    .d1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_d1),
    .q1(squared_input_3_q1)
);

process_features_squash_squared_norm_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
squared_norm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(squared_norm_address0),
    .ce0(squared_norm_ce0),
    .we0(squared_norm_we0),
    .d0(squared_norm_d0),
    .address1(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_address1),
    .ce1(squared_norm_ce1),
    .q1(squared_norm_q1)
);

process_features_squash_scale_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1152 ),
    .AddressWidth( 11 ))
scale_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(scale_address0),
    .ce0(scale_ce0),
    .we0(scale_we0),
    .d0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_d0),
    .q0(scale_q0)
);

process_features_squash_Pipeline_1 grp_squash_Pipeline_1_fu_149(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_squash_Pipeline_1_fu_149_ap_start),
    .ap_done(grp_squash_Pipeline_1_fu_149_ap_done),
    .ap_idle(grp_squash_Pipeline_1_fu_149_ap_idle),
    .ap_ready(grp_squash_Pipeline_1_fu_149_ap_ready),
    .squared_norm_address0(grp_squash_Pipeline_1_fu_149_squared_norm_address0),
    .squared_norm_ce0(grp_squash_Pipeline_1_fu_149_squared_norm_ce0),
    .squared_norm_we0(grp_squash_Pipeline_1_fu_149_squared_norm_we0),
    .squared_norm_d0(grp_squash_Pipeline_1_fu_149_squared_norm_d0)
);

process_features_squash_Pipeline_2 grp_squash_Pipeline_2_fu_154(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_squash_Pipeline_2_fu_154_ap_start),
    .ap_done(grp_squash_Pipeline_2_fu_154_ap_done),
    .ap_idle(grp_squash_Pipeline_2_fu_154_ap_idle),
    .ap_ready(grp_squash_Pipeline_2_fu_154_ap_ready),
    .input_buffer_3_address0(grp_squash_Pipeline_2_fu_154_input_buffer_3_address0),
    .input_buffer_3_ce0(grp_squash_Pipeline_2_fu_154_input_buffer_3_ce0),
    .input_buffer_3_we0(grp_squash_Pipeline_2_fu_154_input_buffer_3_we0),
    .input_buffer_3_d0(grp_squash_Pipeline_2_fu_154_input_buffer_3_d0),
    .input_buffer_2_address0(grp_squash_Pipeline_2_fu_154_input_buffer_2_address0),
    .input_buffer_2_ce0(grp_squash_Pipeline_2_fu_154_input_buffer_2_ce0),
    .input_buffer_2_we0(grp_squash_Pipeline_2_fu_154_input_buffer_2_we0),
    .input_buffer_2_d0(grp_squash_Pipeline_2_fu_154_input_buffer_2_d0),
    .input_buffer_1_address0(grp_squash_Pipeline_2_fu_154_input_buffer_1_address0),
    .input_buffer_1_ce0(grp_squash_Pipeline_2_fu_154_input_buffer_1_ce0),
    .input_buffer_1_we0(grp_squash_Pipeline_2_fu_154_input_buffer_1_we0),
    .input_buffer_1_d0(grp_squash_Pipeline_2_fu_154_input_buffer_1_d0),
    .input_buffer_address0(grp_squash_Pipeline_2_fu_154_input_buffer_address0),
    .input_buffer_ce0(grp_squash_Pipeline_2_fu_154_input_buffer_ce0),
    .input_buffer_we0(grp_squash_Pipeline_2_fu_154_input_buffer_we0),
    .input_buffer_d0(grp_squash_Pipeline_2_fu_154_input_buffer_d0),
    .input_r_address0(grp_squash_Pipeline_2_fu_154_input_r_address0),
    .input_r_ce0(grp_squash_Pipeline_2_fu_154_input_r_ce0),
    .input_r_q0(input_r_q0)
);

process_features_squash_Pipeline_VITIS_LOOP_272_1 grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_start),
    .ap_done(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_done),
    .ap_idle(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_idle),
    .ap_ready(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_ready),
    .squared_input_3_address0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_address0),
    .squared_input_3_ce0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_ce0),
    .squared_input_3_we0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_we0),
    .squared_input_3_d0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_d0),
    .squared_input_3_address1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_address1),
    .squared_input_3_ce1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_ce1),
    .squared_input_3_we1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_we1),
    .squared_input_3_d1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_d1),
    .squared_input_2_address0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_address0),
    .squared_input_2_ce0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_ce0),
    .squared_input_2_we0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_we0),
    .squared_input_2_d0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_d0),
    .squared_input_2_address1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_address1),
    .squared_input_2_ce1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_ce1),
    .squared_input_2_we1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_we1),
    .squared_input_2_d1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_d1),
    .squared_input_1_address0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_address0),
    .squared_input_1_ce0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_ce0),
    .squared_input_1_we0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_we0),
    .squared_input_1_d0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_d0),
    .squared_input_1_address1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_address1),
    .squared_input_1_ce1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_ce1),
    .squared_input_1_we1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_we1),
    .squared_input_1_d1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_d1),
    .squared_input_address0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_address0),
    .squared_input_ce0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_ce0),
    .squared_input_we0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_we0),
    .squared_input_d0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_d0),
    .squared_input_address1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_address1),
    .squared_input_ce1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_ce1),
    .squared_input_we1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_we1),
    .squared_input_d1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_d1),
    .input_buffer_address0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_address0),
    .input_buffer_ce0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_ce0),
    .input_buffer_q0(input_buffer_q0),
    .input_buffer_address1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_address1),
    .input_buffer_ce1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_ce1),
    .input_buffer_q1(input_buffer_q1),
    .input_buffer_1_address0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_address0),
    .input_buffer_1_ce0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_ce0),
    .input_buffer_1_q0(input_buffer_1_q0),
    .input_buffer_1_address1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_address1),
    .input_buffer_1_ce1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_ce1),
    .input_buffer_1_q1(input_buffer_1_q1),
    .input_buffer_2_address0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_address0),
    .input_buffer_2_ce0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_ce0),
    .input_buffer_2_q0(input_buffer_2_q0),
    .input_buffer_2_address1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_address1),
    .input_buffer_2_ce1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_ce1),
    .input_buffer_2_q1(input_buffer_2_q1),
    .input_buffer_3_address0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_address0),
    .input_buffer_3_ce0(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_ce0),
    .input_buffer_3_q0(input_buffer_3_q0),
    .input_buffer_3_address1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_address1),
    .input_buffer_3_ce1(grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_ce1),
    .input_buffer_3_q1(input_buffer_3_q1)
);

process_features_squash_Pipeline_VITIS_LOOP_283_3 grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_start),
    .ap_done(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_done),
    .ap_idle(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_idle),
    .ap_ready(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_ready),
    .squared_norm_address0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_address0),
    .squared_norm_ce0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_ce0),
    .squared_norm_we0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_we0),
    .squared_norm_d0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_d0),
    .squared_norm_address1(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_address1),
    .squared_norm_ce1(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_ce1),
    .squared_norm_q1(squared_norm_q1),
    .squared_input_address0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_address0),
    .squared_input_ce0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_ce0),
    .squared_input_q0(squared_input_q0),
    .squared_input_address1(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_address1),
    .squared_input_ce1(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_ce1),
    .squared_input_q1(squared_input_q1),
    .squared_input_1_address0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_address0),
    .squared_input_1_ce0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_ce0),
    .squared_input_1_q0(squared_input_1_q0),
    .squared_input_1_address1(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_address1),
    .squared_input_1_ce1(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_ce1),
    .squared_input_1_q1(squared_input_1_q1),
    .squared_input_2_address0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_address0),
    .squared_input_2_ce0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_ce0),
    .squared_input_2_q0(squared_input_2_q0),
    .squared_input_2_address1(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_address1),
    .squared_input_2_ce1(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_ce1),
    .squared_input_2_q1(squared_input_2_q1),
    .squared_input_3_address0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_address0),
    .squared_input_3_ce0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_ce0),
    .squared_input_3_q0(squared_input_3_q0),
    .squared_input_3_address1(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_address1),
    .squared_input_3_ce1(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_ce1),
    .squared_input_3_q1(squared_input_3_q1),
    .scale_address0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_address0),
    .scale_ce0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_ce0),
    .scale_we0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_we0),
    .scale_d0(grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_d0)
);

process_features_squash_Pipeline_VITIS_LOOP_296_5 grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_start),
    .ap_done(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_done),
    .ap_idle(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_idle),
    .ap_ready(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_ready),
    .output_buffer_3_address0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_address0),
    .output_buffer_3_ce0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_ce0),
    .output_buffer_3_we0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_we0),
    .output_buffer_3_d0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_d0),
    .output_buffer_3_address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_address1),
    .output_buffer_3_ce1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_ce1),
    .output_buffer_3_we1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_we1),
    .output_buffer_3_d1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_d1),
    .output_buffer_2_address0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_address0),
    .output_buffer_2_ce0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_ce0),
    .output_buffer_2_we0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_we0),
    .output_buffer_2_d0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_d0),
    .output_buffer_2_address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_address1),
    .output_buffer_2_ce1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_ce1),
    .output_buffer_2_we1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_we1),
    .output_buffer_2_d1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_d1),
    .output_buffer_1_address0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_address0),
    .output_buffer_1_ce0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_ce0),
    .output_buffer_1_we0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_we0),
    .output_buffer_1_d0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_d0),
    .output_buffer_1_address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_address1),
    .output_buffer_1_ce1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_ce1),
    .output_buffer_1_we1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_we1),
    .output_buffer_1_d1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_d1),
    .output_buffer_address0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_address0),
    .output_buffer_ce0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_ce0),
    .output_buffer_we0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_we0),
    .output_buffer_d0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_d0),
    .output_buffer_address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_address1),
    .output_buffer_ce1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_ce1),
    .output_buffer_we1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_we1),
    .output_buffer_d1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_d1),
    .scale_address0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_scale_address0),
    .scale_ce0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_scale_ce0),
    .scale_q0(scale_q0),
    .input_buffer_address0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_address0),
    .input_buffer_ce0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_ce0),
    .input_buffer_q0(input_buffer_q0),
    .input_buffer_address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_address1),
    .input_buffer_ce1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_ce1),
    .input_buffer_q1(input_buffer_q1),
    .input_buffer_1_address0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_address0),
    .input_buffer_1_ce0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_ce0),
    .input_buffer_1_q0(input_buffer_1_q0),
    .input_buffer_1_address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_address1),
    .input_buffer_1_ce1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_ce1),
    .input_buffer_1_q1(input_buffer_1_q1),
    .input_buffer_2_address0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_address0),
    .input_buffer_2_ce0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_ce0),
    .input_buffer_2_q0(input_buffer_2_q0),
    .input_buffer_2_address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_address1),
    .input_buffer_2_ce1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_ce1),
    .input_buffer_2_q1(input_buffer_2_q1),
    .input_buffer_3_address0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_address0),
    .input_buffer_3_ce0(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_ce0),
    .input_buffer_3_q0(input_buffer_3_q0),
    .input_buffer_3_address1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_address1),
    .input_buffer_3_ce1(grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_ce1),
    .input_buffer_3_q1(input_buffer_3_q1)
);

process_features_squash_Pipeline_6 grp_squash_Pipeline_6_fu_199(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_squash_Pipeline_6_fu_199_ap_start),
    .ap_done(grp_squash_Pipeline_6_fu_199_ap_done),
    .ap_idle(grp_squash_Pipeline_6_fu_199_ap_idle),
    .ap_ready(grp_squash_Pipeline_6_fu_199_ap_ready),
    .m_axi_gmem3_AWVALID(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWVALID),
    .m_axi_gmem3_AWREADY(m_axi_gmem3_AWREADY),
    .m_axi_gmem3_AWADDR(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWADDR),
    .m_axi_gmem3_AWID(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWID),
    .m_axi_gmem3_AWLEN(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWLEN),
    .m_axi_gmem3_AWSIZE(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWSIZE),
    .m_axi_gmem3_AWBURST(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWBURST),
    .m_axi_gmem3_AWLOCK(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWLOCK),
    .m_axi_gmem3_AWCACHE(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWCACHE),
    .m_axi_gmem3_AWPROT(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWPROT),
    .m_axi_gmem3_AWQOS(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWQOS),
    .m_axi_gmem3_AWREGION(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWREGION),
    .m_axi_gmem3_AWUSER(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWUSER),
    .m_axi_gmem3_WVALID(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WVALID),
    .m_axi_gmem3_WREADY(m_axi_gmem3_WREADY),
    .m_axi_gmem3_WDATA(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WDATA),
    .m_axi_gmem3_WSTRB(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WSTRB),
    .m_axi_gmem3_WLAST(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WLAST),
    .m_axi_gmem3_WID(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WID),
    .m_axi_gmem3_WUSER(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WUSER),
    .m_axi_gmem3_ARVALID(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARVALID),
    .m_axi_gmem3_ARREADY(1'b0),
    .m_axi_gmem3_ARADDR(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARADDR),
    .m_axi_gmem3_ARID(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARID),
    .m_axi_gmem3_ARLEN(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARLEN),
    .m_axi_gmem3_ARSIZE(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARSIZE),
    .m_axi_gmem3_ARBURST(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARBURST),
    .m_axi_gmem3_ARLOCK(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARLOCK),
    .m_axi_gmem3_ARCACHE(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARCACHE),
    .m_axi_gmem3_ARPROT(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARPROT),
    .m_axi_gmem3_ARQOS(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARQOS),
    .m_axi_gmem3_ARREGION(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARREGION),
    .m_axi_gmem3_ARUSER(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_ARUSER),
    .m_axi_gmem3_RVALID(1'b0),
    .m_axi_gmem3_RREADY(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_RREADY),
    .m_axi_gmem3_RDATA(512'd0),
    .m_axi_gmem3_RLAST(1'b0),
    .m_axi_gmem3_RID(1'd0),
    .m_axi_gmem3_RFIFONUM(13'd0),
    .m_axi_gmem3_RUSER(1'd0),
    .m_axi_gmem3_RRESP(2'd0),
    .m_axi_gmem3_BVALID(m_axi_gmem3_BVALID),
    .m_axi_gmem3_BREADY(grp_squash_Pipeline_6_fu_199_m_axi_gmem3_BREADY),
    .m_axi_gmem3_BRESP(m_axi_gmem3_BRESP),
    .m_axi_gmem3_BID(m_axi_gmem3_BID),
    .m_axi_gmem3_BUSER(m_axi_gmem3_BUSER),
    .sext_ln305(trunc_ln2_reg_231),
    .output_buffer_address0(grp_squash_Pipeline_6_fu_199_output_buffer_address0),
    .output_buffer_ce0(grp_squash_Pipeline_6_fu_199_output_buffer_ce0),
    .output_buffer_q0(output_buffer_q0),
    .output_buffer_1_address0(grp_squash_Pipeline_6_fu_199_output_buffer_1_address0),
    .output_buffer_1_ce0(grp_squash_Pipeline_6_fu_199_output_buffer_1_ce0),
    .output_buffer_1_q0(output_buffer_1_q0),
    .output_buffer_2_address0(grp_squash_Pipeline_6_fu_199_output_buffer_2_address0),
    .output_buffer_2_ce0(grp_squash_Pipeline_6_fu_199_output_buffer_2_ce0),
    .output_buffer_2_q0(output_buffer_2_q0),
    .output_buffer_3_address0(grp_squash_Pipeline_6_fu_199_output_buffer_3_address0),
    .output_buffer_3_ce0(grp_squash_Pipeline_6_fu_199_output_buffer_3_ce0),
    .output_buffer_3_q0(output_buffer_3_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_squash_Pipeline_1_fu_149_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_squash_Pipeline_1_fu_149_ap_start_reg <= 1'b1;
        end else if ((grp_squash_Pipeline_1_fu_149_ap_ready == 1'b1)) begin
            grp_squash_Pipeline_1_fu_149_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_squash_Pipeline_2_fu_154_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_squash_Pipeline_2_fu_154_ap_start_reg <= 1'b1;
        end else if ((grp_squash_Pipeline_2_fu_154_ap_ready == 1'b1)) begin
            grp_squash_Pipeline_2_fu_154_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_squash_Pipeline_6_fu_199_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_squash_Pipeline_6_fu_199_ap_start_reg <= 1'b1;
        end else if ((grp_squash_Pipeline_6_fu_199_ap_ready == 1'b1)) begin
            grp_squash_Pipeline_6_fu_199_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_start_reg <= 1'b1;
        end else if ((grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_ready == 1'b1)) begin
            grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_start_reg <= 1'b1;
        end else if ((grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_ready == 1'b1)) begin
            grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_start_reg <= 1'b1;
        end else if ((grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_ready == 1'b1)) begin
            grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        trunc_ln2_reg_231 <= {{output_r[63:6]}};
    end
end

always @ (*) begin
    if ((m_axi_gmem3_AWREADY == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_squash_Pipeline_6_fu_199_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state3_on_subcall_done)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

always @ (*) begin
    if ((grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem3_BVALID == 1'b0)) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state80) & (m_axi_gmem3_BVALID == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) & (m_axi_gmem3_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        gmem3_blk_n_AW = m_axi_gmem3_AWREADY;
    end else begin
        gmem3_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        gmem3_blk_n_B = m_axi_gmem3_BVALID;
    end else begin
        gmem3_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_1_address0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_1_address0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_1_address0 = grp_squash_Pipeline_2_fu_154_input_buffer_1_address0;
    end else begin
        input_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_1_address1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_1_address1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_address1;
    end else begin
        input_buffer_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_1_ce0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_1_ce0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_1_ce0 = grp_squash_Pipeline_2_fu_154_input_buffer_1_ce0;
    end else begin
        input_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_1_ce1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_1_ce1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_1_ce1;
    end else begin
        input_buffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_1_we0 = grp_squash_Pipeline_2_fu_154_input_buffer_1_we0;
    end else begin
        input_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_2_address0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_2_address0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_2_address0 = grp_squash_Pipeline_2_fu_154_input_buffer_2_address0;
    end else begin
        input_buffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_2_address1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_2_address1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_address1;
    end else begin
        input_buffer_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_2_ce0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_2_ce0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_2_ce0 = grp_squash_Pipeline_2_fu_154_input_buffer_2_ce0;
    end else begin
        input_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_2_ce1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_2_ce1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_2_ce1;
    end else begin
        input_buffer_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_2_we0 = grp_squash_Pipeline_2_fu_154_input_buffer_2_we0;
    end else begin
        input_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_3_address0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_3_address0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_3_address0 = grp_squash_Pipeline_2_fu_154_input_buffer_3_address0;
    end else begin
        input_buffer_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_3_address1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_3_address1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_address1;
    end else begin
        input_buffer_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_3_ce0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_3_ce0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_3_ce0 = grp_squash_Pipeline_2_fu_154_input_buffer_3_ce0;
    end else begin
        input_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_3_ce1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_3_ce1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_3_ce1;
    end else begin
        input_buffer_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_3_we0 = grp_squash_Pipeline_2_fu_154_input_buffer_3_we0;
    end else begin
        input_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_address0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_address0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_address0 = grp_squash_Pipeline_2_fu_154_input_buffer_address0;
    end else begin
        input_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_address1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_address1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_address1;
    end else begin
        input_buffer_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_ce0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_ce0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_ce0 = grp_squash_Pipeline_2_fu_154_input_buffer_ce0;
    end else begin
        input_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        input_buffer_ce1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_input_buffer_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_buffer_ce1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_input_buffer_ce1;
    end else begin
        input_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        input_buffer_we0 = grp_squash_Pipeline_2_fu_154_input_buffer_we0;
    end else begin
        input_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem3_AWREADY == 1'b1))) begin
        m_axi_gmem3_AWADDR = sext_ln305_fu_220_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWADDR = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWADDR;
    end else begin
        m_axi_gmem3_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWBURST = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWBURST;
    end else begin
        m_axi_gmem3_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWCACHE = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWCACHE;
    end else begin
        m_axi_gmem3_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWID = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWID;
    end else begin
        m_axi_gmem3_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem3_AWREADY == 1'b1))) begin
        m_axi_gmem3_AWLEN = 64'd576;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWLEN = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWLEN;
    end else begin
        m_axi_gmem3_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWLOCK = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWLOCK;
    end else begin
        m_axi_gmem3_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWPROT = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWPROT;
    end else begin
        m_axi_gmem3_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWQOS = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWQOS;
    end else begin
        m_axi_gmem3_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWREGION = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWREGION;
    end else begin
        m_axi_gmem3_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWSIZE = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWSIZE;
    end else begin
        m_axi_gmem3_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWUSER = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWUSER;
    end else begin
        m_axi_gmem3_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem3_AWREADY == 1'b1))) begin
        m_axi_gmem3_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_AWVALID = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_AWVALID;
    end else begin
        m_axi_gmem3_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) & (m_axi_gmem3_BVALID == 1'b1))) begin
        m_axi_gmem3_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_BREADY = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_BREADY;
    end else begin
        m_axi_gmem3_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem3_WVALID = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WVALID;
    end else begin
        m_axi_gmem3_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        output_buffer_1_address0 = grp_squash_Pipeline_6_fu_199_output_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_1_address0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_address0;
    end else begin
        output_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        output_buffer_1_ce0 = grp_squash_Pipeline_6_fu_199_output_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_1_ce0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_ce0;
    end else begin
        output_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_1_ce1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_ce1;
    end else begin
        output_buffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_1_we0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_we0;
    end else begin
        output_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_1_we1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_1_we1;
    end else begin
        output_buffer_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        output_buffer_2_address0 = grp_squash_Pipeline_6_fu_199_output_buffer_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_2_address0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_address0;
    end else begin
        output_buffer_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        output_buffer_2_ce0 = grp_squash_Pipeline_6_fu_199_output_buffer_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_2_ce0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_ce0;
    end else begin
        output_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_2_ce1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_ce1;
    end else begin
        output_buffer_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_2_we0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_we0;
    end else begin
        output_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_2_we1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_2_we1;
    end else begin
        output_buffer_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        output_buffer_3_address0 = grp_squash_Pipeline_6_fu_199_output_buffer_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_3_address0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_address0;
    end else begin
        output_buffer_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        output_buffer_3_ce0 = grp_squash_Pipeline_6_fu_199_output_buffer_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_3_ce0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_ce0;
    end else begin
        output_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_3_ce1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_ce1;
    end else begin
        output_buffer_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_3_we0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_we0;
    end else begin
        output_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_3_we1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_3_we1;
    end else begin
        output_buffer_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        output_buffer_address0 = grp_squash_Pipeline_6_fu_199_output_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_address0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_address0;
    end else begin
        output_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        output_buffer_ce0 = grp_squash_Pipeline_6_fu_199_output_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_ce0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_ce0;
    end else begin
        output_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_ce1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_ce1;
    end else begin
        output_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_we0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_we0;
    end else begin
        output_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        output_buffer_we1 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_output_buffer_we1;
    end else begin
        output_buffer_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        scale_address0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_scale_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        scale_address0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_address0;
    end else begin
        scale_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        scale_ce0 = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_scale_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        scale_ce0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_ce0;
    end else begin
        scale_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        scale_we0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_scale_we0;
    end else begin
        scale_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_1_address0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_1_address0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_address0;
    end else begin
        squared_input_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_1_address1 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_1_address1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_address1;
    end else begin
        squared_input_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_1_ce0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_1_ce0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_ce0;
    end else begin
        squared_input_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_1_ce1 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_1_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_1_ce1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_ce1;
    end else begin
        squared_input_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_1_we0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_we0;
    end else begin
        squared_input_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_1_we1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_1_we1;
    end else begin
        squared_input_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_2_address0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_2_address0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_address0;
    end else begin
        squared_input_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_2_address1 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_2_address1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_address1;
    end else begin
        squared_input_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_2_ce0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_2_ce0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_ce0;
    end else begin
        squared_input_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_2_ce1 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_2_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_2_ce1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_ce1;
    end else begin
        squared_input_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_2_we0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_we0;
    end else begin
        squared_input_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_2_we1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_2_we1;
    end else begin
        squared_input_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_3_address0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_3_address0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_address0;
    end else begin
        squared_input_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_3_address1 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_3_address1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_address1;
    end else begin
        squared_input_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_3_ce0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_3_ce0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_ce0;
    end else begin
        squared_input_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_3_ce1 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_3_ce1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_ce1;
    end else begin
        squared_input_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_3_we0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_we0;
    end else begin
        squared_input_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_3_we1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_3_we1;
    end else begin
        squared_input_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_address0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_address0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_address0;
    end else begin
        squared_input_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_address1 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_address1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_address1;
    end else begin
        squared_input_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_ce0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_ce0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_ce0;
    end else begin
        squared_input_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_input_ce1 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_input_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_ce1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_ce1;
    end else begin
        squared_input_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_we0 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_we0;
    end else begin
        squared_input_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        squared_input_we1 = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_squared_input_we1;
    end else begin
        squared_input_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_norm_address0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        squared_norm_address0 = grp_squash_Pipeline_1_fu_149_squared_norm_address0;
    end else begin
        squared_norm_address0 = 64'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_norm_ce0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        squared_norm_ce0 = grp_squash_Pipeline_1_fu_149_squared_norm_ce0;
    end else begin
        squared_norm_ce0 = squared_norm_ce0_local;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        squared_norm_ce0_local = 1'b1;
    end else begin
        squared_norm_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_norm_ce1 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_ce1;
    end else begin
        squared_norm_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_norm_d0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        squared_norm_d0 = grp_squash_Pipeline_1_fu_149_squared_norm_d0;
    end else begin
        squared_norm_d0 = 32'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        squared_norm_we0 = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_squared_norm_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        squared_norm_we0 = grp_squash_Pipeline_1_fu_149_squared_norm_we0;
    end else begin
        squared_norm_we0 = squared_norm_we0_local;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        squared_norm_we0_local = 1'b1;
    end else begin
        squared_norm_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_on_subcall_done) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem3_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_squash_Pipeline_6_fu_199_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            if (((1'b1 == ap_CS_fsm_state80) & (m_axi_gmem3_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state3_on_subcall_done = ((grp_squash_Pipeline_2_fu_154_ap_done == 1'b0) | (grp_squash_Pipeline_1_fu_149_ap_done == 1'b0));
end

assign grp_squash_Pipeline_1_fu_149_ap_start = grp_squash_Pipeline_1_fu_149_ap_start_reg;

assign grp_squash_Pipeline_2_fu_154_ap_start = grp_squash_Pipeline_2_fu_154_ap_start_reg;

assign grp_squash_Pipeline_6_fu_199_ap_start = grp_squash_Pipeline_6_fu_199_ap_start_reg;

assign grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_start = grp_squash_Pipeline_VITIS_LOOP_272_1_fu_164_ap_start_reg;

assign grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_start = grp_squash_Pipeline_VITIS_LOOP_283_3_fu_176_ap_start_reg;

assign grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_start = grp_squash_Pipeline_VITIS_LOOP_296_5_fu_186_ap_start_reg;

assign input_r_address0 = grp_squash_Pipeline_2_fu_154_input_r_address0;

assign input_r_ce0 = grp_squash_Pipeline_2_fu_154_input_r_ce0;

assign m_axi_gmem3_ARADDR = 64'd0;

assign m_axi_gmem3_ARBURST = 2'd0;

assign m_axi_gmem3_ARCACHE = 4'd0;

assign m_axi_gmem3_ARID = 1'd0;

assign m_axi_gmem3_ARLEN = 32'd0;

assign m_axi_gmem3_ARLOCK = 2'd0;

assign m_axi_gmem3_ARPROT = 3'd0;

assign m_axi_gmem3_ARQOS = 4'd0;

assign m_axi_gmem3_ARREGION = 4'd0;

assign m_axi_gmem3_ARSIZE = 3'd0;

assign m_axi_gmem3_ARUSER = 1'd0;

assign m_axi_gmem3_ARVALID = 1'b0;

assign m_axi_gmem3_RREADY = 1'b0;

assign m_axi_gmem3_WDATA = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WDATA;

assign m_axi_gmem3_WID = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WID;

assign m_axi_gmem3_WLAST = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WLAST;

assign m_axi_gmem3_WSTRB = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WSTRB;

assign m_axi_gmem3_WUSER = grp_squash_Pipeline_6_fu_199_m_axi_gmem3_WUSER;

assign sext_ln305_fu_220_p1 = trunc_ln2_fu_210_p4;

assign trunc_ln2_fu_210_p4 = {{output_r[63:6]}};

endmodule //process_features_squash
