$date
	Sat Oct 22 19:53:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#102322
b11000 &
b11000 %
1$
b11000 !
1"
#102323
0"
#102326
b1100 &
b1100 %
#102330
b110 &
b110 %
#102334
b11 &
b11 %
#102338
b1010 &
b1010 %
#102342
b101 &
b101 %
#102346
b10000 &
b10000 %
#102350
b1000 &
b1000 %
#102354
b100 &
b100 %
#102358
b10 &
b10 %
#102362
b1 &
b1 %
1#
#102366
b0 &
0#
b0 %
0$
#1125239
b11 !
1"
#1125242
b11 &
b11 %
1$
#1125243
0"
#1125246
b1010 &
b1010 %
#1125250
b101 &
b101 %
#1125254
b10000 &
b10000 %
#1125258
b1000 &
b1000 %
#1125262
b100 &
b100 %
#1125266
b10 &
b10 %
#1125270
b1 &
1#
b1 %
#1125274
b0 &
b0 %
0#
0$
#2101482
b1110 &
b1110 %
1$
b1110 !
1"
#2101483
0"
#2101486
b111 &
b111 %
#2101490
b10110 &
b10110 %
#2101494
b1011 &
b1011 %
#2101498
b100010 &
b100010 %
#2101502
b10001 &
b10001 %
#2101506
b110100 &
b110100 %
#2101510
b11010 &
b11010 %
#2101514
b1101 &
b1101 %
#2101518
b101000 &
b101000 %
#2101522
b10100 &
b10100 %
#2101526
b1010 &
b1010 %
#2101530
b101 &
b101 %
#2101534
b10000 &
b10000 %
#2101538
b1000 &
b1000 %
#2101542
b100 &
b100 %
#2101546
b10 &
b10 %
#2101550
b1 &
1#
b1 %
#2101554
b0 &
b0 %
0#
0$
#4500012
