---
layout: post
title: 硬件控制
category: flyos
tag: nymph
---

### 实模式
#### Stage1
1. `org` 偏移指令其实不是必要的.

2. DAP (磁盘地址数据包 Disk Address Packet)
  DAP 是基于绝对扇区地址的, 因此利用 DAP, Int13H 可以轻松地逾
  越 1024 柱面的限制, 因为它根本就不需要 CHS 的概念.
  DAP 的结构如下:

  ```
  struct DiskAddressPacket {
  	BYTE PacketSize;    // 数据包尺寸(16字节, ==0x10)
  	BYTE Reserved;      // ==0
  	WORD BlockCount;    // 要传输的数据块个数(以扇区为单位)
  	DWORD BufferAddr;   // 传输缓冲地址(segment:offset, 
  						// 在内存中为offset在低地址如166b:400
  						// 在内存中为：00 04 6b 16)
  	QWORD BlockNum;     // 磁盘起始绝对块地址（即LBA地址）
  };
  ```

#### Stage2
1. 查看 MBR 中的分区表
```
▶ xxd -u -a -g 1 -c 16 -s +446 -l 64 hdd.img
000001be: 80 00 21 02 0C 0F 3F 63 00 08 00 00 C0 81 01 00  ..!...?c........
000001ce: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................
000001de: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................
000001ee: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................
```
可以看到只有一个分区, 对于这16字节, 前8个字节是 CHS 格式的首位扇区的记录. 我们关心后 8 个字节. 其中前 4 字节是 LBA 格式起始扇区地址, 为 `0x0:0x800` 即2048 扇区. 后 4 字节是第一分区所占用的扇区数, 为 `0x181c0`, 即 98752. 这两个值与 fdisk 显示出来的信息是一致的(start扇区为2048, end扇区为100799)

2. FAT 文件系统的 Boot Record (BPB结构)
The boot record occupies one sector, and is always placed in logical sector number zero of the "partition". If the media is not divided into partitions, then this is the beginning of the media. This is the easiest sector on the partition for the computer to locate when it is loaded. If the storage media is partitioned (such as a hard disk), then the beginning of the actual media contains an `MBR (x86)` or other form of partition information. In this case each partition's first sector holds a `Volume Boot Record`(VBR).

如上所述, 如果有分区, 分区的第一个扇区通常就是 VBR. VBR 开头部分就是一个 BPB(BIOS Parameter Block) 结构, 包含了该分区文件系统的所有信息. 
ref: https://wiki.osdev.org/FAT#BPB_.28BIOS_Parameter_Block.29
FAT分区的第一个扇区物理地址为: 2048 * 512 = 0x100000, 计算机存储单元为Byte, 所以 W95 FAT32 文件系统的其实在前面空出了 1M 空间给bootloader及相关系统加载任务使用!

```
▶ xxd -u -a -g 1 -c 16 -s +0x100000 -l 512  hdd.img
00100000: EB 58 90 6D 6B 66 73 2E 66 61 74 00 02 01 20 00  .X.mkfs.fat... .
00100010: 02 00 00 00 00 F8 00 00 20 00 40 00 00 00 00 00  ........ .@.....
00100020: C0 81 01 00 F8 02 00 00 00 00 00 00 02 00 00 00  ................
00100030: 01 00 06 00 00 00 00 00 00 00 00 00 00 00 00 00  ................
00100040: 80 00 29 37 A5 6C AB 4E 4F 20 4E 41 4D 45 20 20  ..)7.l.NO NAME  
00100050: 20 20 46 41 54 33 32 20 20 20 0E 1F BE 77 7C AC    FAT32   ...w|.
00100060: 22 C0 74 0B 56 B4 0E BB 07 00 CD 10 5E EB F0 32  ".t.V.......^..2
00100070: E4 CD 16 CD 19 EB FE 54 68 69 73 20 69 73 20 6E  .......This is n
00100080: 6F 74 20 61 20 62 6F 6F 74 61 62 6C 65 20 64 69  ot a bootable di
00100090: 73 6B 2E 20 20 50 6C 65 61 73 65 20 69 6E 73 65  sk.  Please inse
001000a0: 72 74 20 61 20 62 6F 6F 74 61 62 6C 65 20 66 6C  rt a bootable fl
001000b0: 6F 70 70 79 20 61 6E 64 0D 0A 70 72 65 73 73 20  oppy and..press 
001000c0: 61 6E 79 20 6B 65 79 20 74 6F 20 74 72 79 20 61  any key to try a
001000d0: 67 61 69 6E 20 2E 2E 2E 20 0D 0A 00 00 00 00 00  gain ... .......
001000e0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................
*
001001f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 55 AA  ..............U.
```

3. 根目录区
在FAT32文件系统中，根目录的位置不再硬性地固定，可以存储在分区内可寻址的任意簇内，不过通常根目录是最早建立的(格式化就生成了)目录表。
所以，我们看到的情况基本上都是根目录首簇紧邻FAT2，占簇区顺序上的第1个簇（即2号簇）。
同时，FAT32文件系统将根目录当做普通的数据文件来看，所有没有了目录项数的限制，在需要的时候可以分配空簇，存储更多的目录项。

`根目录起始扇区 = 保留扇区数 + 一个FAT的扇区数 × FAT表个数 + (起始簇号-2) x 每簇的扇区数 + 分区起始扇区`
通常这个起始簇号为 2.
所以在我的 hdd.img 中, 根目录起始扇区=32 + 0 + 760 * 2 + (2-2) * 1 + 2048 = 3600

```
▶ xxd -u -a -g 1 -c 16 -s +0x1c2000 -l 512  hdd.img  
001c2000: 41 73 00 74 00 61 00 67 00 65 00 0F 00 B5 31 00  As.t.a.g.e....1.
001c2010: 2E 00 62 00 69 00 6E 00 00 00 00 00 FF FF FF FF  ..b.i.n.........
001c2020: 53 54 41 47 45 31 20 20 42 49 4E 20 00 64 CF 69  STAGE1  BIN .d.i
001c2030: BA 4C BA 4C 00 00 CF 69 BA 4C 04 00 BE 01 00 00  .L.L...i.L......
001c2040: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................
*
001c21f0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................
```

4. FAT
FAT 32 uses 28 bits to address the clusters on the disk. Yes, that is right. FAT 32 only uses 28 of its 32 bits. The highest 4 bits are reserved. This means that they should be ignored when read and unchanged when written. Besides this small detail, extracting a value from a 32 bit FAT is almost identical to the same operation on a 16 bit FAT:
```
unsigned char FAT_table[sector_size];
unsigned int fat_offset = active_cluster * 4;
unsigned int fat_sector = first_fat_sector + (fat_offset / sector_size);
unsigned int ent_offset = fat_offset % sector_size;
 
//at this point you need to read from sector "fat_sector" on the disk into "FAT_table".
 
//remember to ignore the high 4 bits.
unsigned int table_value = *(unsigned int*)&FAT_table[ent_offset] & 0x0FFFFFFF;
 
//the variable "table_value" now has the information you need about the next cluster in the chain.
```
If "table_value" is greater than or equal to (>=) 0x0FFFFFF8 then there are no more clusters in the chain. This means that the whole file has been read. If "table_value" equals (==) 0x0FFFFFF7 then this cluster has been marked as "bad". "Bad" clusters are prone to errors and should be avoided. If "table_value" is not one of the above cases then it is the cluster number of the next cluster in the file.


### 保护模式
nymph 在 stage1 和 stage2 只是做了简单的将 kernel.bin 从磁盘读到内存的工作. 其中 stage1 相当于是一个 booter, stage2 相当于是一个 loader.  
加载完毕 kernel.bin, 跳入 kernel 中执行, 实际是跳到了 0x600:0x0 执行 kernel 代码. 由于使用了 ld script, 0x600:0x0 处开始的是 boot_16.cpp 中的 rm_start.  
**注意**: 由于在 64 位环境下交叉编译, 编译目标有低位代码存在, 如果不在交叉编译环境下进行编译, 0x600:0x0 开始处会被写入别的其他代码, 而 rm_start 会被对齐到下一个 512 字节处导致错误. `详细后面再探究gcc编译选项`  

#### __attribute__ 机制
`__attribute__`关键字主要是用来在函数或数据声明中设置其属性。给函数赋予属性的主要目的在于让编译器进行优化。GNU CC需要使用 –Wall编译器来击活该功能.  

```
__attribute__语法格式为：
__attribute__ ((attribute-list))

其位置约束：放于声明的尾部“；”之前
```
一些常见的属性:  
1. packed: 使用该属性可以使得变量或者结构体成员使用最小的对齐方式，即对变量是一字节对齐，对域（field）是位对齐
2. __mode__: These allow you to explicitly specify a size for a type without depending on compiler or machine semantics, such as the size of 'long' or 'int'.  
```
QI: An integer that is as wide as the smallest addressable unit, usually 8 bits.
HI: An integer, twice as wide as a QI mode integer, usually 16 bits.
SI: An integer, four times as wide as a QI mode integer, usually 32 bits.
DI: An integer, eight times as wide as a QI mode integer, usually 64 bits.
SF: A floating point value, as wide as a SI mode integer, usually 32 bits.
DF: A floating point value, as wide as a DI mode integer, usually 64 bits.
```

#### cpp 嵌入汇编
```
__asm__ __volatile__(汇编语句模板 : 输出部分 : 输入部分 : 破坏描述部分);
```
1. C表达式/变量按照在输出部分和输入部分出现的顺序分别与指令操作数“%0”，“%1”等对应  
2. 每个表达式前面有一个用双引号括起来的字符串，字符串的内容是对该操作数的约束
3. 常见约束:
```
"=r": = 号表示 write-only, r 表示表达式可以放入任意一个通用寄存器进行操作.
"a": 默认不带符号, 表示 `read-only`. 表达式放入 rax/eax/ax/al 等
"m": 以内存形式进行操作
"rm": 联合起来表示将表达式以内存或者寄存器的方式进行操作
"+r" + 表示可读可写
```
4. 输出部分, 表示指令执行完毕后, 会把输出部分放回到对应的表达式(变量)中. 输入部分, 表示表达式只提供值输入, 所以输入部分的约束条件为 read-only, 不能使用 '=', '+'符号.
5. `__volatile__`是GCC关键字volatile的宏定义：
   `#define __volatile__ volatile`
   `__volatile__`或`volatile`是可选的。如果不想让GCC的优化改动你的内嵌汇编代码，你最好在前面都加上`__volatile__`。
6. C/C++编译选项中, 可以指定`-masm=intel`来使用intel格式的内嵌汇编
7. 关于"破坏描述部分", 主要用于告知gcc不存在于输入部分和输出部分中的, 但在嵌入汇编指令中会被改变的寄存器名(如: edi), 内存(memory). 这样的话, 对于寄存器, gcc会避免执行汇编指令时随机选中它, 进行覆盖导致意外问题; 对于内存, 由于声明了会被修改, 那么在这个内嵌汇编之后, 如果需要使用这个内存处的内容, 就会直接到这个内存处重新读取, 而不是使用被存放在寄存器中的拷贝

举例:

```cpp
__asm__("mov %0, %1" : "=r"(result) : "m"(input));

// 模板部分, 按顺序对应 %0->result, %1->input
// 输出部分, "r"表示result将放入任意寄存器, "="表示只写, 
//  最后寄存器的值会被写会result变量.
// 输入部分, 只读, "m"表示直接从内存中读取
```



ref: http://abcdxyzk.github.io/blog/2013/08/15/assembly-base-4/

#### 描述符表(Descriptor Table)
In the Intel Architecture, and more precisely in protected mode, most of the memory management(MM) and Interrupt Service Routines(ISR) are **controlled** through tables of descriptors. Each descriptor stores information about a single object (e.g. a service routine, a task, a chunk of code or data, whatever) the CPU might need at some time. If you try, for instance, to load a new value into a segment register, the CPU needs to perform safety and access control checks to see whether you're actually entitled to access that specific memory area. Once the checks are performed, useful values (such as the lowest and highest addresses) are cached in invisible registers of the CPU.

Intel定义了3种类型的表: IDT, GDT, LDT. 每个表将自身以`(size, linear_addr)` 方式调用 LIDT, LGDT, LLDT 指令告知CPU.

对于 *DT 的设置有以下流程:
1. Disable interrupts
2. Filling the table
3. Telling the CPU where the table stands.   
使用 LIDT, LGDT, LLDT 指令. 这里由于需要用到的是线性地址, 根据 MMU 当前的模式设置, 处理方式有所不同
4. Reload segment registers
```
rm_main:
   ; Reload CS register containing code selector:
   JMP   0x08:pm_main; 0x08 points at the new code selector
pm_main:
   ; Reload data segment registers:
   MOV   AX, 0x10 ; 0x10 points at the new data selector
   MOV   DS, AX
   MOV   ES, AX
   MOV   FS, AX
   MOV   GS, AX
   MOV   SS, AX
   RET

;If you interpreted the 0x08 that is loaded in cs, it will be in binary:
;0000000000001     0         00
;index 1 (code)   GDT    privileged
;
;and the 0x10 that is loaded in ds, ss, ... :
;0000000000010     0         00
;index 2 (data)   GDT    privileged
;
;So, 0x08 is the first segment we've declared for GDT, 0x10 is the second one.
```

ref: https://files.osdev.org/mirrors/geezer/os/pm.htm
ref: https://wiki.osdev.org/GDT_Tutorial


### 中断
Step by step, now that you've grabbed the whole thing and know what's to be done:

* Make space for the interrupt descriptor table
* Tell the CPU where that space is (see GDT Tutorial: lidt works the very same way as lgdt)
* Tell the PIC that you no longer want to use the BIOS defaults (see Programming the PIC chips)
* Write a couple of ISR handlers (see Interrupt Service Routines) for both IRQs and exceptions
* Put the addresses of the ISR handlers in the appropriate descriptors (in Interrupt Descriptor Table)
* Enable all supported interrupts in the IRQ mask (of the PIC)

### 中断类别

excs

irqs

syscalls

在Linux系统中, 上述的三种类型中断描述符统一使用**中断门**实现(type=0xE). nymph与此相同. 其中syscalls类型中断门描述符的DPL=3, 可以给ring3进行访问!

```
The INT instruction

The x86 CPU supports 256 interrupt vectors. Different hardware conditions produce interrupts through different vectors. The kernel can tell why the interrupt occured by noting the vector. The vector refers to an descriptor in the IDT. The CPU's IDTR register holds the (virtual) base address of the IDT. Each descriptor contains a segment selector, an offset in that segment, and a DPL.

The INT instruction takes the following steps (these will be similar to all interrupts and faults, though there are slight differences):

1. decide the vector number, in this case it's the 0x40 in `int 0x40`.
2. fetch the interrupt descriptor for vector 0x40 from the IDT. the CPU finds it by taking the 0x40'th 8-byte entry starting at the physical address that the IDTR CPU register points to.
3. check that CPL <= DPL in the descriptor (but only if INT instruction).
4. save ESP and SS in a CPU-internal register (but only if target segment selector's PL < CPL).
5. load SS and ESP from TSS ("")
6. push user SS ("")
7. push user ESP ("")
8. push user EFLAGS
9. push user CS
10. push user EIP
11. clear some EFLAGS bits
12. set CS and EIP from IDT descriptor's segment selector and offset

INT is a complex instruction. Does it really need to take all those steps? Why not let the kernel interrupt handler do some of them? For example, why does INT need to save the SS and ESP?

xv6 set up the IDT in tvinit() (sheet 29) and set the IDTR in idtinit(); SETGATE is on sheet 09. switchuvm() (sheet 17) specified the SS and ESP in the TSS. print idt[0x40] to see how the IDT is set up to handle vector `0x40`.
```

ref: https://pdos.csail.mit.edu/6.828/2011/lec/l-interrupt.html

### 特权级变换下的中断

The processor saves the following state when an interrupt or exception occurs (see *Intel 64 and IA-32 Architectures Software Developer’s Manual Volume 3 (3A, 3B & 3C): System Programming Guide*, 6.12.1.) :

- If the DPL (destination privilege level) is equal to the CPL (current privilege level), then the following registers and possibly an error code is pushed to the current stack before control is handed to the interrupt handler:

  ```
  EFLAGS, CS, EIP
  ```

- If on the other hand the DPL is lower than the CPL, then *additionally to the above registers* the `SS` and `ESP` registers are pushed onto another stack (specified in the TSS).

Since the processor must enable the operating system to restore the state of the interrupted process, it's impossible for the processor to change any other than the above registers on its own. Thus `CR3`is **not** changed.

An implication of this is that the code for the interrupt handler must be accessible in every virtual address space in which an interrupt may occur. Because of that, and because such a handler usually calls additional code from the kernel, most kernels map a good portion of their own code and data into the address space of every process, reducing the available memory space for each process. Usually this mapping is established at the "upper end" of the addressable memory space, around 3GB.



### 总结下CR0-CR4的作用

x86/x86_64 CPU中提供了控制寄存器(CRx)，来决定CPU的操作模式和当前执行任务的属性。这些寄存器在32位模式下是32bit，在64位模式中，控制寄存器扩展为64位。

* CR0 是系统内的控制寄存器之一。控制寄存器是一些特殊的寄存器，它们可以控制CPU的一些重要特性。
  ​     0位是**保护允许位**PE(Protedted Enable)，用于启动保护模式，如果PE位置1，则保护模式启动，如果PE=0，则在实模式下运行。
  ​     1 位是监控协处理位MP(Moniter coprocessor)，它与第3位一起决定：当TS=1时操作码WAIT是否产生一个“协处理器不能使用”的出错信号。第3位是任务转换位(Task Switch)，当一个任务转换完成之后，自动将它置1。随着TS=1，就不能使用协处理器。
  ​     CR0的第2位是模拟协处理器位 EM (Emulate coprocessor)，如果EM=1，则不能使用协处理器，如果EM=0，则允许使用协处理器。
  ​     第4位是微处理器的扩展类型位 ET(Processor Extension Type)，其内保存着处理器扩展类型的信息，如果ET=0，则标识系统使用的是287协处理器，如果 ET=1，则表示系统使用的是387浮点协处理器。
  ​     CR0的第16位是写保护未即WP位(486系列之后)，只要将这一位置0就可以禁用写保护，置1则可将其恢复。写保护意思是即使CPL为0, 也无法对read-only页进行写操作. 一般会关闭写保护

  ​     CR0的第31位是**分页允许位**(Paging Enable)，它表示芯片上的分页部件是否允许工作。

* CR1是未定义的控制寄存器，供将来的处理器使用。

* CR2是**页故障线性地址**寄存器，保存最后一次出现页故障的全32位线性地址。

* CR3是**页目录基址**寄存器，保存页目录表的物理地址，页目录表总是放在以4K字节为单位的存储器边界上，因此，它的地址的低12位总为0，不起作用，即使写上内容，也不会被理会。

* CR4在Pentium系列（包括486的后期版本）处理器中才实现，它处理的事务包括诸如何时启用虚拟8086模式等

ref: https://en.wikipedia.org/wiki/Control_register



### 关于long mode, compatibility mode

> In the x86-64 computer architecture, **long mode** is the mode where a 64-bit operating system can access 64-bit instructions and registers. 64-bit programs are run in a sub-mode called 64-bit mode, while 32-bit programs and 16-bit protected mode programs are executed in a sub-mode called **compatibility mode**. Real mode or virtual 8086 mode programs cannot be natively run in long mode.

64bit-mode == long mode