(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (StartBool_2 Bool) (Start_16 (_ BitVec 8)) (Start_1 (_ BitVec 8)) (Start_6 (_ BitVec 8)) (Start_15 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (StartBool_1 Bool) (Start_2 (_ BitVec 8)) (Start_14 (_ BitVec 8)) (Start_4 (_ BitVec 8)) (Start_8 (_ BitVec 8)) (Start_9 (_ BitVec 8)) (Start_13 (_ BitVec 8)) (Start_17 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (Start_5 (_ BitVec 8)) (Start_12 (_ BitVec 8)) (Start_11 (_ BitVec 8)) (Start_10 (_ BitVec 8)))
  ((Start (_ BitVec 8) (x (bvnot Start) (bvor Start_1 Start_1) (bvmul Start Start) (bvurem Start_1 Start_2) (bvshl Start_2 Start) (ite StartBool Start Start)))
   (StartBool Bool (false (and StartBool_1 StartBool_1) (or StartBool_2 StartBool_2)))
   (StartBool_2 Bool (true (and StartBool StartBool_2) (or StartBool_2 StartBool_2) (bvult Start_14 Start_15)))
   (Start_16 (_ BitVec 8) (x #b00000001 y #b10100101 (bvnot Start_15) (bvneg Start_6) (bvand Start_1 Start_5) (bvor Start_12 Start_4) (bvmul Start_2 Start_9) (bvudiv Start_11 Start_16) (bvshl Start_13 Start_3) (bvlshr Start_17 Start)))
   (Start_1 (_ BitVec 8) (y (bvnot Start_11) (bvand Start_16 Start_15) (bvor Start_6 Start_6) (bvadd Start_2 Start_7) (bvmul Start_6 Start_6) (bvudiv Start_15 Start_12) (bvurem Start_7 Start_17)))
   (Start_6 (_ BitVec 8) (#b10100101 (bvneg Start_4) (bvor Start_13 Start_6) (bvurem Start_11 Start_6) (bvshl Start_15 Start_7) (bvlshr Start_4 Start_4)))
   (Start_15 (_ BitVec 8) (#b00000001 (bvneg Start_2) (bvor Start_7 Start_4) (bvadd Start_1 Start_11) (bvmul Start_9 Start_8) (bvurem Start_9 Start_3) (bvshl Start_5 Start_6) (ite StartBool Start_2 Start_15)))
   (Start_3 (_ BitVec 8) (#b00000001 (bvnot Start) (bvneg Start_6) (bvand Start_10 Start_9) (bvudiv Start_9 Start_4) (bvshl Start_14 Start_8) (bvlshr Start_11 Start_4) (ite StartBool Start_13 Start_3)))
   (StartBool_1 Bool (false (not StartBool_1) (bvult Start_7 Start_7)))
   (Start_2 (_ BitVec 8) (#b00000000 (bvnot Start) (bvneg Start_3) (bvand Start_2 Start_3) (bvor Start_4 Start_2) (bvadd Start Start_5) (bvmul Start_5 Start_2) (bvudiv Start_1 Start_3) (bvshl Start Start_1)))
   (Start_14 (_ BitVec 8) (#b00000001 x y #b00000000 (bvand Start_4 Start_7) (bvor Start_2 Start_7) (bvadd Start_3 Start_7) (bvurem Start_11 Start_6) (bvlshr Start_7 Start_1)))
   (Start_4 (_ BitVec 8) (y (bvnot Start) (bvand Start_6 Start) (bvor Start_7 Start_8) (bvmul Start_6 Start_8) (bvurem Start_8 Start_5)))
   (Start_8 (_ BitVec 8) (y x (bvor Start_3 Start_1) (bvmul Start_1 Start_3) (bvudiv Start_6 Start_7) (bvurem Start_9 Start_1) (bvlshr Start_3 Start_2)))
   (Start_9 (_ BitVec 8) (y (bvudiv Start_4 Start_1) (bvurem Start_9 Start_9)))
   (Start_13 (_ BitVec 8) (#b00000001 (bvneg Start_5) (bvadd Start_12 Start_5) (bvmul Start_11 Start) (bvudiv Start_1 Start_3) (bvshl Start_9 Start)))
   (Start_17 (_ BitVec 8) (#b00000000 #b10100101 (bvnot Start_14) (bvneg Start_2) (bvmul Start_3 Start_2) (bvudiv Start_11 Start_12) (bvshl Start_15 Start) (bvlshr Start_2 Start_16)))
   (Start_7 (_ BitVec 8) (#b10100101 x y (bvneg Start_1) (bvand Start_2 Start_2) (bvadd Start_10 Start_11) (bvurem Start_8 Start_8) (bvlshr Start_12 Start_3) (ite StartBool_1 Start_8 Start_4)))
   (Start_5 (_ BitVec 8) (#b00000001 (bvneg Start_3) (bvand Start_4 Start_2) (bvadd Start_5 Start_2) (bvurem Start_4 Start_1) (bvlshr Start Start_4)))
   (Start_12 (_ BitVec 8) (x #b00000001 (bvand Start_3 Start_5) (bvadd Start Start_11) (bvudiv Start_7 Start_5) (bvurem Start_4 Start_8) (bvshl Start_9 Start_8) (bvlshr Start_3 Start_4) (ite StartBool Start_12 Start_2)))
   (Start_11 (_ BitVec 8) (x (bvneg Start_13) (bvand Start_2 Start_14) (bvor Start_6 Start_5) (bvadd Start_1 Start_8) (bvmul Start_1 Start_9) (bvurem Start_8 Start_8)))
   (Start_10 (_ BitVec 8) (#b00000001 (bvnot Start_11) (bvneg Start_7) (bvadd Start_15 Start_1) (bvlshr Start_3 Start)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvshl (bvurem #b00000000 x) #b00000001)))

(check-synth)
