|led_text
clk => led[0]~reg0.CLK
clk => led[1]~reg0.CLK
clk => led[2]~reg0.CLK
clk => led[3]~reg0.CLK
clk => cnt_250ms[0].CLK
clk => cnt_250ms[1].CLK
clk => cnt_250ms[2].CLK
clk => cnt_250ms[3].CLK
rst_n => led[0]~reg0.PRESET
rst_n => led[1]~reg0.ACLR
rst_n => led[2]~reg0.ACLR
rst_n => led[3]~reg0.ACLR
rst_n => cnt_250ms[0].ACLR
rst_n => cnt_250ms[1].ACLR
rst_n => cnt_250ms[2].ACLR
rst_n => cnt_250ms[3].ACLR
led[0] <= led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[2] <= led[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[3] <= led[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


