#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 20 21:05:25 2022
# Process ID: 37116
# Current directory: /home/depjo/Descargas/SoC_project/build/gateware
# Command line: vivado -mode batch -source top.tcl
# Log file: /home/depjo/Descargas/SoC_project/build/gateware/vivado.log
# Journal file: /home/depjo/Descargas/SoC_project/build/gateware/vivado.jou
#-----------------------------------------------------------
source top.tcl
# create_project -force -name top -part xc7a100t-CSG324-1
# set_msg_config -id {Common 17-55} -new_severity {Warning}
# read_verilog {/home/depjo/Descargas/SoC_project/module/Verilog/servomotor/servomotor.v}
# read_verilog {/home/depjo/Descargas/SoC_project/module/Verilog/ultrasonido/ultrasonido.v}
# read_verilog {/home/depjo/Descargas/SoC_project/module/Verilog/ultrasonido/divFreq.v}
# read_verilog {/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v}
# read_verilog {/home/depjo/Descargas/SoC_project/build/gateware/top.v}
# read_xdc top.xdc
# set_property PROCESSING_ORDER EARLY [get_files top.xdc]
# synth_design -directive default -top top -part xc7a100t-CSG324-1
Command: synth_design -directive default -top top -part xc7a100t-CSG324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 37258 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1874.867 ; gain = 202.688 ; free physical = 591 ; free virtual = 8748
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/depjo/Descargas/SoC_project/build/gateware/top.v:20]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:796]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:796]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:797]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:797]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:798]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:798]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:799]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:799]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:801]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:801]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:802]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:802]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:804]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:804]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:805]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:805]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:807]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:807]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:808]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:808]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:810]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:810]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:811]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:811]
INFO: [Synth 8-3876] $readmem data file 'top_rom.init' is read successfully [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2809]
INFO: [Synth 8-3876] $readmem data file 'top_sram.init' is read successfully [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2824]
INFO: [Synth 8-3876] $readmem data file 'top_main_ram.init' is read successfully [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2847]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:1056]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2205]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2266]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2275]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2284]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2293]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2302]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2325]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2347]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2415]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2483]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2495]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2507]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2519]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2528]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2583]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2625]
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2645]
INFO: [Synth 8-6157] synthesizing module 'servomotor' [/home/depjo/Descargas/SoC_project/module/Verilog/servomotor/servomotor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'servomotor' (1#1) [/home/depjo/Descargas/SoC_project/module/Verilog/servomotor/servomotor.v:23]
INFO: [Synth 8-6157] synthesizing module 'ultrasonido' [/home/depjo/Descargas/SoC_project/module/Verilog/ultrasonido/ultrasonido.v:23]
	Parameter Start bound to: 0 - type: integer 
	Parameter Pulse bound to: 1 - type: integer 
	Parameter Echo bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/depjo/Descargas/SoC_project/module/Verilog/ultrasonido/ultrasonido.v:45]
INFO: [Synth 8-6157] synthesizing module 'divFreq' [/home/depjo/Descargas/SoC_project/module/Verilog/ultrasonido/divFreq.v:23]
INFO: [Synth 8-6155] done synthesizing module 'divFreq' (2#1) [/home/depjo/Descargas/SoC_project/module/Verilog/ultrasonido/divFreq.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ultrasonido' (3#1) [/home/depjo/Descargas/SoC_project/module/Verilog/ultrasonido/ultrasonido.v:23]
INFO: [Synth 8-6157] synthesizing module 'VexRiscv' [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:7]
	Parameter ShiftCtrlEnum_DISABLE_1 bound to: 2'b00 
	Parameter ShiftCtrlEnum_SLL_1 bound to: 2'b01 
	Parameter ShiftCtrlEnum_SRL_1 bound to: 2'b10 
	Parameter ShiftCtrlEnum_SRA_1 bound to: 2'b11 
	Parameter EnvCtrlEnum_NONE bound to: 2'b00 
	Parameter EnvCtrlEnum_XRET bound to: 2'b01 
	Parameter EnvCtrlEnum_ECALL bound to: 2'b10 
	Parameter BranchCtrlEnum_INC bound to: 2'b00 
	Parameter BranchCtrlEnum_B bound to: 2'b01 
	Parameter BranchCtrlEnum_JAL bound to: 2'b10 
	Parameter BranchCtrlEnum_JALR bound to: 2'b11 
	Parameter AluBitwiseCtrlEnum_XOR_1 bound to: 2'b00 
	Parameter AluBitwiseCtrlEnum_OR_1 bound to: 2'b01 
	Parameter AluBitwiseCtrlEnum_AND_1 bound to: 2'b10 
	Parameter Src2CtrlEnum_RS bound to: 2'b00 
	Parameter Src2CtrlEnum_IMI bound to: 2'b01 
	Parameter Src2CtrlEnum_IMS bound to: 2'b10 
	Parameter Src2CtrlEnum_PC bound to: 2'b11 
	Parameter AluCtrlEnum_ADD_SUB bound to: 2'b00 
	Parameter AluCtrlEnum_SLT_SLTU bound to: 2'b01 
	Parameter AluCtrlEnum_BITWISE bound to: 2'b10 
	Parameter Src1CtrlEnum_RS bound to: 2'b00 
	Parameter Src1CtrlEnum_IMU bound to: 2'b01 
	Parameter Src1CtrlEnum_PC_INCREMENT bound to: 2'b10 
	Parameter Src1CtrlEnum_URS1 bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1320]
INFO: [Synth 8-6157] synthesizing module 'InstructionCache' [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5981]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6087]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6088]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_isIoAccess_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6259]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowRead_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6261]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_allowWrite_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6262]
WARNING: [Synth 8-6014] Unused sequential element decodeStage_mmuRsp_bypassTranslation_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6266]
INFO: [Synth 8-6155] done synthesizing module 'InstructionCache' (4#1) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5981]
INFO: [Synth 8-6157] synthesizing module 'DataCache' [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5353]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5354]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5355]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5356]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5357]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_valid_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5849]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_way_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5850]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_address_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5851]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_valid_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5852]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_error_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5853]
WARNING: [Synth 8-6014] Unused sequential element tagsWriteLastCmd_payload_data_address_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5854]
WARNING: [Synth 8-6014] Unused sequential element stageA_request_totalyConsistent_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5858]
WARNING: [Synth 8-6014] Unused sequential element stageB_request_totalyConsistent_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5872]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_allowExecute_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5880]
WARNING: [Synth 8-6014] Unused sequential element stageB_mmuRsp_bypassTranslation_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5883]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_valid_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5886]
WARNING: [Synth 8-6014] Unused sequential element stageB_tagsReadRsp_0_address_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5888]
WARNING: [Synth 8-3848] Net io_cpu_writeBack_exclusiveOk in module/entity DataCache does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5183]
INFO: [Synth 8-6155] done synthesizing module 'DataCache' (5#1) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5140]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_fetchPc_correctionReg_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2883]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_2_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2991]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_3_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2992]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_injector_nextPcCalc_valids_4_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2993]
WARNING: [Synth 8-6014] Unused sequential element IBusCachedPlugin_rspCounter_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4539]
WARNING: [Synth 8-6014] Unused sequential element DBusCachedPlugin_rspCounter_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4542]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mcycle_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4551]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_minstret_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4552]
WARNING: [Synth 8-6014] Unused sequential element execute_CsrPlugin_wfiWake_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4562]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_uncached_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3193]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_rData_last_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3198]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_uncached_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3209]
WARNING: [Synth 8-6014] Unused sequential element dataCache_1_io_mem_cmd_s2mPipe_rData_last_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3214]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_FORMAL_PC_NEXT_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2420]
WARNING: [Synth 8-6014] Unused sequential element execute_to_memory_FORMAL_PC_NEXT_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2419]
WARNING: [Synth 8-6014] Unused sequential element memory_to_writeBack_FORMAL_PC_NEXT_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2418]
WARNING: [Synth 8-6014] Unused sequential element decode_to_execute_CSR_READ_OPCODE_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2433]
WARNING: [Synth 8-6014] Unused sequential element CsrPlugin_mtvec_mode_reg was removed.  [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5125]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:67]
WARNING: [Synth 8-3848] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:610]
WARNING: [Synth 8-3848] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:638]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SW in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:81]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SR in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:82]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SO in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:83]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_SI in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:84]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PW in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:85]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PR in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:86]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PO in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:87]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_PI in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:88]
WARNING: [Synth 8-3848] Net dataCache_1_io_cpu_writeBack_fence_FM in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:89]
WARNING: [Synth 8-3848] Net dBus_rsp_payload_last in module/entity VexRiscv does not have driver. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:623]
INFO: [Synth 8-6155] done synthesizing module 'VexRiscv' (6#1) [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:7]
WARNING: [Synth 8-6014] Unused sequential element buttons_D_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2272]
WARNING: [Synth 8-6014] Unused sequential element buttons_I_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2281]
WARNING: [Synth 8-6014] Unused sequential element buttons_ul_del_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2290]
WARNING: [Synth 8-6014] Unused sequential element buttons_ul_tra_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2299]
WARNING: [Synth 8-6014] Unused sequential element scratch_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2321]
WARNING: [Synth 8-6014] Unused sequential element bus_errors_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2322]
WARNING: [Synth 8-6014] Unused sequential element sel_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2340]
WARNING: [Synth 8-6014] Unused sequential element value_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2344]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_r_enable_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2380]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_r_width_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2384]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_r_period_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2388]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_g_enable_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2392]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_g_width_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2396]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_g_period_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2400]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_b_enable_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2404]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_b_width_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2408]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_1_b_period_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2412]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_r_enable_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2448]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_r_width_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2452]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_r_period_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2456]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_g_enable_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2460]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_g_width_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2464]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_g_period_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2468]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_b_enable_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2472]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_b_width_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2476]
WARNING: [Synth 8-6014] Unused sequential element ledRGB_2_b_period_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2480]
WARNING: [Synth 8-6014] Unused sequential element leds_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2492]
WARNING: [Synth 8-6014] Unused sequential element servomotor_cntrl1_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2504]
WARNING: [Synth 8-6014] Unused sequential element servomotor_cntrl2_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2516]
WARNING: [Synth 8-6014] Unused sequential element switchs_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2525]
WARNING: [Synth 8-6014] Unused sequential element timer_load_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2558]
WARNING: [Synth 8-6014] Unused sequential element timer_reload_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2562]
WARNING: [Synth 8-6014] Unused sequential element timer_en_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2566]
WARNING: [Synth 8-6014] Unused sequential element timer_value_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2571]
WARNING: [Synth 8-6014] Unused sequential element timer_status_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2572]
WARNING: [Synth 8-6014] Unused sequential element timer_enable_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2580]
WARNING: [Synth 8-6014] Unused sequential element uart_txfull_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2610]
WARNING: [Synth 8-6014] Unused sequential element uart_rxempty_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2611]
WARNING: [Synth 8-6014] Unused sequential element uart_status_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2612]
WARNING: [Synth 8-6014] Unused sequential element uart_enable_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2620]
WARNING: [Synth 8-6014] Unused sequential element uart_txempty_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2621]
WARNING: [Synth 8-6014] Unused sequential element uart_rxfull_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2622]
WARNING: [Synth 8-6014] Unused sequential element ultrasonido_cntrl1_init_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2640]
WARNING: [Synth 8-6014] Unused sequential element ultrasonido_cntrl1_distance_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2641]
WARNING: [Synth 8-6014] Unused sequential element ultrasonido_cntrl1_done_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2642]
WARNING: [Synth 8-6014] Unused sequential element ultrasonido_cntrl2_init_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2660]
WARNING: [Synth 8-6014] Unused sequential element ultrasonido_cntrl2_distance_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2661]
WARNING: [Synth 8-6014] Unused sequential element ultrasonido_cntrl2_done_re_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2662]
WARNING: [Synth 8-6014] Unused sequential element storage_dat0_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2875]
WARNING: [Synth 8-6014] Unused sequential element storage_1_dat0_reg was removed.  [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2896]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [/home/depjo/Descargas/SoC_project/build/gateware/top.v:20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_exclusiveOk
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_execute_args_totalyConsistent
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_allowExecute
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_memory_mmuRsp_bypassTranslation
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isFiring
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_isUser
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[31]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[30]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[29]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[28]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[27]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[26]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[25]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[24]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[23]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[22]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[21]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[20]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[19]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[18]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[17]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[16]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[15]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[14]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[13]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[12]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[11]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[10]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[9]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[8]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[7]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[6]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[5]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[4]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_address[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_SI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PW
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PR
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PO
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_PI
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[3]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[2]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[1]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_cpu_writeBack_fence_FM[0]
WARNING: [Synth 8-3331] design DataCache has unconnected port io_mem_rsp_payload_last
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_isValid
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[31]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[30]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[29]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[28]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[27]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[26]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[25]
WARNING: [Synth 8-3331] design InstructionCache has unconnected port io_cpu_prefetch_pc[24]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1951.836 ; gain = 279.656 ; free physical = 582 ; free virtual = 8740
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1966.680 ; gain = 294.500 ; free physical = 580 ; free virtual = 8747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1966.680 ; gain = 294.500 ; free physical = 580 ; free virtual = 8747
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1966.680 ; gain = 0.000 ; free physical = 572 ; free virtual = 8739
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:210]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:210]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:212]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:212]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:212]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:212]
Finished Parsing XDC File [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2129.492 ; gain = 0.000 ; free physical = 474 ; free virtual = 8647
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2129.492 ; gain = 0.000 ; free physical = 474 ; free virtual = 8647
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2129.492 ; gain = 457.312 ; free physical = 537 ; free virtual = 8707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2129.492 ; gain = 457.312 ; free physical = 536 ; free virtual = 8709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 2129.492 ; gain = 457.312 ; free physical = 534 ; free virtual = 8708
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'ultrasonido'
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2653]
WARNING: [Synth 8-3936] Found unconnected internal register 'execute_to_memory_INSTRUCTION_reg' and it is trimmed from '32' to '30' bits. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2457]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/depjo/Descargas/SoC_project/build/gateware/top.v:1018]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/depjo/Descargas/SoC_project/build/gateware/top.v:988]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2879]
WARNING: [Synth 8-3936] Found unconnected internal register 'storage_1_dat1_reg' and it is trimmed from '10' to '8' bits. [/home/depjo/Descargas/SoC_project/build/gateware/top.v:2900]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   Start |                               00 |                               00
                   Pulse |                               01 |                               01
                    Echo |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'ultrasonido'
WARNING: [Synth 8-6841] Block RAM (main_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2129.492 ; gain = 457.312 ; free physical = 468 ; free virtual = 8649
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 67    
	               30 Bit    Registers := 3     
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 26    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 28    
	                1 Bit    Registers := 168   
+---RAMs : 
	             160K Bit         RAMs := 1     
	              32K Bit         RAMs := 2     
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 97    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 5     
	   3 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 13    
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 10    
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 168   
	   3 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 31    
	               17 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 19    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 47    
+---RAMs : 
	             160K Bit         RAMs := 1     
	              32K Bit         RAMs := 1     
	              160 Bit         RAMs := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 48    
	   7 Input      1 Bit        Muxes := 6     
Module servomotor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module divFreq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module ultrasonido 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 7     
Module InstructionCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---RAMs : 
	              32K Bit         RAMs := 1     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module DataCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---RAMs : 
	               8K Bit         RAMs := 4     
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module VexRiscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     52 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               65 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 30    
	               30 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 12    
	                1 Bit    Registers := 77    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 70    
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     25 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 91    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'decode_to_execute_IS_RS1_SIGNED_reg' into 'decode_to_execute_IS_RS2_SIGNED_reg' [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2423]
WARNING: [Synth 8-3936] Found unconnected internal register 'memory_to_writeBack_MUL_HH_reg' and it is trimmed from '34' to '32' bits. [/opt/Litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2428]
DSP Report: Generating DSP memory_to_writeBack_MUL_HH_reg, operation Mode is: (A*B)'.
DSP Report: register memory_to_writeBack_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: register execute_to_memory_MUL_HH_reg is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: operator execute_MUL_HH is absorbed into DSP memory_to_writeBack_MUL_HH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LH_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LH_reg is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: operator execute_MUL_LH is absorbed into DSP execute_to_memory_MUL_LH_reg.
DSP Report: Generating DSP execute_to_memory_MUL_HL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_HL_reg is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: operator execute_MUL_HL is absorbed into DSP execute_to_memory_MUL_HL_reg.
DSP Report: Generating DSP execute_to_memory_MUL_LL_reg, operation Mode is: (A*B)'.
DSP Report: register execute_to_memory_MUL_LL_reg is absorbed into DSP execute_to_memory_MUL_LL_reg.
DSP Report: operator execute_MUL_LL is absorbed into DSP execute_to_memory_MUL_LL_reg.
WARNING: [Synth 8-3917] design top has port display_cs_n[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port display_cs_n[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port display_abcdefg[7] driven by constant 1
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM banks_0_reg to conserve power
INFO: [Synth 8-3971] The signal "VexRiscv/RegFilePlugin_regFile_reg" was recognized as a true dual port RAM template.
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-6841] Block RAM (main_ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(address width (13) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal. Please use attribute ram_decomp = power if BWWE is desired.)
RAM Pipeline Warning: Read Address Register Found For RAM sram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM main_ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[0]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[0]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[1]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[1]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[2]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[2]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[3]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[3]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[4]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[4]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[5]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[5]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[6]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[6]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[8]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[8]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[9]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[9]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[10]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[10]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[11]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[11]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[12]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[12]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[13]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[13]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[14]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[14]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[16]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[16]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[17]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[17]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[18]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[18]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[19]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[19]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[20]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[20]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[21]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[21]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[22]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[22]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[24]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[24]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[25]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[25]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[26]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[26]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[27]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[27]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[28]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[28]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[29]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[29]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[30]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[30]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[7]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[7]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[15]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[15]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[23]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[23]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/dBusWishbone_DAT_MISO_regNext_reg[31]' (FD) to 'VexRiscv/iBusWishbone_DAT_MISO_regNext_reg[31]'
INFO: [Synth 8-3886] merging instance 'VexRiscv/decode_to_execute_INSTRUCTION_reg[5]' (FDE) to 'VexRiscv/decode_to_execute_MEMORY_WR_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\execute_to_memory_BRANCH_CALC_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[4] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[4]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[5] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[5]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[6] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[6]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[7] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[7]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[8]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[8] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[8]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[9]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[9]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[9]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[9] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[9]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[10]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[10]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[10]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[10] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[10]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[11]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[11]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[11]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[11] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[11]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[12]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[12]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[12]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[12] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[12]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[13]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[13]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[13]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[13] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[13]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[14]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[14]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[14]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[14] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[14]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[15]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[15]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[15]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[15] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[15]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[16]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[16]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[16]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[16] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[16]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[17]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[17]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[17]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[17] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[17]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[18]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[18]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[18]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[18] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[18]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[19]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[19]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[19]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[19] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[19]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[20]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[20]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[20]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[20] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[20]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[21]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[21]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[21]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[21] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[21]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[22]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[22]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[22]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[22] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[22]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[23]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface14_bank_bus_dat_r_reg[23]' (FDR) to 'interface14_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface13_bank_bus_dat_r_reg[23]' (FDR) to 'interface13_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[23] )
INFO: [Synth 8-3886] merging instance 'interface5_bank_bus_dat_r_reg[23]' (FDR) to 'interface5_bank_bus_dat_r_reg[31]'
INFO: [Synth 8-3886] merging instance 'interface15_bank_bus_dat_r_reg[24]' (FDR) to 'interface15_bank_bus_dat_r_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface15_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface14_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface13_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface10_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface9_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface8_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\interface5_bank_bus_dat_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_code_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (VexRiscv/\CsrPlugin_interrupt_targetPrivilege_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\IBusCachedPlugin_fetchPc_pcReg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (VexRiscv/\externalInterruptArray_regNext_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:41 . Memory (MB): peak = 2129.492 ; gain = 457.312 ; free physical = 451 ; free virtual = 8647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|top         | rom_dat0_reg | 8192x32       | Block RAM      | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VexRiscv/IBusCachedPlugin_cache | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top                             | sram_reg                | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top                             | main_ram_reg            | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------+-----------+----------------------+-------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------+-----------+----------------------+-------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	 | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+---------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|VexRiscv    | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:02:01 . Memory (MB): peak = 2129.492 ; gain = 457.312 ; free physical = 302 ; free virtual = 8508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:02 . Memory (MB): peak = 2129.492 ; gain = 457.312 ; free physical = 296 ; free virtual = 8502
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|VexRiscv/IBusCachedPlugin_cache | banks_0_reg             | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|VexRiscv/IBusCachedPlugin_cache | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_tags_reg         | 128 x 22(READ_FIRST)   | W |   | 128 x 22(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol0_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol1_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol2_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|VexRiscv/dataCache_1            | ways_0_data_symbol3_reg | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|top                             | sram_reg                | 1 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|top                             | main_ram_reg            | 8 K x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
+--------------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+---------------+-----------+----------------------+-------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------+-----------+----------------------+-------------+
|top         | storage_reg   | Implied   | 16 x 8               | RAM32M x 2	 | 
|top         | storage_1_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+---------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance VexRiscv/IBusCachedPlugin_cache/banks_0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/dataCache_1/ways_0_tags_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance VexRiscv/RegFilePlugin_regFile_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance sram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance main_ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance main_ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance main_ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance main_ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance main_ram_reg_2_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance main_ram_reg_2_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance main_ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance main_ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance rom_dat0_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance rom_dat0_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance rom_dat0_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance rom_dat0_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance rom_dat0_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance rom_dat0_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance rom_dat0_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance rom_dat0_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:02:08 . Memory (MB): peak = 2178.078 ; gain = 505.898 ; free physical = 283 ; free virtual = 8493
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:14 . Memory (MB): peak = 2181.047 ; gain = 508.867 ; free physical = 273 ; free virtual = 8494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:14 . Memory (MB): peak = 2181.047 ; gain = 508.867 ; free physical = 268 ; free virtual = 8493
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:15 . Memory (MB): peak = 2181.047 ; gain = 508.867 ; free physical = 268 ; free virtual = 8493
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:15 . Memory (MB): peak = 2181.047 ; gain = 508.867 ; free physical = 280 ; free virtual = 8492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:15 . Memory (MB): peak = 2181.047 ; gain = 508.867 ; free physical = 278 ; free virtual = 8491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:15 . Memory (MB): peak = 2181.047 ; gain = 508.867 ; free physical = 277 ; free virtual = 8490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   353|
|3     |DSP48E1     |     1|
|4     |DSP48E1_2   |     3|
|5     |LUT1        |   356|
|6     |LUT2        |   384|
|7     |LUT3        |   422|
|8     |LUT4        |  1027|
|9     |LUT5        |   578|
|10    |LUT6        |  1134|
|11    |RAM32M      |     4|
|12    |RAMB18E1    |     4|
|13    |RAMB18E1_2  |     4|
|14    |RAMB36E1    |     1|
|15    |RAMB36E1_1  |     1|
|16    |RAMB36E1_10 |     1|
|17    |RAMB36E1_2  |     8|
|18    |RAMB36E1_3  |     1|
|19    |RAMB36E1_4  |     1|
|20    |RAMB36E1_5  |     1|
|21    |RAMB36E1_6  |     1|
|22    |RAMB36E1_7  |     1|
|23    |RAMB36E1_8  |     1|
|24    |RAMB36E1_9  |     1|
|25    |FDRE        |  2612|
|26    |FDSE        |    40|
|27    |IBUF        |    16|
|28    |OBUF        |    31|
+------+------------+------+

Report Instance Areas: 
+------+---------------------------+-----------------+------+
|      |Instance                   |Module           |Cells |
+------+---------------------------+-----------------+------+
|1     |top                        |                 |  6988|
|2     |  VexRiscv                 |VexRiscv         |  3991|
|3     |    IBusCachedPlugin_cache |InstructionCache |  1154|
|4     |    dataCache_1            |DataCache        |   686|
|5     |  servomotor               |servomotor       |    73|
|6     |  servomotor_1             |servomotor_0     |    73|
|7     |  ultrasonido              |ultrasonido      |   254|
|8     |    freq1                  |divFreq_2        |    53|
|9     |  ultrasonido_1            |ultrasonido_1    |   254|
|10    |    freq1                  |divFreq          |    53|
+------+---------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:15 . Memory (MB): peak = 2181.047 ; gain = 508.867 ; free physical = 276 ; free virtual = 8489
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 197 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:02:09 . Memory (MB): peak = 2181.047 ; gain = 346.055 ; free physical = 337 ; free virtual = 8550
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:16 . Memory (MB): peak = 2181.055 ; gain = 508.867 ; free physical = 337 ; free virtual = 8550
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2181.055 ; gain = 0.000 ; free physical = 398 ; free virtual = 8617
INFO: [Netlist 29-17] Analyzing 387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:210]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == PRE} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:210]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff1 == TRUE}'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:212]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == C} -of_objects [get_cells -hierarchical -filter {ars_ff1 == TRUE}]'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:212]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {ars_ff2 == TRUE}'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:212]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {REF_PIN_NAME == D} -of_objects [get_cells -hierarchical -filter {ars_ff2 == TRUE}]'. [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc:212]
Finished Parsing XDC File [/home/depjo/Descargas/SoC_project/build/gateware/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2213.062 ; gain = 0.000 ; free physical = 352 ; free virtual = 8568
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
312 Infos, 220 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:37 . Memory (MB): peak = 2213.062 ; gain = 801.820 ; free physical = 501 ; free virtual = 8717
# report_timing_summary -file top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2418.918 ; gain = 205.855 ; free physical = 228 ; free virtual = 8434
# report_utilization -hierarchical -file top_utilization_hierarchical_synth.rpt
# report_utilization -file top_utilization_synth.rpt
# opt_design -directive default
Command: opt_design -directive default
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2517.637 ; gain = 98.719 ; free physical = 217 ; free virtual = 8424

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2717c3dc6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.637 ; gain = 0.000 ; free physical = 213 ; free virtual = 8424

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 229788c27

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2581.621 ; gain = 0.000 ; free physical = 129 ; free virtual = 8302
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Retarget, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 231a0122c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2581.621 ; gain = 0.000 ; free physical = 129 ; free virtual = 8301
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 2 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 272724e48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2581.621 ; gain = 0.000 ; free physical = 127 ; free virtual = 8299
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Sweep, 48 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 272724e48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2581.621 ; gain = 0.000 ; free physical = 125 ; free virtual = 8297
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 272724e48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2581.621 ; gain = 0.000 ; free physical = 123 ; free virtual = 8296
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 272724e48

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2581.621 ; gain = 0.000 ; free physical = 122 ; free virtual = 8295
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              34  |                                             12  |
|  Constant propagation         |               0  |               2  |                                              0  |
|  Sweep                        |               4  |               3  |                                             48  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2581.621 ; gain = 0.000 ; free physical = 122 ; free virtual = 8295
Ending Logic Optimization Task | Checksum: 1df401f67

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2581.621 ; gain = 0.000 ; free physical = 122 ; free virtual = 8295

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 1 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 21b9474b3

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 300 ; free virtual = 8256
Ending Power Optimization Task | Checksum: 21b9474b3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2946.199 ; gain = 364.578 ; free physical = 312 ; free virtual = 8269

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21b9474b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 312 ; free virtual = 8269

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 311 ; free virtual = 8268
Ending Netlist Obfuscation Task | Checksum: 1580156ca

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 311 ; free virtual = 8268
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2946.199 ; gain = 527.281 ; free physical = 311 ; free virtual = 8267
# place_design -directive default
Command: place_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'default' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 295 ; free virtual = 8253
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 132ab4b36

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 295 ; free virtual = 8253
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 294 ; free virtual = 8253

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 128387f24

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 285 ; free virtual = 8252

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14fff6c13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 291 ; free virtual = 8256

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14fff6c13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 287 ; free virtual = 8255
Phase 1 Placer Initialization | Checksum: 14fff6c13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 287 ; free virtual = 8255

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14fff6c13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 287 ; free virtual = 8255

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 1782050e0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 263 ; free virtual = 8232
Phase 2 Global Placement | Checksum: 1782050e0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 264 ; free virtual = 8232

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1782050e0

Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 263 ; free virtual = 8231

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 153a32a21

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 262 ; free virtual = 8231

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1aec5b6ca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 262 ; free virtual = 8231

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aec5b6ca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 262 ; free virtual = 8231

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dd66f872

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 260 ; free virtual = 8224

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ca062b1c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 255 ; free virtual = 8225

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ca062b1c

Time (s): cpu = 00:00:32 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 254 ; free virtual = 8224
Phase 3 Detail Placement | Checksum: 1ca062b1c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 255 ; free virtual = 8224

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1ca062b1c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 254 ; free virtual = 8223

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ca062b1c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 255 ; free virtual = 8224

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ca062b1c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 255 ; free virtual = 8224

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 255 ; free virtual = 8224
Phase 4.4 Final Placement Cleanup | Checksum: 1a21c424a

Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 255 ; free virtual = 8224
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a21c424a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 255 ; free virtual = 8224
Ending Placer Task | Checksum: ee7bcf43

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 255 ; free virtual = 8224
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 267 ; free virtual = 8236
# report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
# report_utilization -file top_utilization_place.rpt
# report_io -file top_io.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 273 ; free virtual = 8237
# report_control_sets -verbose -file top_control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 277 ; free virtual = 8241
# report_clock_utilization -file top_clock_utilization.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
# route_design -directive default
Command: route_design -directive default
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'default'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 6d54a5b1 ConstDB: 0 ShapeSum: 81272992 RouteDB: 0

Phase 1 Build RT Design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Phase 1 Build RT Design | Checksum: ee7bcf43

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 124 ; free virtual = 8109
INFO: [Route 35-73] Router was interrupted by the user.

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 124 ; free virtual = 8109
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design failed
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 2946.199 ; gain = 0.000 ; free physical = 124 ; free virtual = 8109
INFO: [Common 17-344] 'route_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 21:09:54 2022...
