
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.81

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.24 source latency binary_count[1]$_SDFFE_PN0P_/CLK ^
  -0.25 target latency binary_count[3]$_SDFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: binary_count[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 v input2/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02    0.09    0.17    0.37 v input2/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.09    0.00    0.37 v _19_/B1 (sky130_fd_sc_hd__o21a_1)
     1    0.00    0.03    0.12    0.48 v _19_/X (sky130_fd_sc_hd__o21a_1)
                                         _02_ (net)
                  0.03    0.00    0.48 v binary_count[2]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.48   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.12    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ binary_count[2]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.24   clock reconvergence pessimism
                         -0.05    0.20   library hold time
                                  0.20   data required time
-----------------------------------------------------------------------------
                                  0.20   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: binary_count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.12    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ binary_count[2]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.19    0.40    0.65 ^ binary_count[2]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net5 (net)
                  0.19    0.00    0.65 ^ _26_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.26    0.91 v _26_/SUM (sky130_fd_sc_hd__ha_1)
                                         net8 (net)
                  0.05    0.00    0.91 v output8/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    0.99 v output8/X (sky130_fd_sc_hd__clkbuf_1)
                                         gray_out[1] (net)
                  0.02    0.00    0.99 v gray_out[1] (out)
                                  0.99   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  3.81   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: binary_count[2]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gray_out[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.05    0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.05    0.00    0.12 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.12    0.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.24 ^ binary_count[2]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     5    0.02    0.19    0.40    0.65 ^ binary_count[2]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net5 (net)
                  0.19    0.00    0.65 ^ _26_/B (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.26    0.91 v _26_/SUM (sky130_fd_sc_hd__ha_1)
                                         net8 (net)
                  0.05    0.00    0.91 v output8/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.09    0.99 v output8/X (sky130_fd_sc_hd__clkbuf_1)
                                         gray_out[1] (net)
                  0.02    0.00    0.99 v gray_out[1] (out)
                                  0.99   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.20    4.80   output external delay
                                  4.80   data required time
-----------------------------------------------------------------------------
                                  4.80   data required time
                                 -0.99   data arrival time
-----------------------------------------------------------------------------
                                  3.81   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.3128724098205566

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4979510307312012

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8764

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.04546751081943512

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.04853300005197525

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9368

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: binary_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.25 ^ binary_count[0]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    0.59 v binary_count[0]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.22    0.80 v _25_/COUT (sky130_fd_sc_hd__ha_1)
   0.18    0.98 v _18_/X (sky130_fd_sc_hd__and3b_1)
   0.16    1.14 v _19_/X (sky130_fd_sc_hd__o21a_1)
   0.00    1.14 v binary_count[2]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.14   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.12    5.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.12    5.24 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.24 ^ binary_count[2]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    5.24   clock reconvergence pessimism
  -0.11    5.14   library setup time
           5.14   data required time
---------------------------------------------------------
           5.14   data required time
          -1.14   data arrival time
---------------------------------------------------------
           4.00   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: binary_count[3]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: binary_count[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.25 ^ binary_count[3]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    0.59 v binary_count[3]$_SDFFE_PN0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.07    0.66 ^ _21_/Y (sky130_fd_sc_hd__nand2_1)
   0.06    0.72 v _23_/Y (sky130_fd_sc_hd__mux2i_1)
   0.00    0.72 v binary_count[3]$_SDFFE_PN0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.72   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.13    0.25 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.25 ^ binary_count[3]$_SDFFE_PN0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.25   clock reconvergence pessimism
  -0.05    0.19   library hold time
           0.19   data required time
---------------------------------------------------------
           0.19   data required time
          -0.72   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2444

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2444

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.9949

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.8051

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
382.460549

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.39e-05   2.07e-06   3.26e-11   3.59e-05  41.0%
Combinational          5.48e-06   3.74e-06   9.82e-11   9.21e-06  10.5%
Clock                  2.70e-05   1.55e-05   1.38e-11   4.24e-05  48.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.63e-05   2.13e-05   1.45e-10   8.76e-05 100.0%
                          75.7%      24.3%       0.0%
