ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MPU_Config,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MPU_Config:
  26              	.LFB354:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "usb_device.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "logging.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  46:Core/Src/main.c **** ADC_HandleTypeDef hadc2;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** SD_HandleTypeDef hsd1;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  53:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  56:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  57:Core/Src/main.c **** TIM_HandleTypeDef htim12;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** UART_HandleTypeDef huart7;
  60:Core/Src/main.c **** UART_HandleTypeDef huart8;
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE BEGIN PV */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PV */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  67:Core/Src/main.c **** void SystemClock_Config(void);
  68:Core/Src/main.c **** void PeriphCommonClock_Config(void);
  69:Core/Src/main.c **** static void MPU_Config(void);
  70:Core/Src/main.c **** static void MX_GPIO_Init(void);
  71:Core/Src/main.c **** static void MX_I2C1_Init(void);
  72:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void);
  73:Core/Src/main.c **** static void MX_SPI1_Init(void);
  74:Core/Src/main.c **** static void MX_SPI2_Init(void);
  75:Core/Src/main.c **** static void MX_TIM1_Init(void);
  76:Core/Src/main.c **** static void MX_TIM2_Init(void);
  77:Core/Src/main.c **** static void MX_TIM12_Init(void);
  78:Core/Src/main.c **** static void MX_UART7_Init(void);
  79:Core/Src/main.c **** static void MX_UART8_Init(void);
  80:Core/Src/main.c **** static void MX_ADC1_Init(void);
  81:Core/Src/main.c **** static void MX_ADC2_Init(void);
  82:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** /* USER CODE END PFP */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  87:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /* USER CODE END 0 */
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 3


  90:Core/Src/main.c **** 
  91:Core/Src/main.c **** /**
  92:Core/Src/main.c ****   * @brief  The application entry point.
  93:Core/Src/main.c ****   * @retval int
  94:Core/Src/main.c ****   */
  95:Core/Src/main.c **** int main(void)
  96:Core/Src/main.c **** {
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END 1 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
 103:Core/Src/main.c ****   MPU_Config();
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 108:Core/Src/main.c ****   HAL_Init();
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE END Init */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* Configure the system clock */
 115:Core/Src/main.c ****   SystemClock_Config();
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* Configure the peripherals common clocks */
 118:Core/Src/main.c ****   PeriphCommonClock_Config();
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* USER CODE END SysInit */
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* Initialize all configured peripherals */
 125:Core/Src/main.c ****   MX_GPIO_Init();
 126:Core/Src/main.c ****   MX_I2C1_Init();
 127:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 128:Core/Src/main.c ****   MX_SPI1_Init();
 129:Core/Src/main.c ****   MX_SPI2_Init();
 130:Core/Src/main.c ****   MX_TIM1_Init();
 131:Core/Src/main.c ****   MX_TIM2_Init();
 132:Core/Src/main.c ****   MX_TIM12_Init();
 133:Core/Src/main.c ****   MX_UART7_Init();
 134:Core/Src/main.c ****   MX_UART8_Init();
 135:Core/Src/main.c ****   MX_ADC1_Init();
 136:Core/Src/main.c ****   MX_ADC2_Init();
 137:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 138:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 139:Core/Src/main.c ****   logging_init();
 140:Core/Src/main.c ****   /* USER CODE END 2 */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* Infinite loop */
 143:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 144:Core/Src/main.c ****   while (1)
 145:Core/Src/main.c ****   {
 146:Core/Src/main.c ****     /* USER CODE END WHILE */
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 4


 147:Core/Src/main.c ****     logging_tick();
 148:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c ****   /* USER CODE END 3 */
 151:Core/Src/main.c **** }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** /**
 154:Core/Src/main.c ****   * @brief System Clock Configuration
 155:Core/Src/main.c ****   * @retval None
 156:Core/Src/main.c ****   */
 157:Core/Src/main.c **** void SystemClock_Config(void)
 158:Core/Src/main.c **** {
 159:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 160:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /** Supply configuration update enable
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 173:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 174:Core/Src/main.c ****   */
 175:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 178:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 5;
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 48;
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 5;
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 188:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 189:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 190:Core/Src/main.c ****   {
 191:Core/Src/main.c ****     Error_Handler();
 192:Core/Src/main.c ****   }
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 195:Core/Src/main.c ****   */
 196:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 197:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 198:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 199:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 200:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 201:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 5


 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 205:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 208:Core/Src/main.c ****   {
 209:Core/Src/main.c ****     Error_Handler();
 210:Core/Src/main.c ****   }
 211:Core/Src/main.c **** }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** /**
 214:Core/Src/main.c ****   * @brief Peripherals Common Clock Configuration
 215:Core/Src/main.c ****   * @retval None
 216:Core/Src/main.c ****   */
 217:Core/Src/main.c **** void PeriphCommonClock_Config(void)
 218:Core/Src/main.c **** {
 219:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /** Initializes the peripherals clock
 222:Core/Src/main.c ****   */
 223:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 224:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 2;
 225:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 226:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 227:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 228:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 229:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 230:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 231:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 232:Core/Src/main.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 233:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 234:Core/Src/main.c ****   {
 235:Core/Src/main.c ****     Error_Handler();
 236:Core/Src/main.c ****   }
 237:Core/Src/main.c **** }
 238:Core/Src/main.c **** 
 239:Core/Src/main.c **** /**
 240:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 241:Core/Src/main.c ****   * @param None
 242:Core/Src/main.c ****   * @retval None
 243:Core/Src/main.c ****   */
 244:Core/Src/main.c **** static void MX_ADC1_Init(void)
 245:Core/Src/main.c **** {
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 252:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 255:Core/Src/main.c **** 
 256:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****   /** Common config
 259:Core/Src/main.c ****   */
 260:Core/Src/main.c ****   hadc1.Instance = ADC1;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 6


 261:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 262:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 263:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 264:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 265:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 266:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 267:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 268:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 269:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 270:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 271:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 272:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 273:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 274:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 275:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = 1;
 276:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 277:Core/Src/main.c ****   {
 278:Core/Src/main.c ****     Error_Handler();
 279:Core/Src/main.c ****   }
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /** Configure the ADC multi-mode
 282:Core/Src/main.c ****   */
 283:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 284:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 285:Core/Src/main.c ****   {
 286:Core/Src/main.c ****     Error_Handler();
 287:Core/Src/main.c ****   }
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /** Configure Regular Channel
 290:Core/Src/main.c ****   */
 291:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_5;
 292:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 293:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 294:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 295:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 296:Core/Src/main.c ****   sConfig.Offset = 0;
 297:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 298:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 299:Core/Src/main.c ****   {
 300:Core/Src/main.c ****     Error_Handler();
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 305:Core/Src/main.c **** 
 306:Core/Src/main.c **** }
 307:Core/Src/main.c **** 
 308:Core/Src/main.c **** /**
 309:Core/Src/main.c ****   * @brief ADC2 Initialization Function
 310:Core/Src/main.c ****   * @param None
 311:Core/Src/main.c ****   * @retval None
 312:Core/Src/main.c ****   */
 313:Core/Src/main.c **** static void MX_ADC2_Init(void)
 314:Core/Src/main.c **** {
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 0 */
 317:Core/Src/main.c **** 
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 7


 318:Core/Src/main.c ****   /* USER CODE END ADC2_Init 0 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 1 */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE END ADC2_Init 1 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /** Common config
 327:Core/Src/main.c ****   */
 328:Core/Src/main.c ****   hadc2.Instance = ADC2;
 329:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 330:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 331:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 332:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 333:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 334:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 335:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 336:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 337:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 338:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 339:Core/Src/main.c ****   hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 340:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 341:Core/Src/main.c ****   hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 342:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 343:Core/Src/main.c ****   hadc2.Init.Oversampling.Ratio = 1;
 344:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 345:Core/Src/main.c ****   {
 346:Core/Src/main.c ****     Error_Handler();
 347:Core/Src/main.c ****   }
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   /** Configure Regular Channel
 350:Core/Src/main.c ****   */
 351:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_10;
 352:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 353:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 354:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 355:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 356:Core/Src/main.c ****   sConfig.Offset = 0;
 357:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 358:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 359:Core/Src/main.c ****   {
 360:Core/Src/main.c ****     Error_Handler();
 361:Core/Src/main.c ****   }
 362:Core/Src/main.c ****   /* USER CODE BEGIN ADC2_Init 2 */
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /* USER CODE END ADC2_Init 2 */
 365:Core/Src/main.c **** 
 366:Core/Src/main.c **** }
 367:Core/Src/main.c **** 
 368:Core/Src/main.c **** /**
 369:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 370:Core/Src/main.c ****   * @param None
 371:Core/Src/main.c ****   * @retval None
 372:Core/Src/main.c ****   */
 373:Core/Src/main.c **** static void MX_I2C1_Init(void)
 374:Core/Src/main.c **** {
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 8


 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 377:Core/Src/main.c **** 
 378:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 383:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 384:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00707CBB;
 385:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 386:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 387:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 388:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 389:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 390:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 391:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 392:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 393:Core/Src/main.c ****   {
 394:Core/Src/main.c ****     Error_Handler();
 395:Core/Src/main.c ****   }
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /** Configure Analogue filter
 398:Core/Src/main.c ****   */
 399:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 400:Core/Src/main.c ****   {
 401:Core/Src/main.c ****     Error_Handler();
 402:Core/Src/main.c ****   }
 403:Core/Src/main.c **** 
 404:Core/Src/main.c ****   /** Configure Digital filter
 405:Core/Src/main.c ****   */
 406:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 407:Core/Src/main.c ****   {
 408:Core/Src/main.c ****     Error_Handler();
 409:Core/Src/main.c ****   }
 410:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 411:Core/Src/main.c **** 
 412:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 413:Core/Src/main.c **** 
 414:Core/Src/main.c **** }
 415:Core/Src/main.c **** 
 416:Core/Src/main.c **** /**
 417:Core/Src/main.c ****   * @brief SDMMC1 Initialization Function
 418:Core/Src/main.c ****   * @param None
 419:Core/Src/main.c ****   * @retval None
 420:Core/Src/main.c ****   */
 421:Core/Src/main.c **** static void MX_SDMMC1_SD_Init(void)
 422:Core/Src/main.c **** {
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 0 */
 425:Core/Src/main.c **** 
 426:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 0 */
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 1 */
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 1 */
 431:Core/Src/main.c ****   hsd1.Instance = SDMMC1;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 9


 432:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 433:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 434:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 435:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 436:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
 437:Core/Src/main.c ****   if (HAL_SD_Init(&hsd1) != HAL_OK)
 438:Core/Src/main.c ****   {
 439:Core/Src/main.c ****     Error_Handler();
 440:Core/Src/main.c ****   }
 441:Core/Src/main.c ****   /* USER CODE BEGIN SDMMC1_Init 2 */
 442:Core/Src/main.c **** 
 443:Core/Src/main.c ****   /* USER CODE END SDMMC1_Init 2 */
 444:Core/Src/main.c **** 
 445:Core/Src/main.c **** }
 446:Core/Src/main.c **** 
 447:Core/Src/main.c **** /**
 448:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 449:Core/Src/main.c ****   * @param None
 450:Core/Src/main.c ****   * @retval None
 451:Core/Src/main.c ****   */
 452:Core/Src/main.c **** static void MX_SPI1_Init(void)
 453:Core/Src/main.c **** {
 454:Core/Src/main.c **** 
 455:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 456:Core/Src/main.c **** 
 457:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 458:Core/Src/main.c **** 
 459:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 460:Core/Src/main.c **** 
 461:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 462:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 463:Core/Src/main.c ****   hspi1.Instance = SPI1;
 464:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 465:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 466:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 467:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 468:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 469:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 470:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 471:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 472:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 473:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 474:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 475:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 476:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 477:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 478:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 479:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 480:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 481:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 482:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 483:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 484:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 485:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 486:Core/Src/main.c ****   {
 487:Core/Src/main.c ****     Error_Handler();
 488:Core/Src/main.c ****   }
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 10


 489:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 490:Core/Src/main.c **** 
 491:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 492:Core/Src/main.c **** 
 493:Core/Src/main.c **** }
 494:Core/Src/main.c **** 
 495:Core/Src/main.c **** /**
 496:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 497:Core/Src/main.c ****   * @param None
 498:Core/Src/main.c ****   * @retval None
 499:Core/Src/main.c ****   */
 500:Core/Src/main.c **** static void MX_SPI2_Init(void)
 501:Core/Src/main.c **** {
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 506:Core/Src/main.c **** 
 507:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 508:Core/Src/main.c **** 
 509:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 510:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 511:Core/Src/main.c ****   hspi2.Instance = SPI2;
 512:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 513:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 514:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 515:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 516:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 517:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 518:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 519:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 520:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 521:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 522:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 0x0;
 523:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 524:Core/Src/main.c ****   hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 525:Core/Src/main.c ****   hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 526:Core/Src/main.c ****   hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 527:Core/Src/main.c ****   hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 528:Core/Src/main.c ****   hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 529:Core/Src/main.c ****   hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 530:Core/Src/main.c ****   hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 531:Core/Src/main.c ****   hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 532:Core/Src/main.c ****   hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 533:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 534:Core/Src/main.c ****   {
 535:Core/Src/main.c ****     Error_Handler();
 536:Core/Src/main.c ****   }
 537:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 538:Core/Src/main.c **** 
 539:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 540:Core/Src/main.c **** 
 541:Core/Src/main.c **** }
 542:Core/Src/main.c **** 
 543:Core/Src/main.c **** /**
 544:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 545:Core/Src/main.c ****   * @param None
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 11


 546:Core/Src/main.c ****   * @retval None
 547:Core/Src/main.c ****   */
 548:Core/Src/main.c **** static void MX_TIM1_Init(void)
 549:Core/Src/main.c **** {
 550:Core/Src/main.c **** 
 551:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 556:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 557:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 558:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 561:Core/Src/main.c **** 
 562:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 563:Core/Src/main.c ****   htim1.Instance = TIM1;
 564:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 565:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 566:Core/Src/main.c ****   htim1.Init.Period = 65535;
 567:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 568:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 569:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 570:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 571:Core/Src/main.c ****   {
 572:Core/Src/main.c ****     Error_Handler();
 573:Core/Src/main.c ****   }
 574:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 575:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 576:Core/Src/main.c ****   {
 577:Core/Src/main.c ****     Error_Handler();
 578:Core/Src/main.c ****   }
 579:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 580:Core/Src/main.c ****   {
 581:Core/Src/main.c ****     Error_Handler();
 582:Core/Src/main.c ****   }
 583:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 584:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 585:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 586:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 587:Core/Src/main.c ****   {
 588:Core/Src/main.c ****     Error_Handler();
 589:Core/Src/main.c ****   }
 590:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 591:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 592:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 593:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 594:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 595:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 596:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 597:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 598:Core/Src/main.c ****   {
 599:Core/Src/main.c ****     Error_Handler();
 600:Core/Src/main.c ****   }
 601:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 602:Core/Src/main.c ****   {
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 12


 603:Core/Src/main.c ****     Error_Handler();
 604:Core/Src/main.c ****   }
 605:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 606:Core/Src/main.c ****   {
 607:Core/Src/main.c ****     Error_Handler();
 608:Core/Src/main.c ****   }
 609:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 610:Core/Src/main.c ****   {
 611:Core/Src/main.c ****     Error_Handler();
 612:Core/Src/main.c ****   }
 613:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 614:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 615:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 616:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 617:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 618:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 619:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 620:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 621:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 622:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 623:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 624:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 625:Core/Src/main.c ****   {
 626:Core/Src/main.c ****     Error_Handler();
 627:Core/Src/main.c ****   }
 628:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 629:Core/Src/main.c **** 
 630:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 631:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 632:Core/Src/main.c **** 
 633:Core/Src/main.c **** }
 634:Core/Src/main.c **** 
 635:Core/Src/main.c **** /**
 636:Core/Src/main.c ****   * @brief TIM2 Initialization Function
 637:Core/Src/main.c ****   * @param None
 638:Core/Src/main.c ****   * @retval None
 639:Core/Src/main.c ****   */
 640:Core/Src/main.c **** static void MX_TIM2_Init(void)
 641:Core/Src/main.c **** {
 642:Core/Src/main.c **** 
 643:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 644:Core/Src/main.c **** 
 645:Core/Src/main.c ****   /* USER CODE END TIM2_Init 0 */
 646:Core/Src/main.c **** 
 647:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 648:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 649:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 650:Core/Src/main.c **** 
 651:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 652:Core/Src/main.c **** 
 653:Core/Src/main.c ****   /* USER CODE END TIM2_Init 1 */
 654:Core/Src/main.c ****   htim2.Instance = TIM2;
 655:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 656:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 657:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 658:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 659:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 13


 660:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 661:Core/Src/main.c ****   {
 662:Core/Src/main.c ****     Error_Handler();
 663:Core/Src/main.c ****   }
 664:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 665:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 666:Core/Src/main.c ****   {
 667:Core/Src/main.c ****     Error_Handler();
 668:Core/Src/main.c ****   }
 669:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 670:Core/Src/main.c ****   {
 671:Core/Src/main.c ****     Error_Handler();
 672:Core/Src/main.c ****   }
 673:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 674:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 675:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 676:Core/Src/main.c ****   {
 677:Core/Src/main.c ****     Error_Handler();
 678:Core/Src/main.c ****   }
 679:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 680:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 681:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 682:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 683:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 684:Core/Src/main.c ****   {
 685:Core/Src/main.c ****     Error_Handler();
 686:Core/Src/main.c ****   }
 687:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 688:Core/Src/main.c ****   {
 689:Core/Src/main.c ****     Error_Handler();
 690:Core/Src/main.c ****   }
 691:Core/Src/main.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 692:Core/Src/main.c **** 
 693:Core/Src/main.c ****   /* USER CODE END TIM2_Init 2 */
 694:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim2);
 695:Core/Src/main.c **** 
 696:Core/Src/main.c **** }
 697:Core/Src/main.c **** 
 698:Core/Src/main.c **** /**
 699:Core/Src/main.c ****   * @brief TIM12 Initialization Function
 700:Core/Src/main.c ****   * @param None
 701:Core/Src/main.c ****   * @retval None
 702:Core/Src/main.c ****   */
 703:Core/Src/main.c **** static void MX_TIM12_Init(void)
 704:Core/Src/main.c **** {
 705:Core/Src/main.c **** 
 706:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 0 */
 707:Core/Src/main.c **** 
 708:Core/Src/main.c ****   /* USER CODE END TIM12_Init 0 */
 709:Core/Src/main.c **** 
 710:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 711:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 712:Core/Src/main.c **** 
 713:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 1 */
 714:Core/Src/main.c **** 
 715:Core/Src/main.c ****   /* USER CODE END TIM12_Init 1 */
 716:Core/Src/main.c ****   htim12.Instance = TIM12;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 14


 717:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
 718:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 719:Core/Src/main.c ****   htim12.Init.Period = 65535;
 720:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 721:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 722:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 723:Core/Src/main.c ****   {
 724:Core/Src/main.c ****     Error_Handler();
 725:Core/Src/main.c ****   }
 726:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 727:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 728:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 729:Core/Src/main.c ****   {
 730:Core/Src/main.c ****     Error_Handler();
 731:Core/Src/main.c ****   }
 732:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 733:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 734:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 735:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 736:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 737:Core/Src/main.c ****   {
 738:Core/Src/main.c ****     Error_Handler();
 739:Core/Src/main.c ****   }
 740:Core/Src/main.c ****   /* USER CODE BEGIN TIM12_Init 2 */
 741:Core/Src/main.c **** 
 742:Core/Src/main.c ****   /* USER CODE END TIM12_Init 2 */
 743:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim12);
 744:Core/Src/main.c **** 
 745:Core/Src/main.c **** }
 746:Core/Src/main.c **** 
 747:Core/Src/main.c **** /**
 748:Core/Src/main.c ****   * @brief UART7 Initialization Function
 749:Core/Src/main.c ****   * @param None
 750:Core/Src/main.c ****   * @retval None
 751:Core/Src/main.c ****   */
 752:Core/Src/main.c **** static void MX_UART7_Init(void)
 753:Core/Src/main.c **** {
 754:Core/Src/main.c **** 
 755:Core/Src/main.c ****   /* USER CODE BEGIN UART7_Init 0 */
 756:Core/Src/main.c **** 
 757:Core/Src/main.c ****   /* USER CODE END UART7_Init 0 */
 758:Core/Src/main.c **** 
 759:Core/Src/main.c ****   /* USER CODE BEGIN UART7_Init 1 */
 760:Core/Src/main.c **** 
 761:Core/Src/main.c ****   /* USER CODE END UART7_Init 1 */
 762:Core/Src/main.c ****   huart7.Instance = UART7;
 763:Core/Src/main.c ****   huart7.Init.BaudRate = 115200;
 764:Core/Src/main.c ****   huart7.Init.WordLength = UART_WORDLENGTH_8B;
 765:Core/Src/main.c ****   huart7.Init.StopBits = UART_STOPBITS_1;
 766:Core/Src/main.c ****   huart7.Init.Parity = UART_PARITY_NONE;
 767:Core/Src/main.c ****   huart7.Init.Mode = UART_MODE_TX_RX;
 768:Core/Src/main.c ****   huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 769:Core/Src/main.c ****   huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 770:Core/Src/main.c ****   huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 771:Core/Src/main.c ****   huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 772:Core/Src/main.c ****   huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 773:Core/Src/main.c ****   if (HAL_UART_Init(&huart7) != HAL_OK)
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 15


 774:Core/Src/main.c ****   {
 775:Core/Src/main.c ****     Error_Handler();
 776:Core/Src/main.c ****   }
 777:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 778:Core/Src/main.c ****   {
 779:Core/Src/main.c ****     Error_Handler();
 780:Core/Src/main.c ****   }
 781:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 782:Core/Src/main.c ****   {
 783:Core/Src/main.c ****     Error_Handler();
 784:Core/Src/main.c ****   }
 785:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 786:Core/Src/main.c ****   {
 787:Core/Src/main.c ****     Error_Handler();
 788:Core/Src/main.c ****   }
 789:Core/Src/main.c ****   /* USER CODE BEGIN UART7_Init 2 */
 790:Core/Src/main.c **** 
 791:Core/Src/main.c ****   /* USER CODE END UART7_Init 2 */
 792:Core/Src/main.c **** 
 793:Core/Src/main.c **** }
 794:Core/Src/main.c **** 
 795:Core/Src/main.c **** /**
 796:Core/Src/main.c ****   * @brief UART8 Initialization Function
 797:Core/Src/main.c ****   * @param None
 798:Core/Src/main.c ****   * @retval None
 799:Core/Src/main.c ****   */
 800:Core/Src/main.c **** static void MX_UART8_Init(void)
 801:Core/Src/main.c **** {
 802:Core/Src/main.c **** 
 803:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 0 */
 804:Core/Src/main.c **** 
 805:Core/Src/main.c ****   /* USER CODE END UART8_Init 0 */
 806:Core/Src/main.c **** 
 807:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 1 */
 808:Core/Src/main.c **** 
 809:Core/Src/main.c ****   /* USER CODE END UART8_Init 1 */
 810:Core/Src/main.c ****   huart8.Instance = UART8;
 811:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 812:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 813:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 814:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 815:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 816:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 817:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 818:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 819:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 820:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 821:Core/Src/main.c ****   if (HAL_UART_Init(&huart8) != HAL_OK)
 822:Core/Src/main.c ****   {
 823:Core/Src/main.c ****     Error_Handler();
 824:Core/Src/main.c ****   }
 825:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 826:Core/Src/main.c ****   {
 827:Core/Src/main.c ****     Error_Handler();
 828:Core/Src/main.c ****   }
 829:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 830:Core/Src/main.c ****   {
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 16


 831:Core/Src/main.c ****     Error_Handler();
 832:Core/Src/main.c ****   }
 833:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 834:Core/Src/main.c ****   {
 835:Core/Src/main.c ****     Error_Handler();
 836:Core/Src/main.c ****   }
 837:Core/Src/main.c ****   /* USER CODE BEGIN UART8_Init 2 */
 838:Core/Src/main.c **** 
 839:Core/Src/main.c ****   /* USER CODE END UART8_Init 2 */
 840:Core/Src/main.c **** 
 841:Core/Src/main.c **** }
 842:Core/Src/main.c **** 
 843:Core/Src/main.c **** /**
 844:Core/Src/main.c ****   * @brief GPIO Initialization Function
 845:Core/Src/main.c ****   * @param None
 846:Core/Src/main.c ****   * @retval None
 847:Core/Src/main.c ****   */
 848:Core/Src/main.c **** static void MX_GPIO_Init(void)
 849:Core/Src/main.c **** {
 850:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 851:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 852:Core/Src/main.c **** 
 853:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 854:Core/Src/main.c **** 
 855:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 856:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 857:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 858:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 859:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 860:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 861:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 862:Core/Src/main.c **** 
 863:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 864:Core/Src/main.c ****   HAL_GPIO_WritePin(RGB_DIN_GPIO_Port, RGB_DIN_Pin, GPIO_PIN_RESET);
 865:Core/Src/main.c **** 
 866:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 867:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 868:Core/Src/main.c ****                           |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 869:Core/Src/main.c **** 
 870:Core/Src/main.c ****   /*Configure GPIO pins : ICM_INT1_Pin ICM_INT2_Pin */
 871:Core/Src/main.c ****   GPIO_InitStruct.Pin = ICM_INT1_Pin|ICM_INT2_Pin;
 872:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 873:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 874:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 875:Core/Src/main.c **** 
 876:Core/Src/main.c ****   /*Configure GPIO pin : RF_RESET_Pin */
 877:Core/Src/main.c ****   GPIO_InitStruct.Pin = RF_RESET_Pin;
 878:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 879:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 880:Core/Src/main.c ****   HAL_GPIO_Init(RF_RESET_GPIO_Port, &GPIO_InitStruct);
 881:Core/Src/main.c **** 
 882:Core/Src/main.c ****   /*Configure GPIO pin : GPS_1PPS_Pin */
 883:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPS_1PPS_Pin;
 884:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 885:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 886:Core/Src/main.c ****   HAL_GPIO_Init(GPS_1PPS_GPIO_Port, &GPIO_InitStruct);
 887:Core/Src/main.c **** 
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 17


 888:Core/Src/main.c ****   /*Configure GPIO pins : RF_DIO0_Pin RF_DIO1_Pin BMP_INT_Pin */
 889:Core/Src/main.c ****   GPIO_InitStruct.Pin = RF_DIO0_Pin|RF_DIO1_Pin|BMP_INT_Pin;
 890:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 891:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 892:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 893:Core/Src/main.c **** 
 894:Core/Src/main.c ****   /*Configure GPIO pin : RGB_DIN_Pin */
 895:Core/Src/main.c ****   GPIO_InitStruct.Pin = RGB_DIN_Pin;
 896:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 897:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 898:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 899:Core/Src/main.c ****   HAL_GPIO_Init(RGB_DIN_GPIO_Port, &GPIO_InitStruct);
 900:Core/Src/main.c **** 
 901:Core/Src/main.c ****   /*Configure GPIO pins : PD8 ARM_DET_Pin SD_CD_Pin */
 902:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_8|ARM_DET_Pin|SD_CD_Pin;
 903:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 904:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 905:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 906:Core/Src/main.c **** 
 907:Core/Src/main.c ****   /*Configure GPIO pins : PD10 PD11 PD12 PD13
 908:Core/Src/main.c ****                            PD14 PD15 */
 909:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 910:Core/Src/main.c ****                           |GPIO_PIN_14|GPIO_PIN_15;
 911:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 912:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 913:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 914:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 915:Core/Src/main.c **** 
 916:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 917:Core/Src/main.c **** 
 918:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 919:Core/Src/main.c **** }
 920:Core/Src/main.c **** 
 921:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 922:Core/Src/main.c **** 
 923:Core/Src/main.c **** /* USER CODE END 4 */
 924:Core/Src/main.c **** 
 925:Core/Src/main.c ****  /* MPU Configuration */
 926:Core/Src/main.c **** 
 927:Core/Src/main.c **** void MPU_Config(void)
 928:Core/Src/main.c **** {
  27              		.loc 1 928 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 85B0     		sub	sp, sp, #20
  37              		.cfi_def_cfa_offset 32
 929:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  38              		.loc 1 929 3 view .LVU1
  39              		.loc 1 929 26 is_stmt 0 view .LVU2
  40 0004 0024     		movs	r4, #0
  41 0006 0094     		str	r4, [sp]
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 18


  42 0008 0194     		str	r4, [sp, #4]
  43 000a 0294     		str	r4, [sp, #8]
  44 000c 0394     		str	r4, [sp, #12]
 930:Core/Src/main.c **** 
 931:Core/Src/main.c ****   /* Disables the MPU */
 932:Core/Src/main.c ****   HAL_MPU_Disable();
  45              		.loc 1 932 3 is_stmt 1 view .LVU3
  46 000e FFF7FEFF 		bl	HAL_MPU_Disable
  47              	.LVL0:
 933:Core/Src/main.c **** 
 934:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 935:Core/Src/main.c ****   */
 936:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  48              		.loc 1 936 3 view .LVU4
  49              		.loc 1 936 25 is_stmt 0 view .LVU5
  50 0012 0123     		movs	r3, #1
  51 0014 8DF80030 		strb	r3, [sp]
 937:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  52              		.loc 1 937 3 is_stmt 1 view .LVU6
  53              		.loc 1 937 25 is_stmt 0 view .LVU7
  54 0018 8DF80140 		strb	r4, [sp, #1]
 938:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  55              		.loc 1 938 3 is_stmt 1 view .LVU8
  56              		.loc 1 938 30 is_stmt 0 view .LVU9
  57 001c 0194     		str	r4, [sp, #4]
 939:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  58              		.loc 1 939 3 is_stmt 1 view .LVU10
  59              		.loc 1 939 23 is_stmt 0 view .LVU11
  60 001e 1F22     		movs	r2, #31
  61 0020 8DF80820 		strb	r2, [sp, #8]
 940:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  62              		.loc 1 940 3 is_stmt 1 view .LVU12
  63              		.loc 1 940 35 is_stmt 0 view .LVU13
  64 0024 8722     		movs	r2, #135
  65 0026 8DF80920 		strb	r2, [sp, #9]
 941:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  66              		.loc 1 941 3 is_stmt 1 view .LVU14
  67              		.loc 1 941 31 is_stmt 0 view .LVU15
  68 002a 8DF80A40 		strb	r4, [sp, #10]
 942:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  69              		.loc 1 942 3 is_stmt 1 view .LVU16
  70              		.loc 1 942 35 is_stmt 0 view .LVU17
  71 002e 8DF80B40 		strb	r4, [sp, #11]
 943:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  72              		.loc 1 943 3 is_stmt 1 view .LVU18
  73              		.loc 1 943 30 is_stmt 0 view .LVU19
  74 0032 8DF80C30 		strb	r3, [sp, #12]
 944:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  75              		.loc 1 944 3 is_stmt 1 view .LVU20
  76              		.loc 1 944 30 is_stmt 0 view .LVU21
  77 0036 8DF80D30 		strb	r3, [sp, #13]
 945:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  78              		.loc 1 945 3 is_stmt 1 view .LVU22
  79              		.loc 1 945 30 is_stmt 0 view .LVU23
  80 003a 8DF80E40 		strb	r4, [sp, #14]
 946:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  81              		.loc 1 946 3 is_stmt 1 view .LVU24
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 19


  82              		.loc 1 946 31 is_stmt 0 view .LVU25
  83 003e 8DF80F40 		strb	r4, [sp, #15]
 947:Core/Src/main.c **** 
 948:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  84              		.loc 1 948 3 is_stmt 1 view .LVU26
  85 0042 6846     		mov	r0, sp
  86 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  87              	.LVL1:
 949:Core/Src/main.c ****   /* Enables the MPU */
 950:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  88              		.loc 1 950 3 view .LVU27
  89 0048 0420     		movs	r0, #4
  90 004a FFF7FEFF 		bl	HAL_MPU_Enable
  91              	.LVL2:
 951:Core/Src/main.c **** 
 952:Core/Src/main.c **** }
  92              		.loc 1 952 1 is_stmt 0 view .LVU28
  93 004e 05B0     		add	sp, sp, #20
  94              		.cfi_def_cfa_offset 12
  95              		@ sp needed
  96 0050 30BD     		pop	{r4, r5, pc}
  97              		.cfi_endproc
  98              	.LFE354:
 100              		.section	.text.MX_GPIO_Init,"ax",%progbits
 101              		.align	1
 102              		.syntax unified
 103              		.thumb
 104              		.thumb_func
 106              	MX_GPIO_Init:
 107              	.LFB353:
 849:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 849 1 is_stmt 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 48
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 113              		.cfi_def_cfa_offset 28
 114              		.cfi_offset 4, -28
 115              		.cfi_offset 5, -24
 116              		.cfi_offset 6, -20
 117              		.cfi_offset 7, -16
 118              		.cfi_offset 8, -12
 119              		.cfi_offset 9, -8
 120              		.cfi_offset 14, -4
 121 0004 8DB0     		sub	sp, sp, #52
 122              		.cfi_def_cfa_offset 80
 850:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 123              		.loc 1 850 3 view .LVU30
 850:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 124              		.loc 1 850 20 is_stmt 0 view .LVU31
 125 0006 07AD     		add	r5, sp, #28
 126 0008 0024     		movs	r4, #0
 127 000a 0794     		str	r4, [sp, #28]
 128 000c 0894     		str	r4, [sp, #32]
 129 000e 0994     		str	r4, [sp, #36]
 130 0010 0A94     		str	r4, [sp, #40]
 131 0012 0B94     		str	r4, [sp, #44]
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 20


 856:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 132              		.loc 1 856 3 is_stmt 1 view .LVU32
 133              	.LBB4:
 856:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 134              		.loc 1 856 3 view .LVU33
 856:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 135              		.loc 1 856 3 view .LVU34
 136 0014 504B     		ldr	r3, .L5
 137 0016 D3F8E020 		ldr	r2, [r3, #224]
 138 001a 42F00402 		orr	r2, r2, #4
 139 001e C3F8E020 		str	r2, [r3, #224]
 856:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 140              		.loc 1 856 3 view .LVU35
 141 0022 D3F8E020 		ldr	r2, [r3, #224]
 142 0026 02F00402 		and	r2, r2, #4
 143 002a 0192     		str	r2, [sp, #4]
 856:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 144              		.loc 1 856 3 view .LVU36
 145 002c 019A     		ldr	r2, [sp, #4]
 146              	.LBE4:
 856:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 147              		.loc 1 856 3 view .LVU37
 857:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 148              		.loc 1 857 3 view .LVU38
 149              	.LBB5:
 857:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 150              		.loc 1 857 3 view .LVU39
 857:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 151              		.loc 1 857 3 view .LVU40
 152 002e D3F8E020 		ldr	r2, [r3, #224]
 153 0032 42F08002 		orr	r2, r2, #128
 154 0036 C3F8E020 		str	r2, [r3, #224]
 857:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 155              		.loc 1 857 3 view .LVU41
 156 003a D3F8E020 		ldr	r2, [r3, #224]
 157 003e 02F08002 		and	r2, r2, #128
 158 0042 0292     		str	r2, [sp, #8]
 857:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 159              		.loc 1 857 3 view .LVU42
 160 0044 029A     		ldr	r2, [sp, #8]
 161              	.LBE5:
 857:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 162              		.loc 1 857 3 view .LVU43
 858:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 163              		.loc 1 858 3 view .LVU44
 164              	.LBB6:
 858:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 165              		.loc 1 858 3 view .LVU45
 858:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 166              		.loc 1 858 3 view .LVU46
 167 0046 D3F8E020 		ldr	r2, [r3, #224]
 168 004a 42F00102 		orr	r2, r2, #1
 169 004e C3F8E020 		str	r2, [r3, #224]
 858:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 170              		.loc 1 858 3 view .LVU47
 171 0052 D3F8E020 		ldr	r2, [r3, #224]
 172 0056 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 21


 173 005a 0392     		str	r2, [sp, #12]
 858:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 174              		.loc 1 858 3 view .LVU48
 175 005c 039A     		ldr	r2, [sp, #12]
 176              	.LBE6:
 858:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 177              		.loc 1 858 3 view .LVU49
 859:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 178              		.loc 1 859 3 view .LVU50
 179              	.LBB7:
 859:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 180              		.loc 1 859 3 view .LVU51
 859:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 181              		.loc 1 859 3 view .LVU52
 182 005e D3F8E020 		ldr	r2, [r3, #224]
 183 0062 42F00202 		orr	r2, r2, #2
 184 0066 C3F8E020 		str	r2, [r3, #224]
 859:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 185              		.loc 1 859 3 view .LVU53
 186 006a D3F8E020 		ldr	r2, [r3, #224]
 187 006e 02F00202 		and	r2, r2, #2
 188 0072 0492     		str	r2, [sp, #16]
 859:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 189              		.loc 1 859 3 view .LVU54
 190 0074 049A     		ldr	r2, [sp, #16]
 191              	.LBE7:
 859:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 192              		.loc 1 859 3 view .LVU55
 860:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 193              		.loc 1 860 3 view .LVU56
 194              	.LBB8:
 860:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 195              		.loc 1 860 3 view .LVU57
 860:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 196              		.loc 1 860 3 view .LVU58
 197 0076 D3F8E020 		ldr	r2, [r3, #224]
 198 007a 42F01002 		orr	r2, r2, #16
 199 007e C3F8E020 		str	r2, [r3, #224]
 860:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 200              		.loc 1 860 3 view .LVU59
 201 0082 D3F8E020 		ldr	r2, [r3, #224]
 202 0086 02F01002 		and	r2, r2, #16
 203 008a 0592     		str	r2, [sp, #20]
 860:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 204              		.loc 1 860 3 view .LVU60
 205 008c 059A     		ldr	r2, [sp, #20]
 206              	.LBE8:
 860:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 207              		.loc 1 860 3 view .LVU61
 861:Core/Src/main.c **** 
 208              		.loc 1 861 3 view .LVU62
 209              	.LBB9:
 861:Core/Src/main.c **** 
 210              		.loc 1 861 3 view .LVU63
 861:Core/Src/main.c **** 
 211              		.loc 1 861 3 view .LVU64
 212 008e D3F8E020 		ldr	r2, [r3, #224]
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 22


 213 0092 42F00802 		orr	r2, r2, #8
 214 0096 C3F8E020 		str	r2, [r3, #224]
 861:Core/Src/main.c **** 
 215              		.loc 1 861 3 view .LVU65
 216 009a D3F8E030 		ldr	r3, [r3, #224]
 217 009e 03F00803 		and	r3, r3, #8
 218 00a2 0693     		str	r3, [sp, #24]
 861:Core/Src/main.c **** 
 219              		.loc 1 861 3 view .LVU66
 220 00a4 069B     		ldr	r3, [sp, #24]
 221              	.LBE9:
 861:Core/Src/main.c **** 
 222              		.loc 1 861 3 view .LVU67
 864:Core/Src/main.c **** 
 223              		.loc 1 864 3 view .LVU68
 224 00a6 2D4E     		ldr	r6, .L5+4
 225 00a8 2246     		mov	r2, r4
 226 00aa 4FF48051 		mov	r1, #4096
 227 00ae 3046     		mov	r0, r6
 228 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 229              	.LVL3:
 867:Core/Src/main.c ****                           |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 230              		.loc 1 867 3 view .LVU69
 231 00b4 2A4F     		ldr	r7, .L5+8
 232 00b6 2246     		mov	r2, r4
 233 00b8 4FF47C41 		mov	r1, #64512
 234 00bc 3846     		mov	r0, r7
 235 00be FFF7FEFF 		bl	HAL_GPIO_WritePin
 236              	.LVL4:
 871:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 237              		.loc 1 871 3 view .LVU70
 871:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 238              		.loc 1 871 23 is_stmt 0 view .LVU71
 239 00c2 3023     		movs	r3, #48
 240 00c4 0793     		str	r3, [sp, #28]
 872:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 241              		.loc 1 872 3 is_stmt 1 view .LVU72
 872:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 242              		.loc 1 872 24 is_stmt 0 view .LVU73
 243 00c6 4FF48818 		mov	r8, #1114112
 244 00ca CDF82080 		str	r8, [sp, #32]
 873:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 245              		.loc 1 873 3 is_stmt 1 view .LVU74
 873:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 246              		.loc 1 873 24 is_stmt 0 view .LVU75
 247 00ce 0994     		str	r4, [sp, #36]
 874:Core/Src/main.c **** 
 248              		.loc 1 874 3 is_stmt 1 view .LVU76
 249 00d0 2946     		mov	r1, r5
 250 00d2 2448     		ldr	r0, .L5+12
 251 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 252              	.LVL5:
 877:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 253              		.loc 1 877 3 view .LVU77
 877:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 254              		.loc 1 877 23 is_stmt 0 view .LVU78
 255 00d8 0423     		movs	r3, #4
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 23


 256 00da 0793     		str	r3, [sp, #28]
 878:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 257              		.loc 1 878 3 is_stmt 1 view .LVU79
 878:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 258              		.loc 1 878 24 is_stmt 0 view .LVU80
 259 00dc 0894     		str	r4, [sp, #32]
 879:Core/Src/main.c ****   HAL_GPIO_Init(RF_RESET_GPIO_Port, &GPIO_InitStruct);
 260              		.loc 1 879 3 is_stmt 1 view .LVU81
 879:Core/Src/main.c ****   HAL_GPIO_Init(RF_RESET_GPIO_Port, &GPIO_InitStruct);
 261              		.loc 1 879 24 is_stmt 0 view .LVU82
 262 00de 0994     		str	r4, [sp, #36]
 880:Core/Src/main.c **** 
 263              		.loc 1 880 3 is_stmt 1 view .LVU83
 264 00e0 2946     		mov	r1, r5
 265 00e2 3046     		mov	r0, r6
 266 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 267              	.LVL6:
 883:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 268              		.loc 1 883 3 view .LVU84
 883:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 269              		.loc 1 883 23 is_stmt 0 view .LVU85
 270 00e8 4FF48059 		mov	r9, #4096
 271 00ec CDF81C90 		str	r9, [sp, #28]
 884:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 272              		.loc 1 884 3 is_stmt 1 view .LVU86
 884:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 273              		.loc 1 884 24 is_stmt 0 view .LVU87
 274 00f0 CDF82080 		str	r8, [sp, #32]
 885:Core/Src/main.c ****   HAL_GPIO_Init(GPS_1PPS_GPIO_Port, &GPIO_InitStruct);
 275              		.loc 1 885 3 is_stmt 1 view .LVU88
 885:Core/Src/main.c ****   HAL_GPIO_Init(GPS_1PPS_GPIO_Port, &GPIO_InitStruct);
 276              		.loc 1 885 24 is_stmt 0 view .LVU89
 277 00f4 0994     		str	r4, [sp, #36]
 886:Core/Src/main.c **** 
 278              		.loc 1 886 3 is_stmt 1 view .LVU90
 279 00f6 2946     		mov	r1, r5
 280 00f8 1B48     		ldr	r0, .L5+16
 281 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 282              	.LVL7:
 889:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 283              		.loc 1 889 3 view .LVU91
 889:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 284              		.loc 1 889 23 is_stmt 0 view .LVU92
 285 00fe 4FF46063 		mov	r3, #3584
 286 0102 0793     		str	r3, [sp, #28]
 890:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 287              		.loc 1 890 3 is_stmt 1 view .LVU93
 890:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 288              		.loc 1 890 24 is_stmt 0 view .LVU94
 289 0104 CDF82080 		str	r8, [sp, #32]
 891:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 290              		.loc 1 891 3 is_stmt 1 view .LVU95
 891:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 291              		.loc 1 891 24 is_stmt 0 view .LVU96
 292 0108 0994     		str	r4, [sp, #36]
 892:Core/Src/main.c **** 
 293              		.loc 1 892 3 is_stmt 1 view .LVU97
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 24


 294 010a 2946     		mov	r1, r5
 295 010c 3046     		mov	r0, r6
 296 010e FFF7FEFF 		bl	HAL_GPIO_Init
 297              	.LVL8:
 895:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 298              		.loc 1 895 3 view .LVU98
 895:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 299              		.loc 1 895 23 is_stmt 0 view .LVU99
 300 0112 CDF81C90 		str	r9, [sp, #28]
 896:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 896 3 is_stmt 1 view .LVU100
 896:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 302              		.loc 1 896 24 is_stmt 0 view .LVU101
 303 0116 4FF00108 		mov	r8, #1
 304 011a CDF82080 		str	r8, [sp, #32]
 897:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 305              		.loc 1 897 3 is_stmt 1 view .LVU102
 897:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 306              		.loc 1 897 24 is_stmt 0 view .LVU103
 307 011e 0994     		str	r4, [sp, #36]
 898:Core/Src/main.c ****   HAL_GPIO_Init(RGB_DIN_GPIO_Port, &GPIO_InitStruct);
 308              		.loc 1 898 3 is_stmt 1 view .LVU104
 898:Core/Src/main.c ****   HAL_GPIO_Init(RGB_DIN_GPIO_Port, &GPIO_InitStruct);
 309              		.loc 1 898 25 is_stmt 0 view .LVU105
 310 0120 0A94     		str	r4, [sp, #40]
 899:Core/Src/main.c **** 
 311              		.loc 1 899 3 is_stmt 1 view .LVU106
 312 0122 2946     		mov	r1, r5
 313 0124 3046     		mov	r0, r6
 314 0126 FFF7FEFF 		bl	HAL_GPIO_Init
 315              	.LVL9:
 902:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 316              		.loc 1 902 3 view .LVU107
 902:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 317              		.loc 1 902 23 is_stmt 0 view .LVU108
 318 012a 4FF44273 		mov	r3, #776
 319 012e 0793     		str	r3, [sp, #28]
 903:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 320              		.loc 1 903 3 is_stmt 1 view .LVU109
 903:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 321              		.loc 1 903 24 is_stmt 0 view .LVU110
 322 0130 0894     		str	r4, [sp, #32]
 904:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 323              		.loc 1 904 3 is_stmt 1 view .LVU111
 904:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 324              		.loc 1 904 24 is_stmt 0 view .LVU112
 325 0132 0994     		str	r4, [sp, #36]
 905:Core/Src/main.c **** 
 326              		.loc 1 905 3 is_stmt 1 view .LVU113
 327 0134 2946     		mov	r1, r5
 328 0136 3846     		mov	r0, r7
 329 0138 FFF7FEFF 		bl	HAL_GPIO_Init
 330              	.LVL10:
 909:Core/Src/main.c ****                           |GPIO_PIN_14|GPIO_PIN_15;
 331              		.loc 1 909 3 view .LVU114
 909:Core/Src/main.c ****                           |GPIO_PIN_14|GPIO_PIN_15;
 332              		.loc 1 909 23 is_stmt 0 view .LVU115
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 25


 333 013c 4FF47C43 		mov	r3, #64512
 334 0140 0793     		str	r3, [sp, #28]
 911:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 335              		.loc 1 911 3 is_stmt 1 view .LVU116
 911:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 336              		.loc 1 911 24 is_stmt 0 view .LVU117
 337 0142 CDF82080 		str	r8, [sp, #32]
 912:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 338              		.loc 1 912 3 is_stmt 1 view .LVU118
 912:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 339              		.loc 1 912 24 is_stmt 0 view .LVU119
 340 0146 0994     		str	r4, [sp, #36]
 913:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 341              		.loc 1 913 3 is_stmt 1 view .LVU120
 913:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 342              		.loc 1 913 25 is_stmt 0 view .LVU121
 343 0148 0A94     		str	r4, [sp, #40]
 914:Core/Src/main.c **** 
 344              		.loc 1 914 3 is_stmt 1 view .LVU122
 345 014a 2946     		mov	r1, r5
 346 014c 3846     		mov	r0, r7
 347 014e FFF7FEFF 		bl	HAL_GPIO_Init
 348              	.LVL11:
 919:Core/Src/main.c **** 
 349              		.loc 1 919 1 is_stmt 0 view .LVU123
 350 0152 0DB0     		add	sp, sp, #52
 351              		.cfi_def_cfa_offset 28
 352              		@ sp needed
 353 0154 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 354              	.L6:
 355              		.align	2
 356              	.L5:
 357 0158 00440258 		.word	1476543488
 358 015c 00040258 		.word	1476527104
 359 0160 000C0258 		.word	1476529152
 360 0164 00080258 		.word	1476528128
 361 0168 00100258 		.word	1476530176
 362              		.cfi_endproc
 363              	.LFE353:
 365              		.section	.text.Error_Handler,"ax",%progbits
 366              		.align	1
 367              		.global	Error_Handler
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 372              	Error_Handler:
 373              	.LFB355:
 953:Core/Src/main.c **** 
 954:Core/Src/main.c **** /**
 955:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 956:Core/Src/main.c ****   * @retval None
 957:Core/Src/main.c ****   */
 958:Core/Src/main.c **** void Error_Handler(void)
 959:Core/Src/main.c **** {
 374              		.loc 1 959 1 is_stmt 1 view -0
 375              		.cfi_startproc
 376              		@ Volatile: function does not return.
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 26


 377              		@ args = 0, pretend = 0, frame = 0
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379              		@ link register save eliminated.
 960:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 961:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 962:Core/Src/main.c ****   __disable_irq();
 380              		.loc 1 962 3 view .LVU125
 381              	.LBB10:
 382              	.LBI10:
 383              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 27


  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 28


 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 29


 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 384              		.loc 2 207 27 view .LVU126
 385              	.LBB11:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 386              		.loc 2 209 3 view .LVU127
 387              		.syntax unified
 388              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 389 0000 72B6     		cpsid i
 390              	@ 0 "" 2
 391              		.thumb
 392              		.syntax unified
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 30


 393              	.L8:
 394              	.LBE11:
 395              	.LBE10:
 963:Core/Src/main.c ****   while (1)
 396              		.loc 1 963 3 view .LVU128
 964:Core/Src/main.c ****   {
 965:Core/Src/main.c ****   }
 397              		.loc 1 965 3 view .LVU129
 963:Core/Src/main.c ****   while (1)
 398              		.loc 1 963 9 view .LVU130
 399 0002 FEE7     		b	.L8
 400              		.cfi_endproc
 401              	.LFE355:
 403              		.section	.text.MX_I2C1_Init,"ax",%progbits
 404              		.align	1
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 409              	MX_I2C1_Init:
 410              	.LFB344:
 374:Core/Src/main.c **** 
 411              		.loc 1 374 1 view -0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415 0000 08B5     		push	{r3, lr}
 416              		.cfi_def_cfa_offset 8
 417              		.cfi_offset 3, -8
 418              		.cfi_offset 14, -4
 383:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00707CBB;
 419              		.loc 1 383 3 view .LVU132
 383:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00707CBB;
 420              		.loc 1 383 18 is_stmt 0 view .LVU133
 421 0002 1148     		ldr	r0, .L17
 422 0004 114B     		ldr	r3, .L17+4
 423 0006 0360     		str	r3, [r0]
 384:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 424              		.loc 1 384 3 is_stmt 1 view .LVU134
 384:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 425              		.loc 1 384 21 is_stmt 0 view .LVU135
 426 0008 114B     		ldr	r3, .L17+8
 427 000a 4360     		str	r3, [r0, #4]
 385:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 428              		.loc 1 385 3 is_stmt 1 view .LVU136
 385:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 429              		.loc 1 385 26 is_stmt 0 view .LVU137
 430 000c 0023     		movs	r3, #0
 431 000e 8360     		str	r3, [r0, #8]
 386:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 432              		.loc 1 386 3 is_stmt 1 view .LVU138
 386:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 433              		.loc 1 386 29 is_stmt 0 view .LVU139
 434 0010 0122     		movs	r2, #1
 435 0012 C260     		str	r2, [r0, #12]
 387:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 436              		.loc 1 387 3 is_stmt 1 view .LVU140
 387:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 31


 437              		.loc 1 387 30 is_stmt 0 view .LVU141
 438 0014 0361     		str	r3, [r0, #16]
 388:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 439              		.loc 1 388 3 is_stmt 1 view .LVU142
 388:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 440              		.loc 1 388 26 is_stmt 0 view .LVU143
 441 0016 4361     		str	r3, [r0, #20]
 389:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 442              		.loc 1 389 3 is_stmt 1 view .LVU144
 389:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 443              		.loc 1 389 31 is_stmt 0 view .LVU145
 444 0018 8361     		str	r3, [r0, #24]
 390:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 445              		.loc 1 390 3 is_stmt 1 view .LVU146
 390:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 446              		.loc 1 390 30 is_stmt 0 view .LVU147
 447 001a C361     		str	r3, [r0, #28]
 391:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 448              		.loc 1 391 3 is_stmt 1 view .LVU148
 391:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 449              		.loc 1 391 28 is_stmt 0 view .LVU149
 450 001c 0362     		str	r3, [r0, #32]
 392:Core/Src/main.c ****   {
 451              		.loc 1 392 3 is_stmt 1 view .LVU150
 392:Core/Src/main.c ****   {
 452              		.loc 1 392 7 is_stmt 0 view .LVU151
 453 001e FFF7FEFF 		bl	HAL_I2C_Init
 454              	.LVL12:
 392:Core/Src/main.c ****   {
 455              		.loc 1 392 6 discriminator 1 view .LVU152
 456 0022 50B9     		cbnz	r0, .L14
 399:Core/Src/main.c ****   {
 457              		.loc 1 399 3 is_stmt 1 view .LVU153
 399:Core/Src/main.c ****   {
 458              		.loc 1 399 7 is_stmt 0 view .LVU154
 459 0024 0021     		movs	r1, #0
 460 0026 0848     		ldr	r0, .L17
 461 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 462              	.LVL13:
 399:Core/Src/main.c ****   {
 463              		.loc 1 399 6 discriminator 1 view .LVU155
 464 002c 38B9     		cbnz	r0, .L15
 406:Core/Src/main.c ****   {
 465              		.loc 1 406 3 is_stmt 1 view .LVU156
 406:Core/Src/main.c ****   {
 466              		.loc 1 406 7 is_stmt 0 view .LVU157
 467 002e 0021     		movs	r1, #0
 468 0030 0548     		ldr	r0, .L17
 469 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 470              	.LVL14:
 406:Core/Src/main.c ****   {
 471              		.loc 1 406 6 discriminator 1 view .LVU158
 472 0036 20B9     		cbnz	r0, .L16
 414:Core/Src/main.c **** 
 473              		.loc 1 414 1 view .LVU159
 474 0038 08BD     		pop	{r3, pc}
 475              	.L14:
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 32


 394:Core/Src/main.c ****   }
 476              		.loc 1 394 5 is_stmt 1 view .LVU160
 477 003a FFF7FEFF 		bl	Error_Handler
 478              	.LVL15:
 479              	.L15:
 401:Core/Src/main.c ****   }
 480              		.loc 1 401 5 view .LVU161
 481 003e FFF7FEFF 		bl	Error_Handler
 482              	.LVL16:
 483              	.L16:
 408:Core/Src/main.c ****   }
 484              		.loc 1 408 5 view .LVU162
 485 0042 FFF7FEFF 		bl	Error_Handler
 486              	.LVL17:
 487              	.L18:
 488 0046 00BF     		.align	2
 489              	.L17:
 490 0048 00000000 		.word	hi2c1
 491 004c 00540040 		.word	1073763328
 492 0050 BB7C7000 		.word	7371963
 493              		.cfi_endproc
 494              	.LFE344:
 496              		.section	.text.MX_SDMMC1_SD_Init,"ax",%progbits
 497              		.align	1
 498              		.syntax unified
 499              		.thumb
 500              		.thumb_func
 502              	MX_SDMMC1_SD_Init:
 503              	.LFB345:
 422:Core/Src/main.c **** 
 504              		.loc 1 422 1 view -0
 505              		.cfi_startproc
 506              		@ args = 0, pretend = 0, frame = 0
 507              		@ frame_needed = 0, uses_anonymous_args = 0
 508 0000 08B5     		push	{r3, lr}
 509              		.cfi_def_cfa_offset 8
 510              		.cfi_offset 3, -8
 511              		.cfi_offset 14, -4
 431:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 512              		.loc 1 431 3 view .LVU164
 431:Core/Src/main.c ****   hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 513              		.loc 1 431 17 is_stmt 0 view .LVU165
 514 0002 0848     		ldr	r0, .L23
 515 0004 084B     		ldr	r3, .L23+4
 516 0006 0360     		str	r3, [r0]
 432:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 517              		.loc 1 432 3 is_stmt 1 view .LVU166
 432:Core/Src/main.c ****   hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 518              		.loc 1 432 23 is_stmt 0 view .LVU167
 519 0008 0023     		movs	r3, #0
 520 000a 4360     		str	r3, [r0, #4]
 433:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 521              		.loc 1 433 3 is_stmt 1 view .LVU168
 433:Core/Src/main.c ****   hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 522              		.loc 1 433 28 is_stmt 0 view .LVU169
 523 000c 8360     		str	r3, [r0, #8]
 434:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 33


 524              		.loc 1 434 3 is_stmt 1 view .LVU170
 434:Core/Src/main.c ****   hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 525              		.loc 1 434 21 is_stmt 0 view .LVU171
 526 000e 4FF48042 		mov	r2, #16384
 527 0012 C260     		str	r2, [r0, #12]
 435:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
 528              		.loc 1 435 3 is_stmt 1 view .LVU172
 435:Core/Src/main.c ****   hsd1.Init.ClockDiv = 0;
 529              		.loc 1 435 33 is_stmt 0 view .LVU173
 530 0014 0361     		str	r3, [r0, #16]
 436:Core/Src/main.c ****   if (HAL_SD_Init(&hsd1) != HAL_OK)
 531              		.loc 1 436 3 is_stmt 1 view .LVU174
 436:Core/Src/main.c ****   if (HAL_SD_Init(&hsd1) != HAL_OK)
 532              		.loc 1 436 22 is_stmt 0 view .LVU175
 533 0016 4361     		str	r3, [r0, #20]
 437:Core/Src/main.c ****   {
 534              		.loc 1 437 3 is_stmt 1 view .LVU176
 437:Core/Src/main.c ****   {
 535              		.loc 1 437 7 is_stmt 0 view .LVU177
 536 0018 FFF7FEFF 		bl	HAL_SD_Init
 537              	.LVL18:
 437:Core/Src/main.c ****   {
 538              		.loc 1 437 6 discriminator 1 view .LVU178
 539 001c 00B9     		cbnz	r0, .L22
 445:Core/Src/main.c **** 
 540              		.loc 1 445 1 view .LVU179
 541 001e 08BD     		pop	{r3, pc}
 542              	.L22:
 439:Core/Src/main.c ****   }
 543              		.loc 1 439 5 is_stmt 1 view .LVU180
 544 0020 FFF7FEFF 		bl	Error_Handler
 545              	.LVL19:
 546              	.L24:
 547              		.align	2
 548              	.L23:
 549 0024 00000000 		.word	hsd1
 550 0028 00700052 		.word	1375760384
 551              		.cfi_endproc
 552              	.LFE345:
 554              		.section	.text.MX_SPI1_Init,"ax",%progbits
 555              		.align	1
 556              		.syntax unified
 557              		.thumb
 558              		.thumb_func
 560              	MX_SPI1_Init:
 561              	.LFB346:
 453:Core/Src/main.c **** 
 562              		.loc 1 453 1 view -0
 563              		.cfi_startproc
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566 0000 08B5     		push	{r3, lr}
 567              		.cfi_def_cfa_offset 8
 568              		.cfi_offset 3, -8
 569              		.cfi_offset 14, -4
 463:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 570              		.loc 1 463 3 view .LVU182
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 34


 463:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 571              		.loc 1 463 18 is_stmt 0 view .LVU183
 572 0002 1348     		ldr	r0, .L29
 573 0004 134B     		ldr	r3, .L29+4
 574 0006 0360     		str	r3, [r0]
 464:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 575              		.loc 1 464 3 is_stmt 1 view .LVU184
 464:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 576              		.loc 1 464 19 is_stmt 0 view .LVU185
 577 0008 4FF48003 		mov	r3, #4194304
 578 000c 4360     		str	r3, [r0, #4]
 465:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 579              		.loc 1 465 3 is_stmt 1 view .LVU186
 465:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 580              		.loc 1 465 24 is_stmt 0 view .LVU187
 581 000e 0023     		movs	r3, #0
 582 0010 8360     		str	r3, [r0, #8]
 466:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 583              		.loc 1 466 3 is_stmt 1 view .LVU188
 466:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 584              		.loc 1 466 23 is_stmt 0 view .LVU189
 585 0012 0322     		movs	r2, #3
 586 0014 C260     		str	r2, [r0, #12]
 467:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 587              		.loc 1 467 3 is_stmt 1 view .LVU190
 467:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 588              		.loc 1 467 26 is_stmt 0 view .LVU191
 589 0016 0361     		str	r3, [r0, #16]
 468:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 590              		.loc 1 468 3 is_stmt 1 view .LVU192
 468:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 591              		.loc 1 468 23 is_stmt 0 view .LVU193
 592 0018 4361     		str	r3, [r0, #20]
 469:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 593              		.loc 1 469 3 is_stmt 1 view .LVU194
 469:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 594              		.loc 1 469 18 is_stmt 0 view .LVU195
 595 001a 4FF00052 		mov	r2, #536870912
 596 001e 8261     		str	r2, [r0, #24]
 470:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 597              		.loc 1 470 3 is_stmt 1 view .LVU196
 470:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 598              		.loc 1 470 32 is_stmt 0 view .LVU197
 599 0020 C361     		str	r3, [r0, #28]
 471:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 600              		.loc 1 471 3 is_stmt 1 view .LVU198
 471:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 601              		.loc 1 471 23 is_stmt 0 view .LVU199
 602 0022 0362     		str	r3, [r0, #32]
 472:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 603              		.loc 1 472 3 is_stmt 1 view .LVU200
 472:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 604              		.loc 1 472 21 is_stmt 0 view .LVU201
 605 0024 4362     		str	r3, [r0, #36]
 473:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 606              		.loc 1 473 3 is_stmt 1 view .LVU202
 473:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 35


 607              		.loc 1 473 29 is_stmt 0 view .LVU203
 608 0026 8362     		str	r3, [r0, #40]
 474:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 609              		.loc 1 474 3 is_stmt 1 view .LVU204
 474:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 610              		.loc 1 474 28 is_stmt 0 view .LVU205
 611 0028 C362     		str	r3, [r0, #44]
 475:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 612              		.loc 1 475 3 is_stmt 1 view .LVU206
 475:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 613              		.loc 1 475 23 is_stmt 0 view .LVU207
 614 002a 4FF08042 		mov	r2, #1073741824
 615 002e 4263     		str	r2, [r0, #52]
 476:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 616              		.loc 1 476 3 is_stmt 1 view .LVU208
 476:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 617              		.loc 1 476 26 is_stmt 0 view .LVU209
 618 0030 8363     		str	r3, [r0, #56]
 477:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 619              		.loc 1 477 3 is_stmt 1 view .LVU210
 477:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 620              		.loc 1 477 28 is_stmt 0 view .LVU211
 621 0032 C363     		str	r3, [r0, #60]
 478:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 622              		.loc 1 478 3 is_stmt 1 view .LVU212
 478:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 623              		.loc 1 478 41 is_stmt 0 view .LVU213
 624 0034 0364     		str	r3, [r0, #64]
 479:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 625              		.loc 1 479 3 is_stmt 1 view .LVU214
 479:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 626              		.loc 1 479 41 is_stmt 0 view .LVU215
 627 0036 4364     		str	r3, [r0, #68]
 480:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 628              		.loc 1 480 3 is_stmt 1 view .LVU216
 480:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 629              		.loc 1 480 31 is_stmt 0 view .LVU217
 630 0038 8364     		str	r3, [r0, #72]
 481:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 631              		.loc 1 481 3 is_stmt 1 view .LVU218
 481:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 632              		.loc 1 481 38 is_stmt 0 view .LVU219
 633 003a C364     		str	r3, [r0, #76]
 482:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 634              		.loc 1 482 3 is_stmt 1 view .LVU220
 482:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 635              		.loc 1 482 37 is_stmt 0 view .LVU221
 636 003c 0365     		str	r3, [r0, #80]
 483:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 637              		.loc 1 483 3 is_stmt 1 view .LVU222
 483:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 638              		.loc 1 483 32 is_stmt 0 view .LVU223
 639 003e 4365     		str	r3, [r0, #84]
 484:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 640              		.loc 1 484 3 is_stmt 1 view .LVU224
 484:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 641              		.loc 1 484 21 is_stmt 0 view .LVU225
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 36


 642 0040 8365     		str	r3, [r0, #88]
 485:Core/Src/main.c ****   {
 643              		.loc 1 485 3 is_stmt 1 view .LVU226
 485:Core/Src/main.c ****   {
 644              		.loc 1 485 7 is_stmt 0 view .LVU227
 645 0042 FFF7FEFF 		bl	HAL_SPI_Init
 646              	.LVL20:
 485:Core/Src/main.c ****   {
 647              		.loc 1 485 6 discriminator 1 view .LVU228
 648 0046 00B9     		cbnz	r0, .L28
 493:Core/Src/main.c **** 
 649              		.loc 1 493 1 view .LVU229
 650 0048 08BD     		pop	{r3, pc}
 651              	.L28:
 487:Core/Src/main.c ****   }
 652              		.loc 1 487 5 is_stmt 1 view .LVU230
 653 004a FFF7FEFF 		bl	Error_Handler
 654              	.LVL21:
 655              	.L30:
 656 004e 00BF     		.align	2
 657              	.L29:
 658 0050 00000000 		.word	hspi1
 659 0054 00300140 		.word	1073819648
 660              		.cfi_endproc
 661              	.LFE346:
 663              		.section	.text.MX_SPI2_Init,"ax",%progbits
 664              		.align	1
 665              		.syntax unified
 666              		.thumb
 667              		.thumb_func
 669              	MX_SPI2_Init:
 670              	.LFB347:
 501:Core/Src/main.c **** 
 671              		.loc 1 501 1 view -0
 672              		.cfi_startproc
 673              		@ args = 0, pretend = 0, frame = 0
 674              		@ frame_needed = 0, uses_anonymous_args = 0
 675 0000 08B5     		push	{r3, lr}
 676              		.cfi_def_cfa_offset 8
 677              		.cfi_offset 3, -8
 678              		.cfi_offset 14, -4
 511:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 679              		.loc 1 511 3 view .LVU232
 511:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 680              		.loc 1 511 18 is_stmt 0 view .LVU233
 681 0002 1348     		ldr	r0, .L35
 682 0004 134B     		ldr	r3, .L35+4
 683 0006 0360     		str	r3, [r0]
 512:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 684              		.loc 1 512 3 is_stmt 1 view .LVU234
 512:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 685              		.loc 1 512 19 is_stmt 0 view .LVU235
 686 0008 4FF48003 		mov	r3, #4194304
 687 000c 4360     		str	r3, [r0, #4]
 513:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 688              		.loc 1 513 3 is_stmt 1 view .LVU236
 513:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 37


 689              		.loc 1 513 24 is_stmt 0 view .LVU237
 690 000e 0023     		movs	r3, #0
 691 0010 8360     		str	r3, [r0, #8]
 514:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 692              		.loc 1 514 3 is_stmt 1 view .LVU238
 514:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 693              		.loc 1 514 23 is_stmt 0 view .LVU239
 694 0012 0322     		movs	r2, #3
 695 0014 C260     		str	r2, [r0, #12]
 515:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 696              		.loc 1 515 3 is_stmt 1 view .LVU240
 515:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 697              		.loc 1 515 26 is_stmt 0 view .LVU241
 698 0016 0361     		str	r3, [r0, #16]
 516:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 699              		.loc 1 516 3 is_stmt 1 view .LVU242
 516:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 700              		.loc 1 516 23 is_stmt 0 view .LVU243
 701 0018 4361     		str	r3, [r0, #20]
 517:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 702              		.loc 1 517 3 is_stmt 1 view .LVU244
 517:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 703              		.loc 1 517 18 is_stmt 0 view .LVU245
 704 001a 4FF00052 		mov	r2, #536870912
 705 001e 8261     		str	r2, [r0, #24]
 518:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 706              		.loc 1 518 3 is_stmt 1 view .LVU246
 518:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 707              		.loc 1 518 32 is_stmt 0 view .LVU247
 708 0020 C361     		str	r3, [r0, #28]
 519:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 709              		.loc 1 519 3 is_stmt 1 view .LVU248
 519:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 710              		.loc 1 519 23 is_stmt 0 view .LVU249
 711 0022 0362     		str	r3, [r0, #32]
 520:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 712              		.loc 1 520 3 is_stmt 1 view .LVU250
 520:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 713              		.loc 1 520 21 is_stmt 0 view .LVU251
 714 0024 4362     		str	r3, [r0, #36]
 521:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 0x0;
 715              		.loc 1 521 3 is_stmt 1 view .LVU252
 521:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 0x0;
 716              		.loc 1 521 29 is_stmt 0 view .LVU253
 717 0026 8362     		str	r3, [r0, #40]
 522:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 718              		.loc 1 522 3 is_stmt 1 view .LVU254
 522:Core/Src/main.c ****   hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 719              		.loc 1 522 28 is_stmt 0 view .LVU255
 720 0028 C362     		str	r3, [r0, #44]
 523:Core/Src/main.c ****   hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 721              		.loc 1 523 3 is_stmt 1 view .LVU256
 523:Core/Src/main.c ****   hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 722              		.loc 1 523 23 is_stmt 0 view .LVU257
 723 002a 4FF08042 		mov	r2, #1073741824
 724 002e 4263     		str	r2, [r0, #52]
 524:Core/Src/main.c ****   hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 38


 725              		.loc 1 524 3 is_stmt 1 view .LVU258
 524:Core/Src/main.c ****   hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 726              		.loc 1 524 26 is_stmt 0 view .LVU259
 727 0030 8363     		str	r3, [r0, #56]
 525:Core/Src/main.c ****   hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 728              		.loc 1 525 3 is_stmt 1 view .LVU260
 525:Core/Src/main.c ****   hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 729              		.loc 1 525 28 is_stmt 0 view .LVU261
 730 0032 C363     		str	r3, [r0, #60]
 526:Core/Src/main.c ****   hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 731              		.loc 1 526 3 is_stmt 1 view .LVU262
 526:Core/Src/main.c ****   hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 732              		.loc 1 526 41 is_stmt 0 view .LVU263
 733 0034 0364     		str	r3, [r0, #64]
 527:Core/Src/main.c ****   hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 734              		.loc 1 527 3 is_stmt 1 view .LVU264
 527:Core/Src/main.c ****   hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 735              		.loc 1 527 41 is_stmt 0 view .LVU265
 736 0036 4364     		str	r3, [r0, #68]
 528:Core/Src/main.c ****   hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 737              		.loc 1 528 3 is_stmt 1 view .LVU266
 528:Core/Src/main.c ****   hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 738              		.loc 1 528 31 is_stmt 0 view .LVU267
 739 0038 8364     		str	r3, [r0, #72]
 529:Core/Src/main.c ****   hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 740              		.loc 1 529 3 is_stmt 1 view .LVU268
 529:Core/Src/main.c ****   hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 741              		.loc 1 529 38 is_stmt 0 view .LVU269
 742 003a C364     		str	r3, [r0, #76]
 530:Core/Src/main.c ****   hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 743              		.loc 1 530 3 is_stmt 1 view .LVU270
 530:Core/Src/main.c ****   hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 744              		.loc 1 530 37 is_stmt 0 view .LVU271
 745 003c 0365     		str	r3, [r0, #80]
 531:Core/Src/main.c ****   hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 746              		.loc 1 531 3 is_stmt 1 view .LVU272
 531:Core/Src/main.c ****   hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 747              		.loc 1 531 32 is_stmt 0 view .LVU273
 748 003e 4365     		str	r3, [r0, #84]
 532:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 749              		.loc 1 532 3 is_stmt 1 view .LVU274
 532:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 750              		.loc 1 532 21 is_stmt 0 view .LVU275
 751 0040 8365     		str	r3, [r0, #88]
 533:Core/Src/main.c ****   {
 752              		.loc 1 533 3 is_stmt 1 view .LVU276
 533:Core/Src/main.c ****   {
 753              		.loc 1 533 7 is_stmt 0 view .LVU277
 754 0042 FFF7FEFF 		bl	HAL_SPI_Init
 755              	.LVL22:
 533:Core/Src/main.c ****   {
 756              		.loc 1 533 6 discriminator 1 view .LVU278
 757 0046 00B9     		cbnz	r0, .L34
 541:Core/Src/main.c **** 
 758              		.loc 1 541 1 view .LVU279
 759 0048 08BD     		pop	{r3, pc}
 760              	.L34:
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 39


 535:Core/Src/main.c ****   }
 761              		.loc 1 535 5 is_stmt 1 view .LVU280
 762 004a FFF7FEFF 		bl	Error_Handler
 763              	.LVL23:
 764              	.L36:
 765 004e 00BF     		.align	2
 766              	.L35:
 767 0050 00000000 		.word	hspi2
 768 0054 00380040 		.word	1073756160
 769              		.cfi_endproc
 770              	.LFE347:
 772              		.section	.text.MX_TIM1_Init,"ax",%progbits
 773              		.align	1
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
 778              	MX_TIM1_Init:
 779              	.LFB348:
 549:Core/Src/main.c **** 
 780              		.loc 1 549 1 view -0
 781              		.cfi_startproc
 782              		@ args = 0, pretend = 0, frame = 104
 783              		@ frame_needed = 0, uses_anonymous_args = 0
 784 0000 10B5     		push	{r4, lr}
 785              		.cfi_def_cfa_offset 8
 786              		.cfi_offset 4, -8
 787              		.cfi_offset 14, -4
 788 0002 9AB0     		sub	sp, sp, #104
 789              		.cfi_def_cfa_offset 112
 555:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 790              		.loc 1 555 3 view .LVU282
 555:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 791              		.loc 1 555 26 is_stmt 0 view .LVU283
 792 0004 0024     		movs	r4, #0
 793 0006 1694     		str	r4, [sp, #88]
 794 0008 1794     		str	r4, [sp, #92]
 795 000a 1894     		str	r4, [sp, #96]
 796 000c 1994     		str	r4, [sp, #100]
 556:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 797              		.loc 1 556 3 is_stmt 1 view .LVU284
 556:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 798              		.loc 1 556 27 is_stmt 0 view .LVU285
 799 000e 1394     		str	r4, [sp, #76]
 800 0010 1494     		str	r4, [sp, #80]
 801 0012 1594     		str	r4, [sp, #84]
 557:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 802              		.loc 1 557 3 is_stmt 1 view .LVU286
 557:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 803              		.loc 1 557 22 is_stmt 0 view .LVU287
 804 0014 0C94     		str	r4, [sp, #48]
 805 0016 0D94     		str	r4, [sp, #52]
 806 0018 0E94     		str	r4, [sp, #56]
 807 001a 0F94     		str	r4, [sp, #60]
 808 001c 1094     		str	r4, [sp, #64]
 809 001e 1194     		str	r4, [sp, #68]
 810 0020 1294     		str	r4, [sp, #72]
 558:Core/Src/main.c **** 
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 40


 811              		.loc 1 558 3 is_stmt 1 view .LVU288
 558:Core/Src/main.c **** 
 812              		.loc 1 558 34 is_stmt 0 view .LVU289
 813 0022 2C22     		movs	r2, #44
 814 0024 2146     		mov	r1, r4
 815 0026 01A8     		add	r0, sp, #4
 816 0028 FFF7FEFF 		bl	memset
 817              	.LVL24:
 563:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 818              		.loc 1 563 3 is_stmt 1 view .LVU290
 563:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 819              		.loc 1 563 18 is_stmt 0 view .LVU291
 820 002c 3A48     		ldr	r0, .L57
 821 002e 3B4B     		ldr	r3, .L57+4
 822 0030 0360     		str	r3, [r0]
 564:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 823              		.loc 1 564 3 is_stmt 1 view .LVU292
 564:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 824              		.loc 1 564 24 is_stmt 0 view .LVU293
 825 0032 4460     		str	r4, [r0, #4]
 565:Core/Src/main.c ****   htim1.Init.Period = 65535;
 826              		.loc 1 565 3 is_stmt 1 view .LVU294
 565:Core/Src/main.c ****   htim1.Init.Period = 65535;
 827              		.loc 1 565 26 is_stmt 0 view .LVU295
 828 0034 8460     		str	r4, [r0, #8]
 566:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 829              		.loc 1 566 3 is_stmt 1 view .LVU296
 566:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 830              		.loc 1 566 21 is_stmt 0 view .LVU297
 831 0036 4FF6FF73 		movw	r3, #65535
 832 003a C360     		str	r3, [r0, #12]
 567:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 833              		.loc 1 567 3 is_stmt 1 view .LVU298
 567:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 834              		.loc 1 567 28 is_stmt 0 view .LVU299
 835 003c 0461     		str	r4, [r0, #16]
 568:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 836              		.loc 1 568 3 is_stmt 1 view .LVU300
 568:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 837              		.loc 1 568 32 is_stmt 0 view .LVU301
 838 003e 4461     		str	r4, [r0, #20]
 569:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 839              		.loc 1 569 3 is_stmt 1 view .LVU302
 569:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 840              		.loc 1 569 32 is_stmt 0 view .LVU303
 841 0040 8461     		str	r4, [r0, #24]
 570:Core/Src/main.c ****   {
 842              		.loc 1 570 3 is_stmt 1 view .LVU304
 570:Core/Src/main.c ****   {
 843              		.loc 1 570 7 is_stmt 0 view .LVU305
 844 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 845              	.LVL25:
 570:Core/Src/main.c ****   {
 846              		.loc 1 570 6 discriminator 1 view .LVU306
 847 0046 0028     		cmp	r0, #0
 848 0048 53D1     		bne	.L48
 574:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 41


 849              		.loc 1 574 3 is_stmt 1 view .LVU307
 574:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 850              		.loc 1 574 34 is_stmt 0 view .LVU308
 851 004a 4FF48053 		mov	r3, #4096
 852 004e 1693     		str	r3, [sp, #88]
 575:Core/Src/main.c ****   {
 853              		.loc 1 575 3 is_stmt 1 view .LVU309
 575:Core/Src/main.c ****   {
 854              		.loc 1 575 7 is_stmt 0 view .LVU310
 855 0050 16A9     		add	r1, sp, #88
 856 0052 3148     		ldr	r0, .L57
 857 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 858              	.LVL26:
 575:Core/Src/main.c ****   {
 859              		.loc 1 575 6 discriminator 1 view .LVU311
 860 0058 0028     		cmp	r0, #0
 861 005a 4CD1     		bne	.L49
 579:Core/Src/main.c ****   {
 862              		.loc 1 579 3 is_stmt 1 view .LVU312
 579:Core/Src/main.c ****   {
 863              		.loc 1 579 7 is_stmt 0 view .LVU313
 864 005c 2E48     		ldr	r0, .L57
 865 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 866              	.LVL27:
 579:Core/Src/main.c ****   {
 867              		.loc 1 579 6 discriminator 1 view .LVU314
 868 0062 0028     		cmp	r0, #0
 869 0064 49D1     		bne	.L50
 583:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 870              		.loc 1 583 3 is_stmt 1 view .LVU315
 583:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 871              		.loc 1 583 37 is_stmt 0 view .LVU316
 872 0066 0023     		movs	r3, #0
 873 0068 1393     		str	r3, [sp, #76]
 584:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 874              		.loc 1 584 3 is_stmt 1 view .LVU317
 584:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 875              		.loc 1 584 38 is_stmt 0 view .LVU318
 876 006a 1493     		str	r3, [sp, #80]
 585:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 877              		.loc 1 585 3 is_stmt 1 view .LVU319
 585:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 878              		.loc 1 585 33 is_stmt 0 view .LVU320
 879 006c 1593     		str	r3, [sp, #84]
 586:Core/Src/main.c ****   {
 880              		.loc 1 586 3 is_stmt 1 view .LVU321
 586:Core/Src/main.c ****   {
 881              		.loc 1 586 7 is_stmt 0 view .LVU322
 882 006e 13A9     		add	r1, sp, #76
 883 0070 2948     		ldr	r0, .L57
 884 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 885              	.LVL28:
 586:Core/Src/main.c ****   {
 886              		.loc 1 586 6 discriminator 1 view .LVU323
 887 0076 0028     		cmp	r0, #0
 888 0078 41D1     		bne	.L51
 590:Core/Src/main.c ****   sConfigOC.Pulse = 0;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 42


 889              		.loc 1 590 3 is_stmt 1 view .LVU324
 590:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 890              		.loc 1 590 20 is_stmt 0 view .LVU325
 891 007a 6023     		movs	r3, #96
 892 007c 0C93     		str	r3, [sp, #48]
 591:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 893              		.loc 1 591 3 is_stmt 1 view .LVU326
 591:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 894              		.loc 1 591 19 is_stmt 0 view .LVU327
 895 007e 0022     		movs	r2, #0
 896 0080 0D92     		str	r2, [sp, #52]
 592:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 897              		.loc 1 592 3 is_stmt 1 view .LVU328
 592:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 898              		.loc 1 592 24 is_stmt 0 view .LVU329
 899 0082 0E92     		str	r2, [sp, #56]
 593:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 900              		.loc 1 593 3 is_stmt 1 view .LVU330
 593:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 901              		.loc 1 593 25 is_stmt 0 view .LVU331
 902 0084 0F92     		str	r2, [sp, #60]
 594:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 903              		.loc 1 594 3 is_stmt 1 view .LVU332
 594:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 904              		.loc 1 594 24 is_stmt 0 view .LVU333
 905 0086 1092     		str	r2, [sp, #64]
 595:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 906              		.loc 1 595 3 is_stmt 1 view .LVU334
 595:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 907              		.loc 1 595 25 is_stmt 0 view .LVU335
 908 0088 1192     		str	r2, [sp, #68]
 596:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 909              		.loc 1 596 3 is_stmt 1 view .LVU336
 596:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 910              		.loc 1 596 26 is_stmt 0 view .LVU337
 911 008a 1292     		str	r2, [sp, #72]
 597:Core/Src/main.c ****   {
 912              		.loc 1 597 3 is_stmt 1 view .LVU338
 597:Core/Src/main.c ****   {
 913              		.loc 1 597 7 is_stmt 0 view .LVU339
 914 008c 0CA9     		add	r1, sp, #48
 915 008e 2248     		ldr	r0, .L57
 916 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 917              	.LVL29:
 597:Core/Src/main.c ****   {
 918              		.loc 1 597 6 discriminator 1 view .LVU340
 919 0094 0028     		cmp	r0, #0
 920 0096 34D1     		bne	.L52
 601:Core/Src/main.c ****   {
 921              		.loc 1 601 3 is_stmt 1 view .LVU341
 601:Core/Src/main.c ****   {
 922              		.loc 1 601 7 is_stmt 0 view .LVU342
 923 0098 0422     		movs	r2, #4
 924 009a 0CA9     		add	r1, sp, #48
 925 009c 1E48     		ldr	r0, .L57
 926 009e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 927              	.LVL30:
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 43


 601:Core/Src/main.c ****   {
 928              		.loc 1 601 6 discriminator 1 view .LVU343
 929 00a2 0028     		cmp	r0, #0
 930 00a4 2FD1     		bne	.L53
 605:Core/Src/main.c ****   {
 931              		.loc 1 605 3 is_stmt 1 view .LVU344
 605:Core/Src/main.c ****   {
 932              		.loc 1 605 7 is_stmt 0 view .LVU345
 933 00a6 0822     		movs	r2, #8
 934 00a8 0CA9     		add	r1, sp, #48
 935 00aa 1B48     		ldr	r0, .L57
 936 00ac FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 937              	.LVL31:
 605:Core/Src/main.c ****   {
 938              		.loc 1 605 6 discriminator 1 view .LVU346
 939 00b0 58BB     		cbnz	r0, .L54
 609:Core/Src/main.c ****   {
 940              		.loc 1 609 3 is_stmt 1 view .LVU347
 609:Core/Src/main.c ****   {
 941              		.loc 1 609 7 is_stmt 0 view .LVU348
 942 00b2 0C22     		movs	r2, #12
 943 00b4 0CA9     		add	r1, sp, #48
 944 00b6 1848     		ldr	r0, .L57
 945 00b8 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 946              	.LVL32:
 609:Core/Src/main.c ****   {
 947              		.loc 1 609 6 discriminator 1 view .LVU349
 948 00bc 38BB     		cbnz	r0, .L55
 613:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 949              		.loc 1 613 3 is_stmt 1 view .LVU350
 613:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 950              		.loc 1 613 40 is_stmt 0 view .LVU351
 951 00be 0023     		movs	r3, #0
 952 00c0 0193     		str	r3, [sp, #4]
 614:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 953              		.loc 1 614 3 is_stmt 1 view .LVU352
 614:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 954              		.loc 1 614 41 is_stmt 0 view .LVU353
 955 00c2 0293     		str	r3, [sp, #8]
 615:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 956              		.loc 1 615 3 is_stmt 1 view .LVU354
 615:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 957              		.loc 1 615 34 is_stmt 0 view .LVU355
 958 00c4 0393     		str	r3, [sp, #12]
 616:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 959              		.loc 1 616 3 is_stmt 1 view .LVU356
 616:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 960              		.loc 1 616 33 is_stmt 0 view .LVU357
 961 00c6 0493     		str	r3, [sp, #16]
 617:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 962              		.loc 1 617 3 is_stmt 1 view .LVU358
 617:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 963              		.loc 1 617 35 is_stmt 0 view .LVU359
 964 00c8 0593     		str	r3, [sp, #20]
 618:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 965              		.loc 1 618 3 is_stmt 1 view .LVU360
 618:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 44


 966              		.loc 1 618 38 is_stmt 0 view .LVU361
 967 00ca 4FF40052 		mov	r2, #8192
 968 00ce 0692     		str	r2, [sp, #24]
 619:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 969              		.loc 1 619 3 is_stmt 1 view .LVU362
 619:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 970              		.loc 1 619 36 is_stmt 0 view .LVU363
 971 00d0 0793     		str	r3, [sp, #28]
 620:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 972              		.loc 1 620 3 is_stmt 1 view .LVU364
 620:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 973              		.loc 1 620 36 is_stmt 0 view .LVU365
 974 00d2 0893     		str	r3, [sp, #32]
 621:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 975              		.loc 1 621 3 is_stmt 1 view .LVU366
 621:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 976              		.loc 1 621 39 is_stmt 0 view .LVU367
 977 00d4 4FF00072 		mov	r2, #33554432
 978 00d8 0992     		str	r2, [sp, #36]
 622:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 979              		.loc 1 622 3 is_stmt 1 view .LVU368
 622:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 980              		.loc 1 622 37 is_stmt 0 view .LVU369
 981 00da 0A93     		str	r3, [sp, #40]
 623:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 982              		.loc 1 623 3 is_stmt 1 view .LVU370
 623:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 983              		.loc 1 623 40 is_stmt 0 view .LVU371
 984 00dc 0B93     		str	r3, [sp, #44]
 624:Core/Src/main.c ****   {
 985              		.loc 1 624 3 is_stmt 1 view .LVU372
 624:Core/Src/main.c ****   {
 986              		.loc 1 624 7 is_stmt 0 view .LVU373
 987 00de 01A9     		add	r1, sp, #4
 988 00e0 0D48     		ldr	r0, .L57
 989 00e2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 990              	.LVL33:
 624:Core/Src/main.c ****   {
 991              		.loc 1 624 6 discriminator 1 view .LVU374
 992 00e6 A0B9     		cbnz	r0, .L56
 631:Core/Src/main.c **** 
 993              		.loc 1 631 3 is_stmt 1 view .LVU375
 994 00e8 0B48     		ldr	r0, .L57
 995 00ea FFF7FEFF 		bl	HAL_TIM_MspPostInit
 996              	.LVL34:
 633:Core/Src/main.c **** 
 997              		.loc 1 633 1 is_stmt 0 view .LVU376
 998 00ee 1AB0     		add	sp, sp, #104
 999              		.cfi_remember_state
 1000              		.cfi_def_cfa_offset 8
 1001              		@ sp needed
 1002 00f0 10BD     		pop	{r4, pc}
 1003              	.L48:
 1004              		.cfi_restore_state
 572:Core/Src/main.c ****   }
 1005              		.loc 1 572 5 is_stmt 1 view .LVU377
 1006 00f2 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 45


 1007              	.LVL35:
 1008              	.L49:
 577:Core/Src/main.c ****   }
 1009              		.loc 1 577 5 view .LVU378
 1010 00f6 FFF7FEFF 		bl	Error_Handler
 1011              	.LVL36:
 1012              	.L50:
 581:Core/Src/main.c ****   }
 1013              		.loc 1 581 5 view .LVU379
 1014 00fa FFF7FEFF 		bl	Error_Handler
 1015              	.LVL37:
 1016              	.L51:
 588:Core/Src/main.c ****   }
 1017              		.loc 1 588 5 view .LVU380
 1018 00fe FFF7FEFF 		bl	Error_Handler
 1019              	.LVL38:
 1020              	.L52:
 599:Core/Src/main.c ****   }
 1021              		.loc 1 599 5 view .LVU381
 1022 0102 FFF7FEFF 		bl	Error_Handler
 1023              	.LVL39:
 1024              	.L53:
 603:Core/Src/main.c ****   }
 1025              		.loc 1 603 5 view .LVU382
 1026 0106 FFF7FEFF 		bl	Error_Handler
 1027              	.LVL40:
 1028              	.L54:
 607:Core/Src/main.c ****   }
 1029              		.loc 1 607 5 view .LVU383
 1030 010a FFF7FEFF 		bl	Error_Handler
 1031              	.LVL41:
 1032              	.L55:
 611:Core/Src/main.c ****   }
 1033              		.loc 1 611 5 view .LVU384
 1034 010e FFF7FEFF 		bl	Error_Handler
 1035              	.LVL42:
 1036              	.L56:
 626:Core/Src/main.c ****   }
 1037              		.loc 1 626 5 view .LVU385
 1038 0112 FFF7FEFF 		bl	Error_Handler
 1039              	.LVL43:
 1040              	.L58:
 1041 0116 00BF     		.align	2
 1042              	.L57:
 1043 0118 00000000 		.word	htim1
 1044 011c 00000140 		.word	1073807360
 1045              		.cfi_endproc
 1046              	.LFE348:
 1048              		.section	.text.MX_TIM2_Init,"ax",%progbits
 1049              		.align	1
 1050              		.syntax unified
 1051              		.thumb
 1052              		.thumb_func
 1054              	MX_TIM2_Init:
 1055              	.LFB349:
 641:Core/Src/main.c **** 
 1056              		.loc 1 641 1 view -0
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 46


 1057              		.cfi_startproc
 1058              		@ args = 0, pretend = 0, frame = 56
 1059              		@ frame_needed = 0, uses_anonymous_args = 0
 1060 0000 00B5     		push	{lr}
 1061              		.cfi_def_cfa_offset 4
 1062              		.cfi_offset 14, -4
 1063 0002 8FB0     		sub	sp, sp, #60
 1064              		.cfi_def_cfa_offset 64
 647:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1065              		.loc 1 647 3 view .LVU387
 647:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1066              		.loc 1 647 26 is_stmt 0 view .LVU388
 1067 0004 0023     		movs	r3, #0
 1068 0006 0A93     		str	r3, [sp, #40]
 1069 0008 0B93     		str	r3, [sp, #44]
 1070 000a 0C93     		str	r3, [sp, #48]
 1071 000c 0D93     		str	r3, [sp, #52]
 648:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1072              		.loc 1 648 3 is_stmt 1 view .LVU389
 648:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1073              		.loc 1 648 27 is_stmt 0 view .LVU390
 1074 000e 0793     		str	r3, [sp, #28]
 1075 0010 0893     		str	r3, [sp, #32]
 1076 0012 0993     		str	r3, [sp, #36]
 649:Core/Src/main.c **** 
 1077              		.loc 1 649 3 is_stmt 1 view .LVU391
 649:Core/Src/main.c **** 
 1078              		.loc 1 649 22 is_stmt 0 view .LVU392
 1079 0014 0093     		str	r3, [sp]
 1080 0016 0193     		str	r3, [sp, #4]
 1081 0018 0293     		str	r3, [sp, #8]
 1082 001a 0393     		str	r3, [sp, #12]
 1083 001c 0493     		str	r3, [sp, #16]
 1084 001e 0593     		str	r3, [sp, #20]
 1085 0020 0693     		str	r3, [sp, #24]
 654:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 1086              		.loc 1 654 3 is_stmt 1 view .LVU393
 654:Core/Src/main.c ****   htim2.Init.Prescaler = 0;
 1087              		.loc 1 654 18 is_stmt 0 view .LVU394
 1088 0022 2248     		ldr	r0, .L73
 1089 0024 4FF08042 		mov	r2, #1073741824
 1090 0028 0260     		str	r2, [r0]
 655:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1091              		.loc 1 655 3 is_stmt 1 view .LVU395
 655:Core/Src/main.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1092              		.loc 1 655 24 is_stmt 0 view .LVU396
 1093 002a 4360     		str	r3, [r0, #4]
 656:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 1094              		.loc 1 656 3 is_stmt 1 view .LVU397
 656:Core/Src/main.c ****   htim2.Init.Period = 4294967295;
 1095              		.loc 1 656 26 is_stmt 0 view .LVU398
 1096 002c 8360     		str	r3, [r0, #8]
 657:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1097              		.loc 1 657 3 is_stmt 1 view .LVU399
 657:Core/Src/main.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1098              		.loc 1 657 21 is_stmt 0 view .LVU400
 1099 002e 4FF0FF32 		mov	r2, #-1
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 47


 1100 0032 C260     		str	r2, [r0, #12]
 658:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1101              		.loc 1 658 3 is_stmt 1 view .LVU401
 658:Core/Src/main.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1102              		.loc 1 658 28 is_stmt 0 view .LVU402
 1103 0034 0361     		str	r3, [r0, #16]
 659:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1104              		.loc 1 659 3 is_stmt 1 view .LVU403
 659:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1105              		.loc 1 659 32 is_stmt 0 view .LVU404
 1106 0036 8361     		str	r3, [r0, #24]
 660:Core/Src/main.c ****   {
 1107              		.loc 1 660 3 is_stmt 1 view .LVU405
 660:Core/Src/main.c ****   {
 1108              		.loc 1 660 7 is_stmt 0 view .LVU406
 1109 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1110              	.LVL44:
 660:Core/Src/main.c ****   {
 1111              		.loc 1 660 6 discriminator 1 view .LVU407
 1112 003c 50BB     		cbnz	r0, .L67
 664:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1113              		.loc 1 664 3 is_stmt 1 view .LVU408
 664:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1114              		.loc 1 664 34 is_stmt 0 view .LVU409
 1115 003e 4FF48053 		mov	r3, #4096
 1116 0042 0A93     		str	r3, [sp, #40]
 665:Core/Src/main.c ****   {
 1117              		.loc 1 665 3 is_stmt 1 view .LVU410
 665:Core/Src/main.c ****   {
 1118              		.loc 1 665 7 is_stmt 0 view .LVU411
 1119 0044 0AA9     		add	r1, sp, #40
 1120 0046 1948     		ldr	r0, .L73
 1121 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1122              	.LVL45:
 665:Core/Src/main.c ****   {
 1123              		.loc 1 665 6 discriminator 1 view .LVU412
 1124 004c 20BB     		cbnz	r0, .L68
 669:Core/Src/main.c ****   {
 1125              		.loc 1 669 3 is_stmt 1 view .LVU413
 669:Core/Src/main.c ****   {
 1126              		.loc 1 669 7 is_stmt 0 view .LVU414
 1127 004e 1748     		ldr	r0, .L73
 1128 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1129              	.LVL46:
 669:Core/Src/main.c ****   {
 1130              		.loc 1 669 6 discriminator 1 view .LVU415
 1131 0054 10BB     		cbnz	r0, .L69
 673:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1132              		.loc 1 673 3 is_stmt 1 view .LVU416
 673:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1133              		.loc 1 673 37 is_stmt 0 view .LVU417
 1134 0056 0023     		movs	r3, #0
 1135 0058 0793     		str	r3, [sp, #28]
 674:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1136              		.loc 1 674 3 is_stmt 1 view .LVU418
 674:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1137              		.loc 1 674 33 is_stmt 0 view .LVU419
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 48


 1138 005a 0993     		str	r3, [sp, #36]
 675:Core/Src/main.c ****   {
 1139              		.loc 1 675 3 is_stmt 1 view .LVU420
 675:Core/Src/main.c ****   {
 1140              		.loc 1 675 7 is_stmt 0 view .LVU421
 1141 005c 07A9     		add	r1, sp, #28
 1142 005e 1348     		ldr	r0, .L73
 1143 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1144              	.LVL47:
 675:Core/Src/main.c ****   {
 1145              		.loc 1 675 6 discriminator 1 view .LVU422
 1146 0064 E0B9     		cbnz	r0, .L70
 679:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1147              		.loc 1 679 3 is_stmt 1 view .LVU423
 679:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1148              		.loc 1 679 20 is_stmt 0 view .LVU424
 1149 0066 6023     		movs	r3, #96
 1150 0068 0093     		str	r3, [sp]
 680:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1151              		.loc 1 680 3 is_stmt 1 view .LVU425
 680:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1152              		.loc 1 680 19 is_stmt 0 view .LVU426
 1153 006a 0022     		movs	r2, #0
 1154 006c 0192     		str	r2, [sp, #4]
 681:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1155              		.loc 1 681 3 is_stmt 1 view .LVU427
 681:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1156              		.loc 1 681 24 is_stmt 0 view .LVU428
 1157 006e 0292     		str	r2, [sp, #8]
 682:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1158              		.loc 1 682 3 is_stmt 1 view .LVU429
 682:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1159              		.loc 1 682 24 is_stmt 0 view .LVU430
 1160 0070 0492     		str	r2, [sp, #16]
 683:Core/Src/main.c ****   {
 1161              		.loc 1 683 3 is_stmt 1 view .LVU431
 683:Core/Src/main.c ****   {
 1162              		.loc 1 683 7 is_stmt 0 view .LVU432
 1163 0072 6946     		mov	r1, sp
 1164 0074 0D48     		ldr	r0, .L73
 1165 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1166              	.LVL48:
 683:Core/Src/main.c ****   {
 1167              		.loc 1 683 6 discriminator 1 view .LVU433
 1168 007a 98B9     		cbnz	r0, .L71
 687:Core/Src/main.c ****   {
 1169              		.loc 1 687 3 is_stmt 1 view .LVU434
 687:Core/Src/main.c ****   {
 1170              		.loc 1 687 7 is_stmt 0 view .LVU435
 1171 007c 0422     		movs	r2, #4
 1172 007e 6946     		mov	r1, sp
 1173 0080 0A48     		ldr	r0, .L73
 1174 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1175              	.LVL49:
 687:Core/Src/main.c ****   {
 1176              		.loc 1 687 6 discriminator 1 view .LVU436
 1177 0086 78B9     		cbnz	r0, .L72
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 49


 694:Core/Src/main.c **** 
 1178              		.loc 1 694 3 is_stmt 1 view .LVU437
 1179 0088 0848     		ldr	r0, .L73
 1180 008a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1181              	.LVL50:
 696:Core/Src/main.c **** 
 1182              		.loc 1 696 1 is_stmt 0 view .LVU438
 1183 008e 0FB0     		add	sp, sp, #60
 1184              		.cfi_remember_state
 1185              		.cfi_def_cfa_offset 4
 1186              		@ sp needed
 1187 0090 5DF804FB 		ldr	pc, [sp], #4
 1188              	.L67:
 1189              		.cfi_restore_state
 662:Core/Src/main.c ****   }
 1190              		.loc 1 662 5 is_stmt 1 view .LVU439
 1191 0094 FFF7FEFF 		bl	Error_Handler
 1192              	.LVL51:
 1193              	.L68:
 667:Core/Src/main.c ****   }
 1194              		.loc 1 667 5 view .LVU440
 1195 0098 FFF7FEFF 		bl	Error_Handler
 1196              	.LVL52:
 1197              	.L69:
 671:Core/Src/main.c ****   }
 1198              		.loc 1 671 5 view .LVU441
 1199 009c FFF7FEFF 		bl	Error_Handler
 1200              	.LVL53:
 1201              	.L70:
 677:Core/Src/main.c ****   }
 1202              		.loc 1 677 5 view .LVU442
 1203 00a0 FFF7FEFF 		bl	Error_Handler
 1204              	.LVL54:
 1205              	.L71:
 685:Core/Src/main.c ****   }
 1206              		.loc 1 685 5 view .LVU443
 1207 00a4 FFF7FEFF 		bl	Error_Handler
 1208              	.LVL55:
 1209              	.L72:
 689:Core/Src/main.c ****   }
 1210              		.loc 1 689 5 view .LVU444
 1211 00a8 FFF7FEFF 		bl	Error_Handler
 1212              	.LVL56:
 1213              	.L74:
 1214              		.align	2
 1215              	.L73:
 1216 00ac 00000000 		.word	htim2
 1217              		.cfi_endproc
 1218              	.LFE349:
 1220              		.section	.text.MX_TIM12_Init,"ax",%progbits
 1221              		.align	1
 1222              		.syntax unified
 1223              		.thumb
 1224              		.thumb_func
 1226              	MX_TIM12_Init:
 1227              	.LFB350:
 704:Core/Src/main.c **** 
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 50


 1228              		.loc 1 704 1 view -0
 1229              		.cfi_startproc
 1230              		@ args = 0, pretend = 0, frame = 40
 1231              		@ frame_needed = 0, uses_anonymous_args = 0
 1232 0000 00B5     		push	{lr}
 1233              		.cfi_def_cfa_offset 4
 1234              		.cfi_offset 14, -4
 1235 0002 8BB0     		sub	sp, sp, #44
 1236              		.cfi_def_cfa_offset 48
 710:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1237              		.loc 1 710 3 view .LVU446
 710:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1238              		.loc 1 710 27 is_stmt 0 view .LVU447
 1239 0004 0023     		movs	r3, #0
 1240 0006 0793     		str	r3, [sp, #28]
 1241 0008 0893     		str	r3, [sp, #32]
 1242 000a 0993     		str	r3, [sp, #36]
 711:Core/Src/main.c **** 
 1243              		.loc 1 711 3 is_stmt 1 view .LVU448
 711:Core/Src/main.c **** 
 1244              		.loc 1 711 22 is_stmt 0 view .LVU449
 1245 000c 0093     		str	r3, [sp]
 1246 000e 0193     		str	r3, [sp, #4]
 1247 0010 0293     		str	r3, [sp, #8]
 1248 0012 0393     		str	r3, [sp, #12]
 1249 0014 0493     		str	r3, [sp, #16]
 1250 0016 0593     		str	r3, [sp, #20]
 1251 0018 0693     		str	r3, [sp, #24]
 716:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
 1252              		.loc 1 716 3 is_stmt 1 view .LVU450
 716:Core/Src/main.c ****   htim12.Init.Prescaler = 0;
 1253              		.loc 1 716 19 is_stmt 0 view .LVU451
 1254 001a 1648     		ldr	r0, .L83
 1255 001c 164A     		ldr	r2, .L83+4
 1256 001e 0260     		str	r2, [r0]
 717:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 1257              		.loc 1 717 3 is_stmt 1 view .LVU452
 717:Core/Src/main.c ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 1258              		.loc 1 717 25 is_stmt 0 view .LVU453
 1259 0020 4360     		str	r3, [r0, #4]
 718:Core/Src/main.c ****   htim12.Init.Period = 65535;
 1260              		.loc 1 718 3 is_stmt 1 view .LVU454
 718:Core/Src/main.c ****   htim12.Init.Period = 65535;
 1261              		.loc 1 718 27 is_stmt 0 view .LVU455
 1262 0022 8360     		str	r3, [r0, #8]
 719:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1263              		.loc 1 719 3 is_stmt 1 view .LVU456
 719:Core/Src/main.c ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1264              		.loc 1 719 22 is_stmt 0 view .LVU457
 1265 0024 4FF6FF72 		movw	r2, #65535
 1266 0028 C260     		str	r2, [r0, #12]
 720:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1267              		.loc 1 720 3 is_stmt 1 view .LVU458
 720:Core/Src/main.c ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1268              		.loc 1 720 29 is_stmt 0 view .LVU459
 1269 002a 0361     		str	r3, [r0, #16]
 721:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 51


 1270              		.loc 1 721 3 is_stmt 1 view .LVU460
 721:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 1271              		.loc 1 721 33 is_stmt 0 view .LVU461
 1272 002c 8361     		str	r3, [r0, #24]
 722:Core/Src/main.c ****   {
 1273              		.loc 1 722 3 is_stmt 1 view .LVU462
 722:Core/Src/main.c ****   {
 1274              		.loc 1 722 7 is_stmt 0 view .LVU463
 1275 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1276              	.LVL57:
 722:Core/Src/main.c ****   {
 1277              		.loc 1 722 6 discriminator 1 view .LVU464
 1278 0032 C0B9     		cbnz	r0, .L80
 726:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1279              		.loc 1 726 3 is_stmt 1 view .LVU465
 726:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1280              		.loc 1 726 37 is_stmt 0 view .LVU466
 1281 0034 0023     		movs	r3, #0
 1282 0036 0793     		str	r3, [sp, #28]
 727:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 1283              		.loc 1 727 3 is_stmt 1 view .LVU467
 727:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim12, &sMasterConfig) != HAL_OK)
 1284              		.loc 1 727 33 is_stmt 0 view .LVU468
 1285 0038 0993     		str	r3, [sp, #36]
 728:Core/Src/main.c ****   {
 1286              		.loc 1 728 3 is_stmt 1 view .LVU469
 728:Core/Src/main.c ****   {
 1287              		.loc 1 728 7 is_stmt 0 view .LVU470
 1288 003a 07A9     		add	r1, sp, #28
 1289 003c 0D48     		ldr	r0, .L83
 1290 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1291              	.LVL58:
 728:Core/Src/main.c ****   {
 1292              		.loc 1 728 6 discriminator 1 view .LVU471
 1293 0042 90B9     		cbnz	r0, .L81
 732:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1294              		.loc 1 732 3 is_stmt 1 view .LVU472
 732:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1295              		.loc 1 732 20 is_stmt 0 view .LVU473
 1296 0044 6023     		movs	r3, #96
 1297 0046 0093     		str	r3, [sp]
 733:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1298              		.loc 1 733 3 is_stmt 1 view .LVU474
 733:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1299              		.loc 1 733 19 is_stmt 0 view .LVU475
 1300 0048 0022     		movs	r2, #0
 1301 004a 0192     		str	r2, [sp, #4]
 734:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1302              		.loc 1 734 3 is_stmt 1 view .LVU476
 734:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1303              		.loc 1 734 24 is_stmt 0 view .LVU477
 1304 004c 0292     		str	r2, [sp, #8]
 735:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1305              		.loc 1 735 3 is_stmt 1 view .LVU478
 735:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1306              		.loc 1 735 24 is_stmt 0 view .LVU479
 1307 004e 0492     		str	r2, [sp, #16]
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 52


 736:Core/Src/main.c ****   {
 1308              		.loc 1 736 3 is_stmt 1 view .LVU480
 736:Core/Src/main.c ****   {
 1309              		.loc 1 736 7 is_stmt 0 view .LVU481
 1310 0050 6946     		mov	r1, sp
 1311 0052 0848     		ldr	r0, .L83
 1312 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1313              	.LVL59:
 736:Core/Src/main.c ****   {
 1314              		.loc 1 736 6 discriminator 1 view .LVU482
 1315 0058 48B9     		cbnz	r0, .L82
 743:Core/Src/main.c **** 
 1316              		.loc 1 743 3 is_stmt 1 view .LVU483
 1317 005a 0648     		ldr	r0, .L83
 1318 005c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1319              	.LVL60:
 745:Core/Src/main.c **** 
 1320              		.loc 1 745 1 is_stmt 0 view .LVU484
 1321 0060 0BB0     		add	sp, sp, #44
 1322              		.cfi_remember_state
 1323              		.cfi_def_cfa_offset 4
 1324              		@ sp needed
 1325 0062 5DF804FB 		ldr	pc, [sp], #4
 1326              	.L80:
 1327              		.cfi_restore_state
 724:Core/Src/main.c ****   }
 1328              		.loc 1 724 5 is_stmt 1 view .LVU485
 1329 0066 FFF7FEFF 		bl	Error_Handler
 1330              	.LVL61:
 1331              	.L81:
 730:Core/Src/main.c ****   }
 1332              		.loc 1 730 5 view .LVU486
 1333 006a FFF7FEFF 		bl	Error_Handler
 1334              	.LVL62:
 1335              	.L82:
 738:Core/Src/main.c ****   }
 1336              		.loc 1 738 5 view .LVU487
 1337 006e FFF7FEFF 		bl	Error_Handler
 1338              	.LVL63:
 1339              	.L84:
 1340 0072 00BF     		.align	2
 1341              	.L83:
 1342 0074 00000000 		.word	htim12
 1343 0078 00180040 		.word	1073747968
 1344              		.cfi_endproc
 1345              	.LFE350:
 1347              		.section	.text.MX_UART7_Init,"ax",%progbits
 1348              		.align	1
 1349              		.syntax unified
 1350              		.thumb
 1351              		.thumb_func
 1353              	MX_UART7_Init:
 1354              	.LFB351:
 753:Core/Src/main.c **** 
 1355              		.loc 1 753 1 view -0
 1356              		.cfi_startproc
 1357              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 53


 1358              		@ frame_needed = 0, uses_anonymous_args = 0
 1359 0000 08B5     		push	{r3, lr}
 1360              		.cfi_def_cfa_offset 8
 1361              		.cfi_offset 3, -8
 1362              		.cfi_offset 14, -4
 762:Core/Src/main.c ****   huart7.Init.BaudRate = 115200;
 1363              		.loc 1 762 3 view .LVU489
 762:Core/Src/main.c ****   huart7.Init.BaudRate = 115200;
 1364              		.loc 1 762 19 is_stmt 0 view .LVU490
 1365 0002 1548     		ldr	r0, .L95
 1366 0004 154B     		ldr	r3, .L95+4
 1367 0006 0360     		str	r3, [r0]
 763:Core/Src/main.c ****   huart7.Init.WordLength = UART_WORDLENGTH_8B;
 1368              		.loc 1 763 3 is_stmt 1 view .LVU491
 763:Core/Src/main.c ****   huart7.Init.WordLength = UART_WORDLENGTH_8B;
 1369              		.loc 1 763 24 is_stmt 0 view .LVU492
 1370 0008 4FF4E133 		mov	r3, #115200
 1371 000c 4360     		str	r3, [r0, #4]
 764:Core/Src/main.c ****   huart7.Init.StopBits = UART_STOPBITS_1;
 1372              		.loc 1 764 3 is_stmt 1 view .LVU493
 764:Core/Src/main.c ****   huart7.Init.StopBits = UART_STOPBITS_1;
 1373              		.loc 1 764 26 is_stmt 0 view .LVU494
 1374 000e 0023     		movs	r3, #0
 1375 0010 8360     		str	r3, [r0, #8]
 765:Core/Src/main.c ****   huart7.Init.Parity = UART_PARITY_NONE;
 1376              		.loc 1 765 3 is_stmt 1 view .LVU495
 765:Core/Src/main.c ****   huart7.Init.Parity = UART_PARITY_NONE;
 1377              		.loc 1 765 24 is_stmt 0 view .LVU496
 1378 0012 C360     		str	r3, [r0, #12]
 766:Core/Src/main.c ****   huart7.Init.Mode = UART_MODE_TX_RX;
 1379              		.loc 1 766 3 is_stmt 1 view .LVU497
 766:Core/Src/main.c ****   huart7.Init.Mode = UART_MODE_TX_RX;
 1380              		.loc 1 766 22 is_stmt 0 view .LVU498
 1381 0014 0361     		str	r3, [r0, #16]
 767:Core/Src/main.c ****   huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1382              		.loc 1 767 3 is_stmt 1 view .LVU499
 767:Core/Src/main.c ****   huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1383              		.loc 1 767 20 is_stmt 0 view .LVU500
 1384 0016 0C22     		movs	r2, #12
 1385 0018 4261     		str	r2, [r0, #20]
 768:Core/Src/main.c ****   huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 1386              		.loc 1 768 3 is_stmt 1 view .LVU501
 768:Core/Src/main.c ****   huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 1387              		.loc 1 768 25 is_stmt 0 view .LVU502
 1388 001a 8361     		str	r3, [r0, #24]
 769:Core/Src/main.c ****   huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1389              		.loc 1 769 3 is_stmt 1 view .LVU503
 769:Core/Src/main.c ****   huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1390              		.loc 1 769 28 is_stmt 0 view .LVU504
 1391 001c C361     		str	r3, [r0, #28]
 770:Core/Src/main.c ****   huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1392              		.loc 1 770 3 is_stmt 1 view .LVU505
 770:Core/Src/main.c ****   huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1393              		.loc 1 770 30 is_stmt 0 view .LVU506
 1394 001e 0362     		str	r3, [r0, #32]
 771:Core/Src/main.c ****   huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1395              		.loc 1 771 3 is_stmt 1 view .LVU507
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 54


 771:Core/Src/main.c ****   huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1396              		.loc 1 771 30 is_stmt 0 view .LVU508
 1397 0020 4362     		str	r3, [r0, #36]
 772:Core/Src/main.c ****   if (HAL_UART_Init(&huart7) != HAL_OK)
 1398              		.loc 1 772 3 is_stmt 1 view .LVU509
 772:Core/Src/main.c ****   if (HAL_UART_Init(&huart7) != HAL_OK)
 1399              		.loc 1 772 38 is_stmt 0 view .LVU510
 1400 0022 8362     		str	r3, [r0, #40]
 773:Core/Src/main.c ****   {
 1401              		.loc 1 773 3 is_stmt 1 view .LVU511
 773:Core/Src/main.c ****   {
 1402              		.loc 1 773 7 is_stmt 0 view .LVU512
 1403 0024 FFF7FEFF 		bl	HAL_UART_Init
 1404              	.LVL64:
 773:Core/Src/main.c ****   {
 1405              		.loc 1 773 6 discriminator 1 view .LVU513
 1406 0028 70B9     		cbnz	r0, .L91
 777:Core/Src/main.c ****   {
 1407              		.loc 1 777 3 is_stmt 1 view .LVU514
 777:Core/Src/main.c ****   {
 1408              		.loc 1 777 7 is_stmt 0 view .LVU515
 1409 002a 0021     		movs	r1, #0
 1410 002c 0A48     		ldr	r0, .L95
 1411 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1412              	.LVL65:
 777:Core/Src/main.c ****   {
 1413              		.loc 1 777 6 discriminator 1 view .LVU516
 1414 0032 58B9     		cbnz	r0, .L92
 781:Core/Src/main.c ****   {
 1415              		.loc 1 781 3 is_stmt 1 view .LVU517
 781:Core/Src/main.c ****   {
 1416              		.loc 1 781 7 is_stmt 0 view .LVU518
 1417 0034 0021     		movs	r1, #0
 1418 0036 0848     		ldr	r0, .L95
 1419 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1420              	.LVL66:
 781:Core/Src/main.c ****   {
 1421              		.loc 1 781 6 discriminator 1 view .LVU519
 1422 003c 40B9     		cbnz	r0, .L93
 785:Core/Src/main.c ****   {
 1423              		.loc 1 785 3 is_stmt 1 view .LVU520
 785:Core/Src/main.c ****   {
 1424              		.loc 1 785 7 is_stmt 0 view .LVU521
 1425 003e 0648     		ldr	r0, .L95
 1426 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1427              	.LVL67:
 785:Core/Src/main.c ****   {
 1428              		.loc 1 785 6 discriminator 1 view .LVU522
 1429 0044 30B9     		cbnz	r0, .L94
 793:Core/Src/main.c **** 
 1430              		.loc 1 793 1 view .LVU523
 1431 0046 08BD     		pop	{r3, pc}
 1432              	.L91:
 775:Core/Src/main.c ****   }
 1433              		.loc 1 775 5 is_stmt 1 view .LVU524
 1434 0048 FFF7FEFF 		bl	Error_Handler
 1435              	.LVL68:
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 55


 1436              	.L92:
 779:Core/Src/main.c ****   }
 1437              		.loc 1 779 5 view .LVU525
 1438 004c FFF7FEFF 		bl	Error_Handler
 1439              	.LVL69:
 1440              	.L93:
 783:Core/Src/main.c ****   }
 1441              		.loc 1 783 5 view .LVU526
 1442 0050 FFF7FEFF 		bl	Error_Handler
 1443              	.LVL70:
 1444              	.L94:
 787:Core/Src/main.c ****   }
 1445              		.loc 1 787 5 view .LVU527
 1446 0054 FFF7FEFF 		bl	Error_Handler
 1447              	.LVL71:
 1448              	.L96:
 1449              		.align	2
 1450              	.L95:
 1451 0058 00000000 		.word	huart7
 1452 005c 00780040 		.word	1073772544
 1453              		.cfi_endproc
 1454              	.LFE351:
 1456              		.section	.text.MX_UART8_Init,"ax",%progbits
 1457              		.align	1
 1458              		.syntax unified
 1459              		.thumb
 1460              		.thumb_func
 1462              	MX_UART8_Init:
 1463              	.LFB352:
 801:Core/Src/main.c **** 
 1464              		.loc 1 801 1 view -0
 1465              		.cfi_startproc
 1466              		@ args = 0, pretend = 0, frame = 0
 1467              		@ frame_needed = 0, uses_anonymous_args = 0
 1468 0000 08B5     		push	{r3, lr}
 1469              		.cfi_def_cfa_offset 8
 1470              		.cfi_offset 3, -8
 1471              		.cfi_offset 14, -4
 810:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 1472              		.loc 1 810 3 view .LVU529
 810:Core/Src/main.c ****   huart8.Init.BaudRate = 115200;
 1473              		.loc 1 810 19 is_stmt 0 view .LVU530
 1474 0002 1548     		ldr	r0, .L107
 1475 0004 154B     		ldr	r3, .L107+4
 1476 0006 0360     		str	r3, [r0]
 811:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 1477              		.loc 1 811 3 is_stmt 1 view .LVU531
 811:Core/Src/main.c ****   huart8.Init.WordLength = UART_WORDLENGTH_8B;
 1478              		.loc 1 811 24 is_stmt 0 view .LVU532
 1479 0008 4FF4E133 		mov	r3, #115200
 1480 000c 4360     		str	r3, [r0, #4]
 812:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 1481              		.loc 1 812 3 is_stmt 1 view .LVU533
 812:Core/Src/main.c ****   huart8.Init.StopBits = UART_STOPBITS_1;
 1482              		.loc 1 812 26 is_stmt 0 view .LVU534
 1483 000e 0023     		movs	r3, #0
 1484 0010 8360     		str	r3, [r0, #8]
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 56


 813:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 1485              		.loc 1 813 3 is_stmt 1 view .LVU535
 813:Core/Src/main.c ****   huart8.Init.Parity = UART_PARITY_NONE;
 1486              		.loc 1 813 24 is_stmt 0 view .LVU536
 1487 0012 C360     		str	r3, [r0, #12]
 814:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 1488              		.loc 1 814 3 is_stmt 1 view .LVU537
 814:Core/Src/main.c ****   huart8.Init.Mode = UART_MODE_TX_RX;
 1489              		.loc 1 814 22 is_stmt 0 view .LVU538
 1490 0014 0361     		str	r3, [r0, #16]
 815:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1491              		.loc 1 815 3 is_stmt 1 view .LVU539
 815:Core/Src/main.c ****   huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1492              		.loc 1 815 20 is_stmt 0 view .LVU540
 1493 0016 0C22     		movs	r2, #12
 1494 0018 4261     		str	r2, [r0, #20]
 816:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 1495              		.loc 1 816 3 is_stmt 1 view .LVU541
 816:Core/Src/main.c ****   huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 1496              		.loc 1 816 25 is_stmt 0 view .LVU542
 1497 001a 8361     		str	r3, [r0, #24]
 817:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1498              		.loc 1 817 3 is_stmt 1 view .LVU543
 817:Core/Src/main.c ****   huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1499              		.loc 1 817 28 is_stmt 0 view .LVU544
 1500 001c C361     		str	r3, [r0, #28]
 818:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1501              		.loc 1 818 3 is_stmt 1 view .LVU545
 818:Core/Src/main.c ****   huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1502              		.loc 1 818 30 is_stmt 0 view .LVU546
 1503 001e 0362     		str	r3, [r0, #32]
 819:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1504              		.loc 1 819 3 is_stmt 1 view .LVU547
 819:Core/Src/main.c ****   huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1505              		.loc 1 819 30 is_stmt 0 view .LVU548
 1506 0020 4362     		str	r3, [r0, #36]
 820:Core/Src/main.c ****   if (HAL_UART_Init(&huart8) != HAL_OK)
 1507              		.loc 1 820 3 is_stmt 1 view .LVU549
 820:Core/Src/main.c ****   if (HAL_UART_Init(&huart8) != HAL_OK)
 1508              		.loc 1 820 38 is_stmt 0 view .LVU550
 1509 0022 8362     		str	r3, [r0, #40]
 821:Core/Src/main.c ****   {
 1510              		.loc 1 821 3 is_stmt 1 view .LVU551
 821:Core/Src/main.c ****   {
 1511              		.loc 1 821 7 is_stmt 0 view .LVU552
 1512 0024 FFF7FEFF 		bl	HAL_UART_Init
 1513              	.LVL72:
 821:Core/Src/main.c ****   {
 1514              		.loc 1 821 6 discriminator 1 view .LVU553
 1515 0028 70B9     		cbnz	r0, .L103
 825:Core/Src/main.c ****   {
 1516              		.loc 1 825 3 is_stmt 1 view .LVU554
 825:Core/Src/main.c ****   {
 1517              		.loc 1 825 7 is_stmt 0 view .LVU555
 1518 002a 0021     		movs	r1, #0
 1519 002c 0A48     		ldr	r0, .L107
 1520 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 57


 1521              	.LVL73:
 825:Core/Src/main.c ****   {
 1522              		.loc 1 825 6 discriminator 1 view .LVU556
 1523 0032 58B9     		cbnz	r0, .L104
 829:Core/Src/main.c ****   {
 1524              		.loc 1 829 3 is_stmt 1 view .LVU557
 829:Core/Src/main.c ****   {
 1525              		.loc 1 829 7 is_stmt 0 view .LVU558
 1526 0034 0021     		movs	r1, #0
 1527 0036 0848     		ldr	r0, .L107
 1528 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1529              	.LVL74:
 829:Core/Src/main.c ****   {
 1530              		.loc 1 829 6 discriminator 1 view .LVU559
 1531 003c 40B9     		cbnz	r0, .L105
 833:Core/Src/main.c ****   {
 1532              		.loc 1 833 3 is_stmt 1 view .LVU560
 833:Core/Src/main.c ****   {
 1533              		.loc 1 833 7 is_stmt 0 view .LVU561
 1534 003e 0648     		ldr	r0, .L107
 1535 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 1536              	.LVL75:
 833:Core/Src/main.c ****   {
 1537              		.loc 1 833 6 discriminator 1 view .LVU562
 1538 0044 30B9     		cbnz	r0, .L106
 841:Core/Src/main.c **** 
 1539              		.loc 1 841 1 view .LVU563
 1540 0046 08BD     		pop	{r3, pc}
 1541              	.L103:
 823:Core/Src/main.c ****   }
 1542              		.loc 1 823 5 is_stmt 1 view .LVU564
 1543 0048 FFF7FEFF 		bl	Error_Handler
 1544              	.LVL76:
 1545              	.L104:
 827:Core/Src/main.c ****   }
 1546              		.loc 1 827 5 view .LVU565
 1547 004c FFF7FEFF 		bl	Error_Handler
 1548              	.LVL77:
 1549              	.L105:
 831:Core/Src/main.c ****   }
 1550              		.loc 1 831 5 view .LVU566
 1551 0050 FFF7FEFF 		bl	Error_Handler
 1552              	.LVL78:
 1553              	.L106:
 835:Core/Src/main.c ****   }
 1554              		.loc 1 835 5 view .LVU567
 1555 0054 FFF7FEFF 		bl	Error_Handler
 1556              	.LVL79:
 1557              	.L108:
 1558              		.align	2
 1559              	.L107:
 1560 0058 00000000 		.word	huart8
 1561 005c 007C0040 		.word	1073773568
 1562              		.cfi_endproc
 1563              	.LFE352:
 1565              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1566              		.align	1
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 58


 1567              		.syntax unified
 1568              		.thumb
 1569              		.thumb_func
 1571              	MX_ADC1_Init:
 1572              	.LFB342:
 245:Core/Src/main.c **** 
 1573              		.loc 1 245 1 view -0
 1574              		.cfi_startproc
 1575              		@ args = 0, pretend = 0, frame = 40
 1576              		@ frame_needed = 0, uses_anonymous_args = 0
 1577 0000 00B5     		push	{lr}
 1578              		.cfi_def_cfa_offset 4
 1579              		.cfi_offset 14, -4
 1580 0002 8BB0     		sub	sp, sp, #44
 1581              		.cfi_def_cfa_offset 48
 251:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1582              		.loc 1 251 3 view .LVU569
 251:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1583              		.loc 1 251 24 is_stmt 0 view .LVU570
 1584 0004 0023     		movs	r3, #0
 1585 0006 0793     		str	r3, [sp, #28]
 1586 0008 0893     		str	r3, [sp, #32]
 1587 000a 0993     		str	r3, [sp, #36]
 252:Core/Src/main.c **** 
 1588              		.loc 1 252 3 is_stmt 1 view .LVU571
 252:Core/Src/main.c **** 
 1589              		.loc 1 252 26 is_stmt 0 view .LVU572
 1590 000c 0093     		str	r3, [sp]
 1591 000e 0193     		str	r3, [sp, #4]
 1592 0010 0293     		str	r3, [sp, #8]
 1593 0012 0393     		str	r3, [sp, #12]
 1594 0014 0493     		str	r3, [sp, #16]
 1595 0016 0593     		str	r3, [sp, #20]
 1596 0018 0693     		str	r3, [sp, #24]
 260:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 1597              		.loc 1 260 3 is_stmt 1 view .LVU573
 260:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 1598              		.loc 1 260 18 is_stmt 0 view .LVU574
 1599 001a 1E48     		ldr	r0, .L117
 1600 001c 1E4A     		ldr	r2, .L117+4
 1601 001e 0260     		str	r2, [r0]
 261:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 1602              		.loc 1 261 3 is_stmt 1 view .LVU575
 261:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 1603              		.loc 1 261 29 is_stmt 0 view .LVU576
 1604 0020 4FF40022 		mov	r2, #524288
 1605 0024 4260     		str	r2, [r0, #4]
 262:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1606              		.loc 1 262 3 is_stmt 1 view .LVU577
 262:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1607              		.loc 1 262 25 is_stmt 0 view .LVU578
 1608 0026 8360     		str	r3, [r0, #8]
 263:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1609              		.loc 1 263 3 is_stmt 1 view .LVU579
 263:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1610              		.loc 1 263 27 is_stmt 0 view .LVU580
 1611 0028 C360     		str	r3, [r0, #12]
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 59


 264:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1612              		.loc 1 264 3 is_stmt 1 view .LVU581
 264:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1613              		.loc 1 264 27 is_stmt 0 view .LVU582
 1614 002a 0422     		movs	r2, #4
 1615 002c 0261     		str	r2, [r0, #16]
 265:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1616              		.loc 1 265 3 is_stmt 1 view .LVU583
 265:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = DISABLE;
 1617              		.loc 1 265 31 is_stmt 0 view .LVU584
 1618 002e 0375     		strb	r3, [r0, #20]
 266:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 1619              		.loc 1 266 3 is_stmt 1 view .LVU585
 266:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 1620              		.loc 1 266 33 is_stmt 0 view .LVU586
 1621 0030 4375     		strb	r3, [r0, #21]
 267:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1622              		.loc 1 267 3 is_stmt 1 view .LVU587
 267:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1623              		.loc 1 267 30 is_stmt 0 view .LVU588
 1624 0032 0122     		movs	r2, #1
 1625 0034 8261     		str	r2, [r0, #24]
 268:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1626              		.loc 1 268 3 is_stmt 1 view .LVU589
 268:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1627              		.loc 1 268 36 is_stmt 0 view .LVU590
 1628 0036 0377     		strb	r3, [r0, #28]
 269:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1629              		.loc 1 269 3 is_stmt 1 view .LVU591
 269:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1630              		.loc 1 269 31 is_stmt 0 view .LVU592
 1631 0038 4362     		str	r3, [r0, #36]
 270:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1632              		.loc 1 270 3 is_stmt 1 view .LVU593
 270:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1633              		.loc 1 270 35 is_stmt 0 view .LVU594
 1634 003a 8362     		str	r3, [r0, #40]
 271:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1635              		.loc 1 271 3 is_stmt 1 view .LVU595
 271:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1636              		.loc 1 271 39 is_stmt 0 view .LVU596
 1637 003c C362     		str	r3, [r0, #44]
 272:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1638              		.loc 1 272 3 is_stmt 1 view .LVU597
 272:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1639              		.loc 1 272 22 is_stmt 0 view .LVU598
 1640 003e 0363     		str	r3, [r0, #48]
 273:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 1641              		.loc 1 273 3 is_stmt 1 view .LVU599
 273:Core/Src/main.c ****   hadc1.Init.OversamplingMode = DISABLE;
 1642              		.loc 1 273 27 is_stmt 0 view .LVU600
 1643 0040 4363     		str	r3, [r0, #52]
 274:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = 1;
 1644              		.loc 1 274 3 is_stmt 1 view .LVU601
 274:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = 1;
 1645              		.loc 1 274 31 is_stmt 0 view .LVU602
 1646 0042 80F83830 		strb	r3, [r0, #56]
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 60


 275:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1647              		.loc 1 275 3 is_stmt 1 view .LVU603
 275:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1648              		.loc 1 275 33 is_stmt 0 view .LVU604
 1649 0046 C263     		str	r2, [r0, #60]
 276:Core/Src/main.c ****   {
 1650              		.loc 1 276 3 is_stmt 1 view .LVU605
 276:Core/Src/main.c ****   {
 1651              		.loc 1 276 7 is_stmt 0 view .LVU606
 1652 0048 FFF7FEFF 		bl	HAL_ADC_Init
 1653              	.LVL80:
 276:Core/Src/main.c ****   {
 1654              		.loc 1 276 6 discriminator 1 view .LVU607
 1655 004c E0B9     		cbnz	r0, .L114
 283:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1656              		.loc 1 283 3 is_stmt 1 view .LVU608
 283:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1657              		.loc 1 283 18 is_stmt 0 view .LVU609
 1658 004e 0023     		movs	r3, #0
 1659 0050 0793     		str	r3, [sp, #28]
 284:Core/Src/main.c ****   {
 1660              		.loc 1 284 3 is_stmt 1 view .LVU610
 284:Core/Src/main.c ****   {
 1661              		.loc 1 284 7 is_stmt 0 view .LVU611
 1662 0052 07A9     		add	r1, sp, #28
 1663 0054 0F48     		ldr	r0, .L117
 1664 0056 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 1665              	.LVL81:
 284:Core/Src/main.c ****   {
 1666              		.loc 1 284 6 discriminator 1 view .LVU612
 1667 005a B8B9     		cbnz	r0, .L115
 291:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1668              		.loc 1 291 3 is_stmt 1 view .LVU613
 291:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1669              		.loc 1 291 19 is_stmt 0 view .LVU614
 1670 005c 0F4B     		ldr	r3, .L117+8
 1671 005e 0093     		str	r3, [sp]
 292:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 1672              		.loc 1 292 3 is_stmt 1 view .LVU615
 292:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 1673              		.loc 1 292 16 is_stmt 0 view .LVU616
 1674 0060 0623     		movs	r3, #6
 1675 0062 0193     		str	r3, [sp, #4]
 293:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1676              		.loc 1 293 3 is_stmt 1 view .LVU617
 293:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1677              		.loc 1 293 24 is_stmt 0 view .LVU618
 1678 0064 0023     		movs	r3, #0
 1679 0066 0293     		str	r3, [sp, #8]
 294:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1680              		.loc 1 294 3 is_stmt 1 view .LVU619
 294:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1681              		.loc 1 294 22 is_stmt 0 view .LVU620
 1682 0068 40F2FF72 		movw	r2, #2047
 1683 006c 0392     		str	r2, [sp, #12]
 295:Core/Src/main.c ****   sConfig.Offset = 0;
 1684              		.loc 1 295 3 is_stmt 1 view .LVU621
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 61


 295:Core/Src/main.c ****   sConfig.Offset = 0;
 1685              		.loc 1 295 24 is_stmt 0 view .LVU622
 1686 006e 0422     		movs	r2, #4
 1687 0070 0492     		str	r2, [sp, #16]
 296:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1688              		.loc 1 296 3 is_stmt 1 view .LVU623
 296:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1689              		.loc 1 296 18 is_stmt 0 view .LVU624
 1690 0072 0593     		str	r3, [sp, #20]
 297:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1691              		.loc 1 297 3 is_stmt 1 view .LVU625
 297:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1692              		.loc 1 297 34 is_stmt 0 view .LVU626
 1693 0074 8DF81930 		strb	r3, [sp, #25]
 298:Core/Src/main.c ****   {
 1694              		.loc 1 298 3 is_stmt 1 view .LVU627
 298:Core/Src/main.c ****   {
 1695              		.loc 1 298 7 is_stmt 0 view .LVU628
 1696 0078 6946     		mov	r1, sp
 1697 007a 0648     		ldr	r0, .L117
 1698 007c FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1699              	.LVL82:
 298:Core/Src/main.c ****   {
 1700              		.loc 1 298 6 discriminator 1 view .LVU629
 1701 0080 30B9     		cbnz	r0, .L116
 306:Core/Src/main.c **** 
 1702              		.loc 1 306 1 view .LVU630
 1703 0082 0BB0     		add	sp, sp, #44
 1704              		.cfi_remember_state
 1705              		.cfi_def_cfa_offset 4
 1706              		@ sp needed
 1707 0084 5DF804FB 		ldr	pc, [sp], #4
 1708              	.L114:
 1709              		.cfi_restore_state
 278:Core/Src/main.c ****   }
 1710              		.loc 1 278 5 is_stmt 1 view .LVU631
 1711 0088 FFF7FEFF 		bl	Error_Handler
 1712              	.LVL83:
 1713              	.L115:
 286:Core/Src/main.c ****   }
 1714              		.loc 1 286 5 view .LVU632
 1715 008c FFF7FEFF 		bl	Error_Handler
 1716              	.LVL84:
 1717              	.L116:
 300:Core/Src/main.c ****   }
 1718              		.loc 1 300 5 view .LVU633
 1719 0090 FFF7FEFF 		bl	Error_Handler
 1720              	.LVL85:
 1721              	.L118:
 1722              		.align	2
 1723              	.L117:
 1724 0094 00000000 		.word	hadc1
 1725 0098 00200240 		.word	1073881088
 1726 009c 2000F014 		.word	351272992
 1727              		.cfi_endproc
 1728              	.LFE342:
 1730              		.section	.text.MX_ADC2_Init,"ax",%progbits
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 62


 1731              		.align	1
 1732              		.syntax unified
 1733              		.thumb
 1734              		.thumb_func
 1736              	MX_ADC2_Init:
 1737              	.LFB343:
 314:Core/Src/main.c **** 
 1738              		.loc 1 314 1 view -0
 1739              		.cfi_startproc
 1740              		@ args = 0, pretend = 0, frame = 32
 1741              		@ frame_needed = 0, uses_anonymous_args = 0
 1742 0000 00B5     		push	{lr}
 1743              		.cfi_def_cfa_offset 4
 1744              		.cfi_offset 14, -4
 1745 0002 89B0     		sub	sp, sp, #36
 1746              		.cfi_def_cfa_offset 40
 320:Core/Src/main.c **** 
 1747              		.loc 1 320 3 view .LVU635
 320:Core/Src/main.c **** 
 1748              		.loc 1 320 26 is_stmt 0 view .LVU636
 1749 0004 0023     		movs	r3, #0
 1750 0006 0193     		str	r3, [sp, #4]
 1751 0008 0293     		str	r3, [sp, #8]
 1752 000a 0393     		str	r3, [sp, #12]
 1753 000c 0493     		str	r3, [sp, #16]
 1754 000e 0593     		str	r3, [sp, #20]
 1755 0010 0693     		str	r3, [sp, #24]
 1756 0012 0793     		str	r3, [sp, #28]
 328:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 1757              		.loc 1 328 3 is_stmt 1 view .LVU637
 328:Core/Src/main.c ****   hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 1758              		.loc 1 328 18 is_stmt 0 view .LVU638
 1759 0014 1A48     		ldr	r0, .L125
 1760 0016 1B4A     		ldr	r2, .L125+4
 1761 0018 0260     		str	r2, [r0]
 329:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 1762              		.loc 1 329 3 is_stmt 1 view .LVU639
 329:Core/Src/main.c ****   hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 1763              		.loc 1 329 29 is_stmt 0 view .LVU640
 1764 001a 4FF40022 		mov	r2, #524288
 1765 001e 4260     		str	r2, [r0, #4]
 330:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1766              		.loc 1 330 3 is_stmt 1 view .LVU641
 330:Core/Src/main.c ****   hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1767              		.loc 1 330 25 is_stmt 0 view .LVU642
 1768 0020 8360     		str	r3, [r0, #8]
 331:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1769              		.loc 1 331 3 is_stmt 1 view .LVU643
 331:Core/Src/main.c ****   hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1770              		.loc 1 331 27 is_stmt 0 view .LVU644
 1771 0022 C360     		str	r3, [r0, #12]
 332:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 1772              		.loc 1 332 3 is_stmt 1 view .LVU645
 332:Core/Src/main.c ****   hadc2.Init.LowPowerAutoWait = DISABLE;
 1773              		.loc 1 332 27 is_stmt 0 view .LVU646
 1774 0024 0422     		movs	r2, #4
 1775 0026 0261     		str	r2, [r0, #16]
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 63


 333:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 1776              		.loc 1 333 3 is_stmt 1 view .LVU647
 333:Core/Src/main.c ****   hadc2.Init.ContinuousConvMode = DISABLE;
 1777              		.loc 1 333 31 is_stmt 0 view .LVU648
 1778 0028 0375     		strb	r3, [r0, #20]
 334:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 1779              		.loc 1 334 3 is_stmt 1 view .LVU649
 334:Core/Src/main.c ****   hadc2.Init.NbrOfConversion = 1;
 1780              		.loc 1 334 33 is_stmt 0 view .LVU650
 1781 002a 4375     		strb	r3, [r0, #21]
 335:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 1782              		.loc 1 335 3 is_stmt 1 view .LVU651
 335:Core/Src/main.c ****   hadc2.Init.DiscontinuousConvMode = DISABLE;
 1783              		.loc 1 335 30 is_stmt 0 view .LVU652
 1784 002c 0122     		movs	r2, #1
 1785 002e 8261     		str	r2, [r0, #24]
 336:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1786              		.loc 1 336 3 is_stmt 1 view .LVU653
 336:Core/Src/main.c ****   hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1787              		.loc 1 336 36 is_stmt 0 view .LVU654
 1788 0030 0377     		strb	r3, [r0, #28]
 337:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1789              		.loc 1 337 3 is_stmt 1 view .LVU655
 337:Core/Src/main.c ****   hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1790              		.loc 1 337 31 is_stmt 0 view .LVU656
 1791 0032 4362     		str	r3, [r0, #36]
 338:Core/Src/main.c ****   hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1792              		.loc 1 338 3 is_stmt 1 view .LVU657
 338:Core/Src/main.c ****   hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1793              		.loc 1 338 35 is_stmt 0 view .LVU658
 1794 0034 8362     		str	r3, [r0, #40]
 339:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1795              		.loc 1 339 3 is_stmt 1 view .LVU659
 339:Core/Src/main.c ****   hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1796              		.loc 1 339 39 is_stmt 0 view .LVU660
 1797 0036 C362     		str	r3, [r0, #44]
 340:Core/Src/main.c ****   hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1798              		.loc 1 340 3 is_stmt 1 view .LVU661
 340:Core/Src/main.c ****   hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1799              		.loc 1 340 22 is_stmt 0 view .LVU662
 1800 0038 0363     		str	r3, [r0, #48]
 341:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 1801              		.loc 1 341 3 is_stmt 1 view .LVU663
 341:Core/Src/main.c ****   hadc2.Init.OversamplingMode = DISABLE;
 1802              		.loc 1 341 27 is_stmt 0 view .LVU664
 1803 003a 4363     		str	r3, [r0, #52]
 342:Core/Src/main.c ****   hadc2.Init.Oversampling.Ratio = 1;
 1804              		.loc 1 342 3 is_stmt 1 view .LVU665
 342:Core/Src/main.c ****   hadc2.Init.Oversampling.Ratio = 1;
 1805              		.loc 1 342 31 is_stmt 0 view .LVU666
 1806 003c 80F83830 		strb	r3, [r0, #56]
 343:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 1807              		.loc 1 343 3 is_stmt 1 view .LVU667
 343:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc2) != HAL_OK)
 1808              		.loc 1 343 33 is_stmt 0 view .LVU668
 1809 0040 C263     		str	r2, [r0, #60]
 344:Core/Src/main.c ****   {
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 64


 1810              		.loc 1 344 3 is_stmt 1 view .LVU669
 344:Core/Src/main.c ****   {
 1811              		.loc 1 344 7 is_stmt 0 view .LVU670
 1812 0042 FFF7FEFF 		bl	HAL_ADC_Init
 1813              	.LVL86:
 344:Core/Src/main.c ****   {
 1814              		.loc 1 344 6 discriminator 1 view .LVU671
 1815 0046 B0B9     		cbnz	r0, .L123
 351:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1816              		.loc 1 351 3 is_stmt 1 view .LVU672
 351:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1817              		.loc 1 351 19 is_stmt 0 view .LVU673
 1818 0048 0F4B     		ldr	r3, .L125+8
 1819 004a 0193     		str	r3, [sp, #4]
 352:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 1820              		.loc 1 352 3 is_stmt 1 view .LVU674
 352:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 1821              		.loc 1 352 16 is_stmt 0 view .LVU675
 1822 004c 0623     		movs	r3, #6
 1823 004e 0293     		str	r3, [sp, #8]
 353:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1824              		.loc 1 353 3 is_stmt 1 view .LVU676
 353:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1825              		.loc 1 353 24 is_stmt 0 view .LVU677
 1826 0050 0023     		movs	r3, #0
 1827 0052 0393     		str	r3, [sp, #12]
 354:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1828              		.loc 1 354 3 is_stmt 1 view .LVU678
 354:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1829              		.loc 1 354 22 is_stmt 0 view .LVU679
 1830 0054 40F2FF72 		movw	r2, #2047
 1831 0058 0492     		str	r2, [sp, #16]
 355:Core/Src/main.c ****   sConfig.Offset = 0;
 1832              		.loc 1 355 3 is_stmt 1 view .LVU680
 355:Core/Src/main.c ****   sConfig.Offset = 0;
 1833              		.loc 1 355 24 is_stmt 0 view .LVU681
 1834 005a 0422     		movs	r2, #4
 1835 005c 0592     		str	r2, [sp, #20]
 356:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1836              		.loc 1 356 3 is_stmt 1 view .LVU682
 356:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1837              		.loc 1 356 18 is_stmt 0 view .LVU683
 1838 005e 0693     		str	r3, [sp, #24]
 357:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1839              		.loc 1 357 3 is_stmt 1 view .LVU684
 357:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 1840              		.loc 1 357 34 is_stmt 0 view .LVU685
 1841 0060 8DF81D30 		strb	r3, [sp, #29]
 358:Core/Src/main.c ****   {
 1842              		.loc 1 358 3 is_stmt 1 view .LVU686
 358:Core/Src/main.c ****   {
 1843              		.loc 1 358 7 is_stmt 0 view .LVU687
 1844 0064 0DEB0201 		add	r1, sp, r2
 1845 0068 0548     		ldr	r0, .L125
 1846 006a FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1847              	.LVL87:
 358:Core/Src/main.c ****   {
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 65


 1848              		.loc 1 358 6 discriminator 1 view .LVU688
 1849 006e 20B9     		cbnz	r0, .L124
 366:Core/Src/main.c **** 
 1850              		.loc 1 366 1 view .LVU689
 1851 0070 09B0     		add	sp, sp, #36
 1852              		.cfi_remember_state
 1853              		.cfi_def_cfa_offset 4
 1854              		@ sp needed
 1855 0072 5DF804FB 		ldr	pc, [sp], #4
 1856              	.L123:
 1857              		.cfi_restore_state
 346:Core/Src/main.c ****   }
 1858              		.loc 1 346 5 is_stmt 1 view .LVU690
 1859 0076 FFF7FEFF 		bl	Error_Handler
 1860              	.LVL88:
 1861              	.L124:
 360:Core/Src/main.c ****   }
 1862              		.loc 1 360 5 view .LVU691
 1863 007a FFF7FEFF 		bl	Error_Handler
 1864              	.LVL89:
 1865              	.L126:
 1866 007e 00BF     		.align	2
 1867              	.L125:
 1868 0080 00000000 		.word	hadc2
 1869 0084 00210240 		.word	1073881344
 1870 0088 0004002A 		.word	704644096
 1871              		.cfi_endproc
 1872              	.LFE343:
 1874              		.section	.text.SystemClock_Config,"ax",%progbits
 1875              		.align	1
 1876              		.global	SystemClock_Config
 1877              		.syntax unified
 1878              		.thumb
 1879              		.thumb_func
 1881              	SystemClock_Config:
 1882              	.LFB340:
 158:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1883              		.loc 1 158 1 view -0
 1884              		.cfi_startproc
 1885              		@ args = 0, pretend = 0, frame = 112
 1886              		@ frame_needed = 0, uses_anonymous_args = 0
 1887 0000 00B5     		push	{lr}
 1888              		.cfi_def_cfa_offset 4
 1889              		.cfi_offset 14, -4
 1890 0002 9DB0     		sub	sp, sp, #116
 1891              		.cfi_def_cfa_offset 120
 159:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1892              		.loc 1 159 3 view .LVU693
 159:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1893              		.loc 1 159 22 is_stmt 0 view .LVU694
 1894 0004 4C22     		movs	r2, #76
 1895 0006 0021     		movs	r1, #0
 1896 0008 09A8     		add	r0, sp, #36
 1897 000a FFF7FEFF 		bl	memset
 1898              	.LVL90:
 160:Core/Src/main.c **** 
 1899              		.loc 1 160 3 is_stmt 1 view .LVU695
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 66


 160:Core/Src/main.c **** 
 1900              		.loc 1 160 22 is_stmt 0 view .LVU696
 1901 000e 2022     		movs	r2, #32
 1902 0010 0021     		movs	r1, #0
 1903 0012 01A8     		add	r0, sp, #4
 1904 0014 FFF7FEFF 		bl	memset
 1905              	.LVL91:
 164:Core/Src/main.c **** 
 1906              		.loc 1 164 3 is_stmt 1 view .LVU697
 1907 0018 0220     		movs	r0, #2
 1908 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 1909              	.LVL92:
 168:Core/Src/main.c **** 
 1910              		.loc 1 168 3 view .LVU698
 1911              	.LBB12:
 168:Core/Src/main.c **** 
 1912              		.loc 1 168 3 view .LVU699
 1913 001e 0023     		movs	r3, #0
 1914 0020 0093     		str	r3, [sp]
 168:Core/Src/main.c **** 
 1915              		.loc 1 168 3 view .LVU700
 168:Core/Src/main.c **** 
 1916              		.loc 1 168 3 discriminator 2 view .LVU701
 1917 0022 264B     		ldr	r3, .L134
 1918 0024 DA6A     		ldr	r2, [r3, #44]
 1919 0026 22F00102 		bic	r2, r2, #1
 1920 002a DA62     		str	r2, [r3, #44]
 168:Core/Src/main.c **** 
 1921              		.loc 1 168 3 view .LVU702
 168:Core/Src/main.c **** 
 1922              		.loc 1 168 3 is_stmt 0 discriminator 2 view .LVU703
 1923 002c DB6A     		ldr	r3, [r3, #44]
 1924 002e 03F00103 		and	r3, r3, #1
 1925 0032 0093     		str	r3, [sp]
 168:Core/Src/main.c **** 
 1926              		.loc 1 168 3 is_stmt 1 view .LVU704
 168:Core/Src/main.c **** 
 1927              		.loc 1 168 3 is_stmt 0 discriminator 2 view .LVU705
 1928 0034 224A     		ldr	r2, .L134+4
 1929 0036 9369     		ldr	r3, [r2, #24]
 1930 0038 23F44043 		bic	r3, r3, #49152
 1931 003c 43F48043 		orr	r3, r3, #16384
 1932 0040 9361     		str	r3, [r2, #24]
 168:Core/Src/main.c **** 
 1933              		.loc 1 168 3 is_stmt 1 view .LVU706
 168:Core/Src/main.c **** 
 1934              		.loc 1 168 3 is_stmt 0 discriminator 2 view .LVU707
 1935 0042 9369     		ldr	r3, [r2, #24]
 1936 0044 03F44043 		and	r3, r3, #49152
 1937 0048 0093     		str	r3, [sp]
 168:Core/Src/main.c **** 
 1938              		.loc 1 168 3 is_stmt 1 discriminator 4 view .LVU708
 1939 004a 009B     		ldr	r3, [sp]
 1940              	.LBE12:
 168:Core/Src/main.c **** 
 1941              		.loc 1 168 3 view .LVU709
 170:Core/Src/main.c **** 
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 67


 1942              		.loc 1 170 3 view .LVU710
 1943              	.L128:
 170:Core/Src/main.c **** 
 1944              		.loc 1 170 48 discriminator 1 view .LVU711
 170:Core/Src/main.c **** 
 1945              		.loc 1 170 9 discriminator 1 view .LVU712
 170:Core/Src/main.c **** 
 1946              		.loc 1 170 10 is_stmt 0 discriminator 1 view .LVU713
 1947 004c 1C4B     		ldr	r3, .L134+4
 1948 004e 9B69     		ldr	r3, [r3, #24]
 170:Core/Src/main.c **** 
 1949              		.loc 1 170 9 discriminator 1 view .LVU714
 1950 0050 13F4005F 		tst	r3, #8192
 1951 0054 FAD0     		beq	.L128
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1952              		.loc 1 175 3 is_stmt 1 view .LVU715
 175:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1953              		.loc 1 175 36 is_stmt 0 view .LVU716
 1954 0056 0323     		movs	r3, #3
 1955 0058 0993     		str	r3, [sp, #36]
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1956              		.loc 1 176 3 is_stmt 1 view .LVU717
 176:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1957              		.loc 1 176 30 is_stmt 0 view .LVU718
 1958 005a 4FF48033 		mov	r3, #65536
 1959 005e 0A93     		str	r3, [sp, #40]
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1960              		.loc 1 177 3 is_stmt 1 view .LVU719
 177:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1961              		.loc 1 177 30 is_stmt 0 view .LVU720
 1962 0060 0123     		movs	r3, #1
 1963 0062 0C93     		str	r3, [sp, #48]
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1964              		.loc 1 178 3 is_stmt 1 view .LVU721
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1965              		.loc 1 178 41 is_stmt 0 view .LVU722
 1966 0064 4023     		movs	r3, #64
 1967 0066 0D93     		str	r3, [sp, #52]
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1968              		.loc 1 179 3 is_stmt 1 view .LVU723
 179:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1969              		.loc 1 179 34 is_stmt 0 view .LVU724
 1970 0068 0223     		movs	r3, #2
 1971 006a 1293     		str	r3, [sp, #72]
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 5;
 1972              		.loc 1 180 3 is_stmt 1 view .LVU725
 180:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 5;
 1973              		.loc 1 180 35 is_stmt 0 view .LVU726
 1974 006c 1393     		str	r3, [sp, #76]
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 48;
 1975              		.loc 1 181 3 is_stmt 1 view .LVU727
 181:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 48;
 1976              		.loc 1 181 30 is_stmt 0 view .LVU728
 1977 006e 0522     		movs	r2, #5
 1978 0070 1492     		str	r2, [sp, #80]
 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1979              		.loc 1 182 3 is_stmt 1 view .LVU729
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 68


 182:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1980              		.loc 1 182 30 is_stmt 0 view .LVU730
 1981 0072 3021     		movs	r1, #48
 1982 0074 1591     		str	r1, [sp, #84]
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 5;
 1983              		.loc 1 183 3 is_stmt 1 view .LVU731
 183:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 5;
 1984              		.loc 1 183 30 is_stmt 0 view .LVU732
 1985 0076 1693     		str	r3, [sp, #88]
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1986              		.loc 1 184 3 is_stmt 1 view .LVU733
 184:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1987              		.loc 1 184 30 is_stmt 0 view .LVU734
 1988 0078 1792     		str	r2, [sp, #92]
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 1989              		.loc 1 185 3 is_stmt 1 view .LVU735
 185:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 1990              		.loc 1 185 30 is_stmt 0 view .LVU736
 1991 007a 1893     		str	r3, [sp, #96]
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 1992              		.loc 1 186 3 is_stmt 1 view .LVU737
 186:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 1993              		.loc 1 186 32 is_stmt 0 view .LVU738
 1994 007c 0823     		movs	r3, #8
 1995 007e 1993     		str	r3, [sp, #100]
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1996              		.loc 1 187 3 is_stmt 1 view .LVU739
 187:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1997              		.loc 1 187 35 is_stmt 0 view .LVU740
 1998 0080 0023     		movs	r3, #0
 1999 0082 1A93     		str	r3, [sp, #104]
 188:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2000              		.loc 1 188 3 is_stmt 1 view .LVU741
 188:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 2001              		.loc 1 188 34 is_stmt 0 view .LVU742
 2002 0084 1B93     		str	r3, [sp, #108]
 189:Core/Src/main.c ****   {
 2003              		.loc 1 189 3 is_stmt 1 view .LVU743
 189:Core/Src/main.c ****   {
 2004              		.loc 1 189 7 is_stmt 0 view .LVU744
 2005 0086 09A8     		add	r0, sp, #36
 2006 0088 FFF7FEFF 		bl	HAL_RCC_OscConfig
 2007              	.LVL93:
 189:Core/Src/main.c ****   {
 2008              		.loc 1 189 6 discriminator 1 view .LVU745
 2009 008c 90B9     		cbnz	r0, .L132
 196:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 2010              		.loc 1 196 3 is_stmt 1 view .LVU746
 196:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 2011              		.loc 1 196 31 is_stmt 0 view .LVU747
 2012 008e 3F23     		movs	r3, #63
 2013 0090 0193     		str	r3, [sp, #4]
 199:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2014              		.loc 1 199 3 is_stmt 1 view .LVU748
 199:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 2015              		.loc 1 199 34 is_stmt 0 view .LVU749
 2016 0092 0023     		movs	r3, #0
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 69


 2017 0094 0293     		str	r3, [sp, #8]
 200:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 2018              		.loc 1 200 3 is_stmt 1 view .LVU750
 200:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 2019              		.loc 1 200 35 is_stmt 0 view .LVU751
 2020 0096 0393     		str	r3, [sp, #12]
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 2021              		.loc 1 201 3 is_stmt 1 view .LVU752
 201:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 2022              		.loc 1 201 35 is_stmt 0 view .LVU753
 2023 0098 0493     		str	r3, [sp, #16]
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 2024              		.loc 1 202 3 is_stmt 1 view .LVU754
 202:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 2025              		.loc 1 202 36 is_stmt 0 view .LVU755
 2026 009a 0593     		str	r3, [sp, #20]
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 2027              		.loc 1 203 3 is_stmt 1 view .LVU756
 203:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 2028              		.loc 1 203 36 is_stmt 0 view .LVU757
 2029 009c 4022     		movs	r2, #64
 2030 009e 0692     		str	r2, [sp, #24]
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 2031              		.loc 1 204 3 is_stmt 1 view .LVU758
 204:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 2032              		.loc 1 204 36 is_stmt 0 view .LVU759
 2033 00a0 0793     		str	r3, [sp, #28]
 205:Core/Src/main.c **** 
 2034              		.loc 1 205 3 is_stmt 1 view .LVU760
 205:Core/Src/main.c **** 
 2035              		.loc 1 205 36 is_stmt 0 view .LVU761
 2036 00a2 0893     		str	r3, [sp, #32]
 207:Core/Src/main.c ****   {
 2037              		.loc 1 207 3 is_stmt 1 view .LVU762
 207:Core/Src/main.c ****   {
 2038              		.loc 1 207 7 is_stmt 0 view .LVU763
 2039 00a4 0121     		movs	r1, #1
 2040 00a6 01A8     		add	r0, sp, #4
 2041 00a8 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 2042              	.LVL94:
 207:Core/Src/main.c ****   {
 2043              		.loc 1 207 6 discriminator 1 view .LVU764
 2044 00ac 20B9     		cbnz	r0, .L133
 211:Core/Src/main.c **** 
 2045              		.loc 1 211 1 view .LVU765
 2046 00ae 1DB0     		add	sp, sp, #116
 2047              		.cfi_remember_state
 2048              		.cfi_def_cfa_offset 4
 2049              		@ sp needed
 2050 00b0 5DF804FB 		ldr	pc, [sp], #4
 2051              	.L132:
 2052              		.cfi_restore_state
 191:Core/Src/main.c ****   }
 2053              		.loc 1 191 5 is_stmt 1 view .LVU766
 2054 00b4 FFF7FEFF 		bl	Error_Handler
 2055              	.LVL95:
 2056              	.L133:
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 70


 209:Core/Src/main.c ****   }
 2057              		.loc 1 209 5 view .LVU767
 2058 00b8 FFF7FEFF 		bl	Error_Handler
 2059              	.LVL96:
 2060              	.L135:
 2061              		.align	2
 2062              	.L134:
 2063 00bc 00040058 		.word	1476396032
 2064 00c0 00480258 		.word	1476544512
 2065              		.cfi_endproc
 2066              	.LFE340:
 2068              		.section	.text.PeriphCommonClock_Config,"ax",%progbits
 2069              		.align	1
 2070              		.global	PeriphCommonClock_Config
 2071              		.syntax unified
 2072              		.thumb
 2073              		.thumb_func
 2075              	PeriphCommonClock_Config:
 2076              	.LFB341:
 218:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 2077              		.loc 1 218 1 view -0
 2078              		.cfi_startproc
 2079              		@ args = 0, pretend = 0, frame = 192
 2080              		@ frame_needed = 0, uses_anonymous_args = 0
 2081 0000 30B5     		push	{r4, r5, lr}
 2082              		.cfi_def_cfa_offset 12
 2083              		.cfi_offset 4, -12
 2084              		.cfi_offset 5, -8
 2085              		.cfi_offset 14, -4
 2086 0002 B1B0     		sub	sp, sp, #196
 2087              		.cfi_def_cfa_offset 208
 219:Core/Src/main.c **** 
 2088              		.loc 1 219 3 view .LVU769
 219:Core/Src/main.c **** 
 2089              		.loc 1 219 28 is_stmt 0 view .LVU770
 2090 0004 C025     		movs	r5, #192
 2091 0006 2A46     		mov	r2, r5
 2092 0008 0021     		movs	r1, #0
 2093 000a 6846     		mov	r0, sp
 2094 000c FFF7FEFF 		bl	memset
 2095              	.LVL97:
 223:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 2;
 2096              		.loc 1 223 3 is_stmt 1 view .LVU771
 223:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2M = 2;
 2097              		.loc 1 223 44 is_stmt 0 view .LVU772
 2098 0010 4FF40022 		mov	r2, #524288
 2099 0014 0023     		movs	r3, #0
 2100 0016 CDE90023 		strd	r2, [sp]
 224:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 2101              		.loc 1 224 3 is_stmt 1 view .LVU773
 224:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2N = 12;
 2102              		.loc 1 224 34 is_stmt 0 view .LVU774
 2103 001a 0223     		movs	r3, #2
 2104 001c 0293     		str	r3, [sp, #8]
 225:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
 2105              		.loc 1 225 3 is_stmt 1 view .LVU775
 225:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2P = 2;
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 71


 2106              		.loc 1 225 34 is_stmt 0 view .LVU776
 2107 001e 0C22     		movs	r2, #12
 2108 0020 0392     		str	r2, [sp, #12]
 226:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 2109              		.loc 1 226 3 is_stmt 1 view .LVU777
 226:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2Q = 2;
 2110              		.loc 1 226 34 is_stmt 0 view .LVU778
 2111 0022 0493     		str	r3, [sp, #16]
 227:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 2112              		.loc 1 227 3 is_stmt 1 view .LVU779
 227:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2R = 2;
 2113              		.loc 1 227 34 is_stmt 0 view .LVU780
 2114 0024 0593     		str	r3, [sp, #20]
 228:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 2115              		.loc 1 228 3 is_stmt 1 view .LVU781
 228:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 2116              		.loc 1 228 34 is_stmt 0 view .LVU782
 2117 0026 0693     		str	r3, [sp, #24]
 229:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 2118              		.loc 1 229 3 is_stmt 1 view .LVU783
 229:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 2119              		.loc 1 229 36 is_stmt 0 view .LVU784
 2120 0028 0795     		str	r5, [sp, #28]
 230:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 2121              		.loc 1 230 3 is_stmt 1 view .LVU785
 230:Core/Src/main.c ****   PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 2122              		.loc 1 230 39 is_stmt 0 view .LVU786
 2123 002a 2023     		movs	r3, #32
 2124 002c 0893     		str	r3, [sp, #32]
 231:Core/Src/main.c ****   PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 2125              		.loc 1 231 3 is_stmt 1 view .LVU787
 232:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 2126              		.loc 1 232 3 view .LVU788
 233:Core/Src/main.c ****   {
 2127              		.loc 1 233 3 view .LVU789
 233:Core/Src/main.c ****   {
 2128              		.loc 1 233 7 is_stmt 0 view .LVU790
 2129 002e 6846     		mov	r0, sp
 2130 0030 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 2131              	.LVL98:
 233:Core/Src/main.c ****   {
 2132              		.loc 1 233 6 discriminator 1 view .LVU791
 2133 0034 08B9     		cbnz	r0, .L139
 237:Core/Src/main.c **** 
 2134              		.loc 1 237 1 view .LVU792
 2135 0036 31B0     		add	sp, sp, #196
 2136              		.cfi_remember_state
 2137              		.cfi_def_cfa_offset 12
 2138              		@ sp needed
 2139 0038 30BD     		pop	{r4, r5, pc}
 2140              	.L139:
 2141              		.cfi_restore_state
 235:Core/Src/main.c ****   }
 2142              		.loc 1 235 5 is_stmt 1 view .LVU793
 2143 003a FFF7FEFF 		bl	Error_Handler
 2144              	.LVL99:
 2145              		.cfi_endproc
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 72


 2146              	.LFE341:
 2148              		.section	.text.main,"ax",%progbits
 2149              		.align	1
 2150              		.global	main
 2151              		.syntax unified
 2152              		.thumb
 2153              		.thumb_func
 2155              	main:
 2156              	.LFB339:
  96:Core/Src/main.c **** 
 2157              		.loc 1 96 1 view -0
 2158              		.cfi_startproc
 2159              		@ Volatile: function does not return.
 2160              		@ args = 0, pretend = 0, frame = 0
 2161              		@ frame_needed = 0, uses_anonymous_args = 0
 2162 0000 08B5     		push	{r3, lr}
 2163              		.cfi_def_cfa_offset 8
 2164              		.cfi_offset 3, -8
 2165              		.cfi_offset 14, -4
 103:Core/Src/main.c **** 
 2166              		.loc 1 103 3 view .LVU795
 2167 0002 FFF7FEFF 		bl	MPU_Config
 2168              	.LVL100:
 108:Core/Src/main.c **** 
 2169              		.loc 1 108 3 view .LVU796
 2170 0006 FFF7FEFF 		bl	HAL_Init
 2171              	.LVL101:
 115:Core/Src/main.c **** 
 2172              		.loc 1 115 3 view .LVU797
 2173 000a FFF7FEFF 		bl	SystemClock_Config
 2174              	.LVL102:
 118:Core/Src/main.c **** 
 2175              		.loc 1 118 3 view .LVU798
 2176 000e FFF7FEFF 		bl	PeriphCommonClock_Config
 2177              	.LVL103:
 125:Core/Src/main.c ****   MX_I2C1_Init();
 2178              		.loc 1 125 3 view .LVU799
 2179 0012 FFF7FEFF 		bl	MX_GPIO_Init
 2180              	.LVL104:
 126:Core/Src/main.c ****   MX_SDMMC1_SD_Init();
 2181              		.loc 1 126 3 view .LVU800
 2182 0016 FFF7FEFF 		bl	MX_I2C1_Init
 2183              	.LVL105:
 127:Core/Src/main.c ****   MX_SPI1_Init();
 2184              		.loc 1 127 3 view .LVU801
 2185 001a FFF7FEFF 		bl	MX_SDMMC1_SD_Init
 2186              	.LVL106:
 128:Core/Src/main.c ****   MX_SPI2_Init();
 2187              		.loc 1 128 3 view .LVU802
 2188 001e FFF7FEFF 		bl	MX_SPI1_Init
 2189              	.LVL107:
 129:Core/Src/main.c ****   MX_TIM1_Init();
 2190              		.loc 1 129 3 view .LVU803
 2191 0022 FFF7FEFF 		bl	MX_SPI2_Init
 2192              	.LVL108:
 130:Core/Src/main.c ****   MX_TIM2_Init();
 2193              		.loc 1 130 3 view .LVU804
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 73


 2194 0026 FFF7FEFF 		bl	MX_TIM1_Init
 2195              	.LVL109:
 131:Core/Src/main.c ****   MX_TIM12_Init();
 2196              		.loc 1 131 3 view .LVU805
 2197 002a FFF7FEFF 		bl	MX_TIM2_Init
 2198              	.LVL110:
 132:Core/Src/main.c ****   MX_UART7_Init();
 2199              		.loc 1 132 3 view .LVU806
 2200 002e FFF7FEFF 		bl	MX_TIM12_Init
 2201              	.LVL111:
 133:Core/Src/main.c ****   MX_UART8_Init();
 2202              		.loc 1 133 3 view .LVU807
 2203 0032 FFF7FEFF 		bl	MX_UART7_Init
 2204              	.LVL112:
 134:Core/Src/main.c ****   MX_ADC1_Init();
 2205              		.loc 1 134 3 view .LVU808
 2206 0036 FFF7FEFF 		bl	MX_UART8_Init
 2207              	.LVL113:
 135:Core/Src/main.c ****   MX_ADC2_Init();
 2208              		.loc 1 135 3 view .LVU809
 2209 003a FFF7FEFF 		bl	MX_ADC1_Init
 2210              	.LVL114:
 136:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 2211              		.loc 1 136 3 view .LVU810
 2212 003e FFF7FEFF 		bl	MX_ADC2_Init
 2213              	.LVL115:
 137:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 2214              		.loc 1 137 3 view .LVU811
 2215 0042 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 2216              	.LVL116:
 139:Core/Src/main.c ****   /* USER CODE END 2 */
 2217              		.loc 1 139 3 view .LVU812
 2218 0046 FFF7FEFF 		bl	logging_init
 2219              	.LVL117:
 2220              	.L141:
 144:Core/Src/main.c ****   {
 2221              		.loc 1 144 3 view .LVU813
 147:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 2222              		.loc 1 147 5 discriminator 1 view .LVU814
 2223 004a FFF7FEFF 		bl	logging_tick
 2224              	.LVL118:
 144:Core/Src/main.c ****   {
 2225              		.loc 1 144 9 view .LVU815
 2226 004e FCE7     		b	.L141
 2227              		.cfi_endproc
 2228              	.LFE339:
 2230              		.global	huart8
 2231              		.section	.bss.huart8,"aw",%nobits
 2232              		.align	2
 2235              	huart8:
 2236 0000 00000000 		.space	148
 2236      00000000 
 2236      00000000 
 2236      00000000 
 2236      00000000 
 2237              		.global	huart7
 2238              		.section	.bss.huart7,"aw",%nobits
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 74


 2239              		.align	2
 2242              	huart7:
 2243 0000 00000000 		.space	148
 2243      00000000 
 2243      00000000 
 2243      00000000 
 2243      00000000 
 2244              		.global	htim12
 2245              		.section	.bss.htim12,"aw",%nobits
 2246              		.align	2
 2249              	htim12:
 2250 0000 00000000 		.space	76
 2250      00000000 
 2250      00000000 
 2250      00000000 
 2250      00000000 
 2251              		.global	htim2
 2252              		.section	.bss.htim2,"aw",%nobits
 2253              		.align	2
 2256              	htim2:
 2257 0000 00000000 		.space	76
 2257      00000000 
 2257      00000000 
 2257      00000000 
 2257      00000000 
 2258              		.global	htim1
 2259              		.section	.bss.htim1,"aw",%nobits
 2260              		.align	2
 2263              	htim1:
 2264 0000 00000000 		.space	76
 2264      00000000 
 2264      00000000 
 2264      00000000 
 2264      00000000 
 2265              		.global	hspi2
 2266              		.section	.bss.hspi2,"aw",%nobits
 2267              		.align	2
 2270              	hspi2:
 2271 0000 00000000 		.space	136
 2271      00000000 
 2271      00000000 
 2271      00000000 
 2271      00000000 
 2272              		.global	hspi1
 2273              		.section	.bss.hspi1,"aw",%nobits
 2274              		.align	2
 2277              	hspi1:
 2278 0000 00000000 		.space	136
 2278      00000000 
 2278      00000000 
 2278      00000000 
 2278      00000000 
 2279              		.global	hsd1
 2280              		.section	.bss.hsd1,"aw",%nobits
 2281              		.align	2
 2284              	hsd1:
 2285 0000 00000000 		.space	124
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 75


 2285      00000000 
 2285      00000000 
 2285      00000000 
 2285      00000000 
 2286              		.global	hi2c1
 2287              		.section	.bss.hi2c1,"aw",%nobits
 2288              		.align	2
 2291              	hi2c1:
 2292 0000 00000000 		.space	84
 2292      00000000 
 2292      00000000 
 2292      00000000 
 2292      00000000 
 2293              		.global	hadc2
 2294              		.section	.bss.hadc2,"aw",%nobits
 2295              		.align	2
 2298              	hadc2:
 2299 0000 00000000 		.space	100
 2299      00000000 
 2299      00000000 
 2299      00000000 
 2299      00000000 
 2300              		.global	hadc1
 2301              		.section	.bss.hadc1,"aw",%nobits
 2302              		.align	2
 2305              	hadc1:
 2306 0000 00000000 		.space	100
 2306      00000000 
 2306      00000000 
 2306      00000000 
 2306      00000000 
 2307              		.text
 2308              	.Letext0:
 2309              		.file 3 "C:/Users/kianc/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 2310              		.file 4 "C:/Users/kianc/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 2311              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 2312              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 2313              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2314              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 2315              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 2316              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2317              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 2318              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 2319              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 2320              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc_ex.h"
 2321              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 2322              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_ll_sdmmc.h"
 2323              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_sd.h"
 2324              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 2325              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 2326              		.file 20 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 2327              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 2328              		.file 22 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 2329              		.file 23 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 2330              		.file 24 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h"
 2331              		.file 25 "Core/Inc/main.h"
 2332              		.file 26 "Core/Inc/logging.h"
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 76


 2333              		.file 27 "USB_DEVICE/App/usb_device.h"
 2334              		.file 28 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 2335              		.file 29 "<built-in>"
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 77


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:20     .text.MPU_Config:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:25     .text.MPU_Config:00000000 MPU_Config
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:101    .text.MX_GPIO_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:106    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:357    .text.MX_GPIO_Init:00000158 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:366    .text.Error_Handler:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:372    .text.Error_Handler:00000000 Error_Handler
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:404    .text.MX_I2C1_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:409    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:490    .text.MX_I2C1_Init:00000048 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2291   .bss.hi2c1:00000000 hi2c1
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:497    .text.MX_SDMMC1_SD_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:502    .text.MX_SDMMC1_SD_Init:00000000 MX_SDMMC1_SD_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:549    .text.MX_SDMMC1_SD_Init:00000024 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2284   .bss.hsd1:00000000 hsd1
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:555    .text.MX_SPI1_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:560    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:658    .text.MX_SPI1_Init:00000050 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2277   .bss.hspi1:00000000 hspi1
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:664    .text.MX_SPI2_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:669    .text.MX_SPI2_Init:00000000 MX_SPI2_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:767    .text.MX_SPI2_Init:00000050 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2270   .bss.hspi2:00000000 hspi2
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:773    .text.MX_TIM1_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:778    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1043   .text.MX_TIM1_Init:00000118 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2263   .bss.htim1:00000000 htim1
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1049   .text.MX_TIM2_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1054   .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1216   .text.MX_TIM2_Init:000000ac $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2256   .bss.htim2:00000000 htim2
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1221   .text.MX_TIM12_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1226   .text.MX_TIM12_Init:00000000 MX_TIM12_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1342   .text.MX_TIM12_Init:00000074 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2249   .bss.htim12:00000000 htim12
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1348   .text.MX_UART7_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1353   .text.MX_UART7_Init:00000000 MX_UART7_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1451   .text.MX_UART7_Init:00000058 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2242   .bss.huart7:00000000 huart7
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1457   .text.MX_UART8_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1462   .text.MX_UART8_Init:00000000 MX_UART8_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1560   .text.MX_UART8_Init:00000058 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2235   .bss.huart8:00000000 huart8
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1566   .text.MX_ADC1_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1571   .text.MX_ADC1_Init:00000000 MX_ADC1_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1724   .text.MX_ADC1_Init:00000094 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2305   .bss.hadc1:00000000 hadc1
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1731   .text.MX_ADC2_Init:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1736   .text.MX_ADC2_Init:00000000 MX_ADC2_Init
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1868   .text.MX_ADC2_Init:00000080 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2298   .bss.hadc2:00000000 hadc2
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1875   .text.SystemClock_Config:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:1881   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2063   .text.SystemClock_Config:000000bc $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2069   .text.PeriphCommonClock_Config:00000000 $t
ARM GAS  C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s 			page 78


C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2075   .text.PeriphCommonClock_Config:00000000 PeriphCommonClock_Config
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2149   .text.main:00000000 $t
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2155   .text.main:00000000 main
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2232   .bss.huart8:00000000 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2239   .bss.huart7:00000000 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2246   .bss.htim12:00000000 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2253   .bss.htim2:00000000 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2260   .bss.htim1:00000000 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2267   .bss.hspi2:00000000 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2274   .bss.hspi1:00000000 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2281   .bss.hsd1:00000000 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2288   .bss.hi2c1:00000000 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2295   .bss.hadc2:00000000 $d
C:\Users\kianc\AppData\Local\Temp\ccYlzXYC.s:2302   .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_SD_Init
HAL_SPI_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_USB_DEVICE_Init
logging_init
logging_tick
