{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 12:27:49 2014 " "Info: Processing started: Thu Dec 11 12:27:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de1 -c top_de1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de1 -c top_de1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50mhz " "Info: Assuming node \"clock_50mhz\" is an undefined clock" {  } { { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga:inst2\|hsync:cmp3\|nline_out " "Info: Detected ripple clock \"vga:inst2\|hsync:cmp3\|nline_out\" as buffer" {  } { { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga:inst2\|hsync:cmp3\|nline_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "gen6mhz:inst1\|count\[2\] " "Info: Detected ripple clock \"gen6mhz:inst1\|count\[2\]\" as buffer" {  } { { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "gen6mhz:inst1\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vga:inst2\|deler:cmp1\|deler_out " "Info: Detected ripple clock \"vga:inst2\|deler:cmp1\|deler_out\" as buffer" {  } { { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } } { "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "vga:inst2\|deler:cmp1\|deler_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50mhz register vga:inst2\|counter:cmp2\|count\[5\] register vga:inst2\|rgb:cmp6\|rgb_out\[2\] 177.02 MHz 5.649 ns Internal " "Info: Clock \"clock_50mhz\" has Internal fmax of 177.02 MHz between source register \"vga:inst2\|counter:cmp2\|count\[5\]\" and destination register \"vga:inst2\|rgb:cmp6\|rgb_out\[2\]\" (period= 5.649 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.430 ns + Longest register register " "Info: + Longest register to register delay is 5.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst2\|counter:cmp2\|count\[5\] 1 REG LCFF_X24_Y19_N13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y19_N13; Fanout = 9; REG Node = 'vga:inst2\|counter:cmp2\|count\[5\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst2|counter:cmp2|count[5] } "NODE_NAME" } } { "../VHDL/counter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/counter-behaviour.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.254 ns) + CELL(0.461 ns) 2.715 ns vga:inst2\|rgb:cmp6\|Equal7~0 2 COMB LCCOMB_X37_Y25_N20 5 " "Info: 2: + IC(2.254 ns) + CELL(0.461 ns) = 2.715 ns; Loc. = LCCOMB_X37_Y25_N20; Fanout = 5; COMB Node = 'vga:inst2\|rgb:cmp6\|Equal7~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.715 ns" { vga:inst2|counter:cmp2|count[5] vga:inst2|rgb:cmp6|Equal7~0 } "NODE_NAME" } } { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.322 ns) 3.371 ns vga:inst2\|rgb:cmp6\|rgb_out~2 3 COMB LCCOMB_X37_Y25_N30 1 " "Info: 3: + IC(0.334 ns) + CELL(0.322 ns) = 3.371 ns; Loc. = LCCOMB_X37_Y25_N30; Fanout = 1; COMB Node = 'vga:inst2\|rgb:cmp6\|rgb_out~2'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.656 ns" { vga:inst2|rgb:cmp6|Equal7~0 vga:inst2|rgb:cmp6|rgb_out~2 } "NODE_NAME" } } { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.513 ns) 4.362 ns vga:inst2\|rgb:cmp6\|rgb_out~4 4 COMB LCCOMB_X38_Y25_N24 1 " "Info: 4: + IC(0.478 ns) + CELL(0.513 ns) = 4.362 ns; Loc. = LCCOMB_X38_Y25_N24; Fanout = 1; COMB Node = 'vga:inst2\|rgb:cmp6\|rgb_out~4'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.991 ns" { vga:inst2|rgb:cmp6|rgb_out~2 vga:inst2|rgb:cmp6|rgb_out~4 } "NODE_NAME" } } { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.794 ns) + CELL(0.178 ns) 5.334 ns vga:inst2\|rgb:cmp6\|rgb_out~6 5 COMB LCCOMB_X35_Y25_N10 1 " "Info: 5: + IC(0.794 ns) + CELL(0.178 ns) = 5.334 ns; Loc. = LCCOMB_X35_Y25_N10; Fanout = 1; COMB Node = 'vga:inst2\|rgb:cmp6\|rgb_out~6'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.972 ns" { vga:inst2|rgb:cmp6|rgb_out~4 vga:inst2|rgb:cmp6|rgb_out~6 } "NODE_NAME" } } { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.430 ns vga:inst2\|rgb:cmp6\|rgb_out\[2\] 6 REG LCFF_X35_Y25_N11 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 5.430 ns; Loc. = LCFF_X35_Y25_N11; Fanout = 2; REG Node = 'vga:inst2\|rgb:cmp6\|rgb_out\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { vga:inst2|rgb:cmp6|rgb_out~6 vga:inst2|rgb:cmp6|rgb_out[2] } "NODE_NAME" } } { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.570 ns ( 28.91 % ) " "Info: Total cell delay = 1.570 ns ( 28.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.860 ns ( 71.09 % ) " "Info: Total interconnect delay = 3.860 ns ( 71.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.430 ns" { vga:inst2|counter:cmp2|count[5] vga:inst2|rgb:cmp6|Equal7~0 vga:inst2|rgb:cmp6|rgb_out~2 vga:inst2|rgb:cmp6|rgb_out~4 vga:inst2|rgb:cmp6|rgb_out~6 vga:inst2|rgb:cmp6|rgb_out[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.430 ns" { vga:inst2|counter:cmp2|count[5] {} vga:inst2|rgb:cmp6|Equal7~0 {} vga:inst2|rgb:cmp6|rgb_out~2 {} vga:inst2|rgb:cmp6|rgb_out~4 {} vga:inst2|rgb:cmp6|rgb_out~6 {} vga:inst2|rgb:cmp6|rgb_out[2] {} } { 0.000ns 2.254ns 0.334ns 0.478ns 0.794ns 0.000ns } { 0.000ns 0.461ns 0.322ns 0.513ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.020 ns - Smallest " "Info: - Smallest clock skew is 0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 9.165 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50mhz\" to destination register is 9.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.879 ns) 3.053 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X11_Y14_N5 3 " "Info: 2: + IC(1.148 ns) + CELL(0.879 ns) = 3.053 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.027 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.879 ns) 5.445 ns vga:inst2\|deler:cmp1\|deler_out 3 REG LCFF_X19_Y18_N1 2 " "Info: 3: + IC(1.513 ns) + CELL(0.879 ns) = 5.445 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 2; REG Node = 'vga:inst2\|deler:cmp1\|deler_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.392 ns" { gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.125 ns) + CELL(0.000 ns) 7.570 ns vga:inst2\|deler:cmp1\|deler_out~clkctrl 4 COMB CLKCTRL_G10 13 " "Info: 4: + IC(2.125 ns) + CELL(0.000 ns) = 7.570 ns; Loc. = CLKCTRL_G10; Fanout = 13; COMB Node = 'vga:inst2\|deler:cmp1\|deler_out~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.125 ns" { vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 9.165 ns vga:inst2\|rgb:cmp6\|rgb_out\[2\] 5 REG LCFF_X35_Y25_N11 2 " "Info: 5: + IC(0.993 ns) + CELL(0.602 ns) = 9.165 ns; Loc. = LCFF_X35_Y25_N11; Fanout = 2; REG Node = 'vga:inst2\|rgb:cmp6\|rgb_out\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.595 ns" { vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|rgb:cmp6|rgb_out[2] } "NODE_NAME" } } { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 36.94 % ) " "Info: Total cell delay = 3.386 ns ( 36.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.779 ns ( 63.06 % ) " "Info: Total interconnect delay = 5.779 ns ( 63.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.165 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|rgb:cmp6|rgb_out[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.165 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|rgb:cmp6|rgb_out[2] {} } { 0.000ns 0.000ns 1.148ns 1.513ns 2.125ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 9.145 ns - Longest register " "Info: - Longest clock path from clock \"clock_50mhz\" to source register is 9.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.879 ns) 3.053 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X11_Y14_N5 3 " "Info: 2: + IC(1.148 ns) + CELL(0.879 ns) = 3.053 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.027 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.879 ns) 5.445 ns vga:inst2\|deler:cmp1\|deler_out 3 REG LCFF_X19_Y18_N1 2 " "Info: 3: + IC(1.513 ns) + CELL(0.879 ns) = 5.445 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 2; REG Node = 'vga:inst2\|deler:cmp1\|deler_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.392 ns" { gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.125 ns) + CELL(0.000 ns) 7.570 ns vga:inst2\|deler:cmp1\|deler_out~clkctrl 4 COMB CLKCTRL_G10 13 " "Info: 4: + IC(2.125 ns) + CELL(0.000 ns) = 7.570 ns; Loc. = CLKCTRL_G10; Fanout = 13; COMB Node = 'vga:inst2\|deler:cmp1\|deler_out~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.125 ns" { vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.602 ns) 9.145 ns vga:inst2\|counter:cmp2\|count\[5\] 5 REG LCFF_X24_Y19_N13 9 " "Info: 5: + IC(0.973 ns) + CELL(0.602 ns) = 9.145 ns; Loc. = LCFF_X24_Y19_N13; Fanout = 9; REG Node = 'vga:inst2\|counter:cmp2\|count\[5\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.575 ns" { vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|counter:cmp2|count[5] } "NODE_NAME" } } { "../VHDL/counter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/counter-behaviour.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 37.03 % ) " "Info: Total cell delay = 3.386 ns ( 37.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.759 ns ( 62.97 % ) " "Info: Total interconnect delay = 5.759 ns ( 62.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.145 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|counter:cmp2|count[5] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.145 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|counter:cmp2|count[5] {} } { 0.000ns 0.000ns 1.148ns 1.513ns 2.125ns 0.973ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.165 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|rgb:cmp6|rgb_out[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.165 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|rgb:cmp6|rgb_out[2] {} } { 0.000ns 0.000ns 1.148ns 1.513ns 2.125ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.145 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|counter:cmp2|count[5] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.145 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|counter:cmp2|count[5] {} } { 0.000ns 0.000ns 1.148ns 1.513ns 2.125ns 0.973ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../VHDL/counter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/counter-behaviour.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.430 ns" { vga:inst2|counter:cmp2|count[5] vga:inst2|rgb:cmp6|Equal7~0 vga:inst2|rgb:cmp6|rgb_out~2 vga:inst2|rgb:cmp6|rgb_out~4 vga:inst2|rgb:cmp6|rgb_out~6 vga:inst2|rgb:cmp6|rgb_out[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.430 ns" { vga:inst2|counter:cmp2|count[5] {} vga:inst2|rgb:cmp6|Equal7~0 {} vga:inst2|rgb:cmp6|rgb_out~2 {} vga:inst2|rgb:cmp6|rgb_out~4 {} vga:inst2|rgb:cmp6|rgb_out~6 {} vga:inst2|rgb:cmp6|rgb_out[2] {} } { 0.000ns 2.254ns 0.334ns 0.478ns 0.794ns 0.000ns } { 0.000ns 0.461ns 0.322ns 0.513ns 0.178ns 0.096ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.165 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|rgb:cmp6|rgb_out[2] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.165 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|rgb:cmp6|rgb_out[2] {} } { 0.000ns 0.000ns 1.148ns 1.513ns 2.125ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.145 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|counter:cmp2|count[5] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.145 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|counter:cmp2|count[5] {} } { 0.000ns 0.000ns 1.148ns 1.513ns 2.125ns 0.973ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "vga:inst2\|hsync:cmp3\|nline_out reset clock_50mhz 2.115 ns register " "Info: tsu for register \"vga:inst2\|hsync:cmp3\|nline_out\" (data pin = \"reset\", clock pin = \"clock_50mhz\") is 2.115 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.026 ns + Longest pin register " "Info: + Longest pin to register delay is 9.026 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_R22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 6; PIN Node = 'reset'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { 368 144 312 384 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.709 ns) + CELL(0.521 ns) 8.094 ns vga:inst2\|hsync:cmp3\|nline_out~0 2 COMB LCCOMB_X23_Y19_N28 2 " "Info: 2: + IC(6.709 ns) + CELL(0.521 ns) = 8.094 ns; Loc. = LCCOMB_X23_Y19_N28; Fanout = 2; COMB Node = 'vga:inst2\|hsync:cmp3\|nline_out~0'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.230 ns" { reset vga:inst2|hsync:cmp3|nline_out~0 } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.521 ns) 8.930 ns vga:inst2\|hsync:cmp3\|nline_out~1 3 COMB LCCOMB_X23_Y19_N16 1 " "Info: 3: + IC(0.315 ns) + CELL(0.521 ns) = 8.930 ns; Loc. = LCCOMB_X23_Y19_N16; Fanout = 1; COMB Node = 'vga:inst2\|hsync:cmp3\|nline_out~1'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.836 ns" { vga:inst2|hsync:cmp3|nline_out~0 vga:inst2|hsync:cmp3|nline_out~1 } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.026 ns vga:inst2\|hsync:cmp3\|nline_out 4 REG LCFF_X23_Y19_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.026 ns; Loc. = LCFF_X23_Y19_N17; Fanout = 2; REG Node = 'vga:inst2\|hsync:cmp3\|nline_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.096 ns" { vga:inst2|hsync:cmp3|nline_out~1 vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.002 ns ( 22.18 % ) " "Info: Total cell delay = 2.002 ns ( 22.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.024 ns ( 77.82 % ) " "Info: Total interconnect delay = 7.024 ns ( 77.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.026 ns" { reset vga:inst2|hsync:cmp3|nline_out~0 vga:inst2|hsync:cmp3|nline_out~1 vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.026 ns" { reset {} reset~combout {} vga:inst2|hsync:cmp3|nline_out~0 {} vga:inst2|hsync:cmp3|nline_out~1 {} vga:inst2|hsync:cmp3|nline_out {} } { 0.000ns 0.000ns 6.709ns 0.315ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 6.873 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50mhz\" to destination register is 6.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.879 ns) 3.053 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X11_Y14_N5 3 " "Info: 2: + IC(1.148 ns) + CELL(0.879 ns) = 3.053 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.027 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.879 ns) 5.445 ns vga:inst2\|deler:cmp1\|deler_out 3 REG LCFF_X19_Y18_N1 2 " "Info: 3: + IC(1.513 ns) + CELL(0.879 ns) = 5.445 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 2; REG Node = 'vga:inst2\|deler:cmp1\|deler_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.392 ns" { gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.602 ns) 6.873 ns vga:inst2\|hsync:cmp3\|nline_out 4 REG LCFF_X23_Y19_N17 2 " "Info: 4: + IC(0.826 ns) + CELL(0.602 ns) = 6.873 ns; Loc. = LCFF_X23_Y19_N17; Fanout = 2; REG Node = 'vga:inst2\|hsync:cmp3\|nline_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.428 ns" { vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 49.27 % ) " "Info: Total cell delay = 3.386 ns ( 49.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.487 ns ( 50.73 % ) " "Info: Total interconnect delay = 3.487 ns ( 50.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.873 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.873 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|hsync:cmp3|nline_out {} } { 0.000ns 0.000ns 1.148ns 1.513ns 0.826ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.026 ns" { reset vga:inst2|hsync:cmp3|nline_out~0 vga:inst2|hsync:cmp3|nline_out~1 vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.026 ns" { reset {} reset~combout {} vga:inst2|hsync:cmp3|nline_out~0 {} vga:inst2|hsync:cmp3|nline_out~1 {} vga:inst2|hsync:cmp3|nline_out {} } { 0.000ns 0.000ns 6.709ns 0.315ns 0.000ns } { 0.000ns 0.864ns 0.521ns 0.521ns 0.096ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.873 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "6.873 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|hsync:cmp3|nline_out {} } { 0.000ns 0.000ns 1.148ns 1.513ns 0.826ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50mhz vga\[1\] vga:inst2\|rgb:cmp6\|rgb_out\[1\] 15.041 ns register " "Info: tco from clock \"clock_50mhz\" to destination pin \"vga\[1\]\" through register \"vga:inst2\|rgb:cmp6\|rgb_out\[1\]\" is 15.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz source 9.165 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to source register is 9.165 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.879 ns) 3.053 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X11_Y14_N5 3 " "Info: 2: + IC(1.148 ns) + CELL(0.879 ns) = 3.053 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.027 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.879 ns) 5.445 ns vga:inst2\|deler:cmp1\|deler_out 3 REG LCFF_X19_Y18_N1 2 " "Info: 3: + IC(1.513 ns) + CELL(0.879 ns) = 5.445 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 2; REG Node = 'vga:inst2\|deler:cmp1\|deler_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.392 ns" { gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.125 ns) + CELL(0.000 ns) 7.570 ns vga:inst2\|deler:cmp1\|deler_out~clkctrl 4 COMB CLKCTRL_G10 13 " "Info: 4: + IC(2.125 ns) + CELL(0.000 ns) = 7.570 ns; Loc. = CLKCTRL_G10; Fanout = 13; COMB Node = 'vga:inst2\|deler:cmp1\|deler_out~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.125 ns" { vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 9.165 ns vga:inst2\|rgb:cmp6\|rgb_out\[1\] 5 REG LCFF_X37_Y25_N9 2 " "Info: 5: + IC(0.993 ns) + CELL(0.602 ns) = 9.165 ns; Loc. = LCFF_X37_Y25_N9; Fanout = 2; REG Node = 'vga:inst2\|rgb:cmp6\|rgb_out\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.595 ns" { vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|rgb:cmp6|rgb_out[1] } "NODE_NAME" } } { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 36.94 % ) " "Info: Total cell delay = 3.386 ns ( 36.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.779 ns ( 63.06 % ) " "Info: Total interconnect delay = 5.779 ns ( 63.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.165 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|rgb:cmp6|rgb_out[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.165 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|rgb:cmp6|rgb_out[1] {} } { 0.000ns 0.000ns 1.148ns 1.513ns 2.125ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.599 ns + Longest register pin " "Info: + Longest register to pin delay is 5.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga:inst2\|rgb:cmp6\|rgb_out\[1\] 1 REG LCFF_X37_Y25_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y25_N9; Fanout = 2; REG Node = 'vga:inst2\|rgb:cmp6\|rgb_out\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:inst2|rgb:cmp6|rgb_out[1] } "NODE_NAME" } } { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.593 ns) + CELL(3.006 ns) 5.599 ns vga\[1\] 2 PIN PIN_A8 0 " "Info: 2: + IC(2.593 ns) + CELL(3.006 ns) = 5.599 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'vga\[1\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.599 ns" { vga:inst2|rgb:cmp6|rgb_out[1] vga[1] } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { 440 968 1144 456 "vga" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 53.69 % ) " "Info: Total cell delay = 3.006 ns ( 53.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.593 ns ( 46.31 % ) " "Info: Total interconnect delay = 2.593 ns ( 46.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.599 ns" { vga:inst2|rgb:cmp6|rgb_out[1] vga[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.599 ns" { vga:inst2|rgb:cmp6|rgb_out[1] {} vga[1] {} } { 0.000ns 2.593ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.165 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|deler:cmp1|deler_out~clkctrl vga:inst2|rgb:cmp6|rgb_out[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.165 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|deler:cmp1|deler_out~clkctrl {} vga:inst2|rgb:cmp6|rgb_out[1] {} } { 0.000ns 0.000ns 1.148ns 1.513ns 2.125ns 0.993ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.599 ns" { vga:inst2|rgb:cmp6|rgb_out[1] vga[1] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "5.599 ns" { vga:inst2|rgb:cmp6|rgb_out[1] {} vga[1] {} } { 0.000ns 2.593ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "vga:inst2\|vidcounter:cmp4\|count\[9\] reset clock_50mhz 1.050 ns register " "Info: th for register \"vga:inst2\|vidcounter:cmp4\|count\[9\]\" (data pin = \"reset\", clock pin = \"clock_50mhz\") is 1.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50mhz destination 10.038 ns + Longest register " "Info: + Longest clock path from clock \"clock_50mhz\" to destination register is 10.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock_50mhz 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clock_50mhz'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -24 296 464 -8 "clock_50mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.879 ns) 3.053 ns gen6mhz:inst1\|count\[2\] 2 REG LCFF_X11_Y14_N5 3 " "Info: 2: + IC(1.148 ns) + CELL(0.879 ns) = 3.053 ns; Loc. = LCFF_X11_Y14_N5; Fanout = 3; REG Node = 'gen6mhz:inst1\|count\[2\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.027 ns" { clock_50mhz gen6mhz:inst1|count[2] } "NODE_NAME" } } { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.879 ns) 5.445 ns vga:inst2\|deler:cmp1\|deler_out 3 REG LCFF_X19_Y18_N1 2 " "Info: 3: + IC(1.513 ns) + CELL(0.879 ns) = 5.445 ns; Loc. = LCFF_X19_Y18_N1; Fanout = 2; REG Node = 'vga:inst2\|deler:cmp1\|deler_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.392 ns" { gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out } "NODE_NAME" } } { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.879 ns) 7.150 ns vga:inst2\|hsync:cmp3\|nline_out 4 REG LCFF_X23_Y19_N17 2 " "Info: 4: + IC(0.826 ns) + CELL(0.879 ns) = 7.150 ns; Loc. = LCFF_X23_Y19_N17; Fanout = 2; REG Node = 'vga:inst2\|hsync:cmp3\|nline_out'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.705 ns" { vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.000 ns) 8.444 ns vga:inst2\|hsync:cmp3\|nline_out~clkctrl 5 COMB CLKCTRL_G11 10 " "Info: 5: + IC(1.294 ns) + CELL(0.000 ns) = 8.444 ns; Loc. = CLKCTRL_G11; Fanout = 10; COMB Node = 'vga:inst2\|hsync:cmp3\|nline_out~clkctrl'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.294 ns" { vga:inst2|hsync:cmp3|nline_out vga:inst2|hsync:cmp3|nline_out~clkctrl } "NODE_NAME" } } { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 10.038 ns vga:inst2\|vidcounter:cmp4\|count\[9\] 6 REG LCFF_X34_Y25_N25 5 " "Info: 6: + IC(0.992 ns) + CELL(0.602 ns) = 10.038 ns; Loc. = LCFF_X34_Y25_N25; Fanout = 5; REG Node = 'vga:inst2\|vidcounter:cmp4\|count\[9\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.594 ns" { vga:inst2|hsync:cmp3|nline_out~clkctrl vga:inst2|vidcounter:cmp4|count[9] } "NODE_NAME" } } { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.265 ns ( 42.49 % ) " "Info: Total cell delay = 4.265 ns ( 42.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.773 ns ( 57.51 % ) " "Info: Total interconnect delay = 5.773 ns ( 57.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.038 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out vga:inst2|hsync:cmp3|nline_out~clkctrl vga:inst2|vidcounter:cmp4|count[9] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.038 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|hsync:cmp3|nline_out {} vga:inst2|hsync:cmp3|nline_out~clkctrl {} vga:inst2|vidcounter:cmp4|count[9] {} } { 0.000ns 0.000ns 1.148ns 1.513ns 0.826ns 1.294ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.274 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_R22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 6; PIN Node = 'reset'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { 368 144 312 384 "reset" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.057 ns) + CELL(0.513 ns) 8.434 ns vga:inst2\|vidcounter:cmp4\|count\[0\]~32 2 COMB LCCOMB_X34_Y25_N30 10 " "Info: 2: + IC(7.057 ns) + CELL(0.513 ns) = 8.434 ns; Loc. = LCCOMB_X34_Y25_N30; Fanout = 10; COMB Node = 'vga:inst2\|vidcounter:cmp4\|count\[0\]~32'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.570 ns" { reset vga:inst2|vidcounter:cmp4|count[0]~32 } "NODE_NAME" } } { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.580 ns) 9.274 ns vga:inst2\|vidcounter:cmp4\|count\[9\] 3 REG LCFF_X34_Y25_N25 5 " "Info: 3: + IC(0.260 ns) + CELL(0.580 ns) = 9.274 ns; Loc. = LCFF_X34_Y25_N25; Fanout = 5; REG Node = 'vga:inst2\|vidcounter:cmp4\|count\[9\]'" {  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.840 ns" { vga:inst2|vidcounter:cmp4|count[0]~32 vga:inst2|vidcounter:cmp4|count[9] } "NODE_NAME" } } { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.957 ns ( 21.10 % ) " "Info: Total cell delay = 1.957 ns ( 21.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.317 ns ( 78.90 % ) " "Info: Total interconnect delay = 7.317 ns ( 78.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.274 ns" { reset vga:inst2|vidcounter:cmp4|count[0]~32 vga:inst2|vidcounter:cmp4|count[9] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.274 ns" { reset {} reset~combout {} vga:inst2|vidcounter:cmp4|count[0]~32 {} vga:inst2|vidcounter:cmp4|count[9] {} } { 0.000ns 0.000ns 7.057ns 0.260ns } { 0.000ns 0.864ns 0.513ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.038 ns" { clock_50mhz gen6mhz:inst1|count[2] vga:inst2|deler:cmp1|deler_out vga:inst2|hsync:cmp3|nline_out vga:inst2|hsync:cmp3|nline_out~clkctrl vga:inst2|vidcounter:cmp4|count[9] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "10.038 ns" { clock_50mhz {} clock_50mhz~combout {} gen6mhz:inst1|count[2] {} vga:inst2|deler:cmp1|deler_out {} vga:inst2|hsync:cmp3|nline_out {} vga:inst2|hsync:cmp3|nline_out~clkctrl {} vga:inst2|vidcounter:cmp4|count[9] {} } { 0.000ns 0.000ns 1.148ns 1.513ns 0.826ns 1.294ns 0.992ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.274 ns" { reset vga:inst2|vidcounter:cmp4|count[0]~32 vga:inst2|vidcounter:cmp4|count[9] } "NODE_NAME" } } { "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/data/public/common/software/altera/10.0/quartus/linux/Technology_Viewer.qrui" "9.274 ns" { reset {} reset~combout {} vga:inst2|vidcounter:cmp4|count[0]~32 {} vga:inst2|vidcounter:cmp4|count[9] {} } { 0.000ns 0.000ns 7.057ns 0.260ns } { 0.000ns 0.864ns 0.513ns 0.580ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 12:27:51 2014 " "Info: Processing ended: Thu Dec 11 12:27:51 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
