git clone --depth 1 --no-tags https://github.com/pulp-platform/fpu_ss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464149264
git clone --depth 1 --no-tags https://github.com/andmiele/uCodedRiscV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443689020
git clone --depth 1 --no-tags https://github.com/krz-max/Digital-Circuits-and-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464952288
git clone --depth 1 --no-tags https://github.com/esnet/esnet-fpga-library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466218285
git clone --depth 1 --no-tags https://github.com/AI-Vector-Accelerator/x-ava-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444220680
git clone --depth 1 --no-tags https://github.com/Grieverheart/pokemon_mini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443029373
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi-io-pmp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446815678
git clone --depth 1 --no-tags https://github.com/erickahmed/iceberg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459354970
git clone --depth 1 --no-tags https://github.com/sifferman/fpga_screensaver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454110719
git clone --depth 1 --no-tags https://github.com/muneeb-mbytes/pulpino__spi_master__subsystem_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464810093
git clone --depth 1 --no-tags https://github.com/hejy47/HDLParser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446430434
git clone --depth 1 --no-tags https://github.com/skudlur/cayde.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462780602
git clone --depth 1 --no-tags https://github.com/robfinch/Float.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462112672
git clone --depth 1 --no-tags https://github.com/YosysHQ/scy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463845228
git clone --depth 1 --no-tags https://github.com/guanrenyang/Tiny-TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462159361
git clone --depth 1 --no-tags https://github.com/shivanandgsr/AHB-Lite_verification-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444581435
git clone --depth 1 --no-tags https://github.com/shin-yamashita/5th-AI-Edge-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465715744
git clone --depth 1 --no-tags https://github.com/NoBizz/Coffie-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448527453
git clone --depth 1 --no-tags https://github.com/dharmilshah99/NuttyNios-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460912741
git clone --depth 1 --no-tags https://github.com/ZZJ34/sv_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448292211
git clone --depth 1 --no-tags https://github.com/dineshannayya/fpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446014390
git clone --depth 1 --no-tags https://github.com/acmpesuecc/zavala.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458823774
git clone --depth 1 --no-tags https://github.com/GabbedT/UART-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463912608
git clone --depth 1 --no-tags https://github.com/georgeyhere/fpga-hcsr04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461330063
git clone --depth 1 --no-tags https://github.com/merledu/common_peripheral_vips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446859309
git clone --depth 1 --no-tags https://github.com/techvinodreddy/async_fifo_uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461782047
git clone --depth 1 --no-tags https://github.com/CyanGuo/Asynchronous-NoC-Based-CNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460336334
git clone --depth 1 --no-tags https://github.com/Electronic-and-Computer-Engineering/mic-1-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460327849
git clone --depth 1 --no-tags https://github.com/ZZJ34/AHB2APB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465223662
git clone --depth 1 --no-tags https://github.com/Open-Source-Hardware-Initiative/hdlbasics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448058775
git clone --depth 1 --no-tags https://github.com/fpgacademy/Tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463969066
git clone --depth 1 --no-tags https://github.com/NicolaZomer/SoundWaveDistortionViaFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461332986
git clone --depth 1 --no-tags https://github.com/AuringzaibSabir/uvm_sample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446380779
git clone --depth 1 --no-tags https://github.com/ykqiu/ethernet-udp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462568193
git clone --depth 1 --no-tags https://github.com/nguyenquanicd/AXI4VIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443725638
git clone --depth 1 --no-tags https://github.com/cole-maxwell/n_tap_fir_filter_arm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449355879
git clone --depth 1 --no-tags https://github.com/fhideous/UVM-SimpleCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457807985
git clone --depth 1 --no-tags https://github.com/bciip/kmac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449239926
git clone --depth 1 --no-tags https://github.com/Divyank33/Xilinx-Based-Elevator-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448527121
git clone --depth 1 --no-tags https://github.com/ESCA-RISC-V/RISCV_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447897254
git clone --depth 1 --no-tags https://github.com/ayengec/Bresenham_Line_Algorithm_VGA__BASYS3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444556708
git clone --depth 1 --no-tags https://github.com/dpretet/chacha20.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442867934
git clone --depth 1 --no-tags https://github.com/ecilasun/e32c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453171875
git clone --depth 1 --no-tags https://github.com/andreevanse/noise-canceller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447173532
git clone --depth 1 --no-tags https://github.com/Barkhausen-Institut/M3-hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463204869
git clone --depth 1 --no-tags https://github.com/RootCubed/nes-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461988268
git clone --depth 1 --no-tags https://github.com/Ziboooo/picoMIPS-for-affine-transformation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/455900163
git clone --depth 1 --no-tags https://github.com/dineshannayya/ycr1c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449944555
git clone --depth 1 --no-tags https://github.com/steanmeemr/RoundRobin-4bitGrant.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450369727
git clone --depth 1 --no-tags https://github.com/z4fang/Processor-FASA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459862993
git clone --depth 1 --no-tags https://github.com/kang-0909/digital-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462640232
git clone --depth 1 --no-tags https://github.com/dineshannayya/ycr1cr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459524485
git clone --depth 1 --no-tags https://github.com/JANAKIRAMEMANI/FIFO_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452669998
git clone --depth 1 --no-tags https://github.com/DigitalRabbit85/SvLibDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461810326
git clone --depth 1 --no-tags https://github.com/aniketb005/rtl-implementation-1x3-router.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443188630
git clone --depth 1 --no-tags https://github.com/LispEngineer/systemverilog-hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461609125
git clone --depth 1 --no-tags https://github.com/AlSaqr-platform/riscv_nn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451826381
git clone --depth 1 --no-tags https://github.com/lild4d4/uart_get_32bit_word.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454137444
git clone --depth 1 --no-tags https://github.com/AuringzaibSabir/timer_verification_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456411944
git clone --depth 1 --no-tags https://github.com/joseljim/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456679768
git clone --depth 1 --no-tags https://github.com/bciip/clkmgr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449240494
git clone --depth 1 --no-tags https://github.com/pierregobin/my_ibex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/453778617
git clone --depth 1 --no-tags https://github.com/charkster/tang_nano-scarf_pat_gen_edge_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/450941883
git clone --depth 1 --no-tags https://github.com/0xbadcoffe/fpga-miner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445160128
git clone --depth 1 --no-tags https://github.com/Saitharunjami/EDA_Playground-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461692454
git clone --depth 1 --no-tags https://github.com/dpavlin/trilby-hat-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442521270
git clone --depth 1 --no-tags https://github.com/ecilasun/e32b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444969784
git clone --depth 1 --no-tags https://github.com/LongStudy/RI5CY_workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449160376
git clone --depth 1 --no-tags https://github.com/RehanEjaz/Pwm-FPGA-motor-speed-ctrl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/451549623
git clone --depth 1 --no-tags https://github.com/KameronJonasson1/verilog-traffic-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442920231
git clone --depth 1 --no-tags https://github.com/nadavzach/Erasure-coding-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/442537443
git clone --depth 1 --no-tags https://github.com/mdodovic/VLSI-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456655908
git clone --depth 1 --no-tags https://github.com/AnastasiaMCunningham/SV-UVM-Sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461204173
git clone --depth 1 --no-tags https://github.com/redchenjs/hdl_utils.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456959445
git clone --depth 1 --no-tags https://github.com/dineshannayya/cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/448530009
git clone --depth 1 --no-tags https://github.com/Staringlizard/amiv4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/445939054
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-cv32e41p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/452775358
git clone --depth 1 --no-tags https://github.com/JongSeob/Project-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447490219
git clone --depth 1 --no-tags https://github.com/davejackenport101/space_invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444102234
git clone --depth 1 --no-tags https://github.com/KiranaGowda/https-github.com-lowRISC-opentitan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454663004
git clone --depth 1 --no-tags https://github.com/syedarafia13/RISCV-CORE-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462192443
git clone --depth 1 --no-tags https://github.com/avashist003/Generic_syncFIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463614291
git clone --depth 1 --no-tags https://github.com/dineshannayya/ycr1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446295547
git clone --depth 1 --no-tags https://github.com/davejackenport101/sLC-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444193356
git clone --depth 1 --no-tags https://github.com/bciip/csrng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449239252
git clone --depth 1 --no-tags https://github.com/s1yoshid/UART-tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454183761
git clone --depth 1 --no-tags https://github.com/Judit1992/TechnionEeFinalProjectVLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463621930
git clone --depth 1 --no-tags https://github.com/sld-columbia/riscv-dift.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456322365
git clone --depth 1 --no-tags https://github.com/andreevanse/spi-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/447559108
git clone --depth 1 --no-tags https://github.com/varunsax12/SAR-ADC-Digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461653599
git clone --depth 1 --no-tags https://github.com/pranav-nb/APB_BFM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/443119085
git clone --depth 1 --no-tags https://github.com/sama18-meet/sifratiot02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446550535
git clone --depth 1 --no-tags https://github.com/ozlemcali/FB-CPU-SystemVerilog-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/444807239
git clone --depth 1 --no-tags https://github.com/Alex-Sensin/Neural_Network_Hardware_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459667727
git clone --depth 1 --no-tags https://github.com/LPF9000/reconfigurable-computing-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459803679
git clone --depth 1 --no-tags https://github.com/AuringzaibSabir/uart_verification_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461845678
git clone --depth 1 --no-tags https://github.com/mission-deny-the-mission/PIPNP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462353981
git clone --depth 1 --no-tags https://github.com/NateFree/memory_model_tb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/446009709
git clone --depth 1 --no-tags https://github.com/tildachoi/memmem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/449971307
git clone --depth 1 --no-tags https://github.com/davidlacayo12/davidlacayo12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/454214180
