---
content_type: page
description: This calendar section provides the schedule of lecture topics, assignments,
  and exams for the course.
learning_resource_types: []
ocw_type: CourseSection
title: Calendar
uid: b6b7b23a-f9d7-cf75-a62e-8db60e9369a7
---

Abbreviations
-------------

TE = thermal equilibrium  
MOS = metal-on-silicon  
MOSFET = metal-oxide-semiconductor field-effect transistor  
BJT = bipolar junction transistor  
CMOS = complementary metal-oxide-semiconductor  
CS = common source  
OCTC = open circuit time constant

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
LEC #
{{< thclose >}}
{{< thopen >}}
TOPICS
{{< thclose >}}
{{< thopen >}}
KEY DATES
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
1
{{< tdclose >}}
{{< tdopen >}}
Introduction to semiconductors, doping, generation/recombination, TE carrier concentrations. Carrier dynamics and transport: drift.
{{< tdclose >}}
{{< tdopen >}}
Problem set 1 out
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
2
{{< tdclose >}}
{{< tdopen >}}
Excess populations and minimum carrier lifetime, photoconductivity. Non-uniform concentrations and diffusion. Fick's first and second laws.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
3
{{< tdclose >}}
{{< tdopen >}}
The five basic equations. Device structures in TE: carriers and electrostatic potential; the 60 mV rule. Poisson's equation (PE).
{{< tdclose >}}
{{< tdopen >}}


Problem set 1 due

Problem set 2 out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
4
{{< tdclose >}}
{{< tdopen >}}
P-n junctions in thermal equilibrium and under reverse bias, the depletion approximation (DA), comparison to PE solution.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
5
{{< tdclose >}}
{{< tdopen >}}
Review reverse biased junctions. Consider forward bias and the special case of minority carrier injection into quasineutral regions.
{{< tdclose >}}
{{< tdopen >}}


Problem set 2 due

Problem set 3 out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
6
{{< tdclose >}}
{{< tdopen >}}
Forward biased p-n junctions: carrier injection, i-v characteristics (ideal and real; forward and reverse). Engineering carrier injection.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
7
{{< tdclose >}}
{{< tdopen >}}
Bipolar junction transistors: two coupled diodes, terminal characteristics, regions of operation
{{< tdclose >}}
{{< tdopen >}}


Problem set 3 due

Problem set 4 out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
8
{{< tdclose >}}
{{< tdopen >}}
Solar cells and LEDs (light emitting diodes).
{{< tdclose >}}
{{< tdopen >}}
Problem set 4 due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
 
{{< tdclose >}}
{{< tdopen >}}
Exam 1 (Lec #1-7)
{{< tdclose >}}
{{< tdopen >}}
Problem set 5 out
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
9
{{< tdclose >}}
{{< tdopen >}}
MOS capacitors: the DA applied to two-terminal MOS capacitor accumulation, depletion, and inversion; V{{< sub "FB" >}}, V{{< sub "T" >}}, Q{{< sub "A" >}}, and Q{{< sub "N" >}}
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
10
{{< tdclose >}}
{{< tdopen >}}
The three-terminal MOS capacitor. MOSFETs: begin gradual channel approximation (GCA) using DA and ignoring subthreshold carriers.
{{< tdclose >}}
{{< tdopen >}}


Problem set 5 due

Problem set 6 out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
11
{{< tdclose >}}
{{< tdopen >}}
Complete GC/DA model for i{{< sub "DS" >}}: saturation, channel length modulation. Output characteristics; regions of operation.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
12
{{< tdclose >}}
{{< tdopen >}}
Subthreshold operation of MOSFETs. Development of model; compare to full numerical solution. Compare to/contrast with BJTs.
{{< tdclose >}}
{{< tdopen >}}


Problem set 6 due

Problem set 7 out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
13
{{< tdclose >}}
{{< tdopen >}}
Linear equivalent circuits for MOSFETs and BJTs at low and high frequency; transconductance of subthreshold MOSFETs.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
14
{{< tdclose >}}
{{< tdopen >}}
Logic inverter basics. Introduction to CMOS: transfer characteristics, noise margins, optimal device sizing.
{{< tdclose >}}
{{< tdopen >}}


Problem set 7 due

Problem set 8 out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
15
{{< tdclose >}}
{{< tdopen >}}
CMOS analysis, continued: switching delays, power dissipation, speed/power trade-offs.
{{< tdclose >}}
{{< tdopen >}}
Problem set 8 due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
16
{{< tdclose >}}
{{< tdopen >}}
CMOS analysis, continued: subthreshold leakage, scaling rules, and where it is all going.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
 
{{< tdclose >}}
{{< tdopen >}}
Exam 2 (Lec #9-15)
{{< tdclose >}}
{{< tdopen >}}
Problem set 9 out
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
17
{{< tdclose >}}
{{< tdopen >}}
Linear amplifier basics: performance metrics, current source biasing, current mirrors, mid-band range, two-port representation.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
18
{{< tdclose >}}
{{< tdopen >}}
Single-transistor building block stages: common-source, common-gate, and common-drain (follower) stages; characteristics and features.
{{< tdclose >}}
{{< tdopen >}}


Problem set 9 due

Problem set 10 out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
19
{{< tdclose >}}
{{< tdopen >}}
Differential amplifiers: large signal transfer characteristics; small signal analysis using common- and difference-mode inputs.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
20
{{< tdclose >}}
{{< tdopen >}}
Multi-stage amplifiers I: cascading diff stages; current source biasing; output stages.
{{< tdclose >}}
{{< tdopen >}}


Problem set 10 due

Design problem out


{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
21
{{< tdclose >}}
{{< tdopen >}}
Multi-stage amplifiers II: active loads, biasing for maximum gain, input and output swings.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
22
{{< tdclose >}}
{{< tdopen >}}
Multi-stage amplifiers III: examples, stage selection, speciality stages, looking at a commercial op-amp schematic. Begin frequency response.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
23
{{< tdclose >}}
{{< tdopen >}}
Frequency response of CS amplifiers, the Miller effect. Intrinsic frequency limitations of MOSFETs. Biasing to maximize speed, power trade-off.
{{< tdclose >}}
{{< tdopen >}}
Design problem due
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
24
{{< tdclose >}}
{{< tdopen >}}
OCTC method for estimating frequency response. Subthreshold amplifiers for ultra-lower power electronics, frequency performance.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
25
{{< tdclose >}}
{{< tdopen >}}
MOS imagers. Semester wrap-up; life after 6.012.
{{< tdclose >}}
{{< tdopen >}}
 
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}