

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Wed Jul 19 00:48:32 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.303 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  198273098|  198273098| 1.983 sec | 1.983 sec |  198273098|  198273098|   none  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |              |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_MM_B_i  |  99136548|  99136548|   8261379|          -|          -|    12|    no    |
        | + l_y        |      1536|      1536|         2|          -|          -|   768|    no    |
        | + l_B_k      |   8259840|   8259840|     10755|          -|          -|   768|    no    |
        |  ++ l_B_j    |     10752|     10752|        14|          -|          -|   768|    no    |
        |- l_C_MM_C_i  |  99136548|  99136548|   8261379|          -|          -|    12|    no    |
        | + l_y_0      |      1536|      1536|         2|          -|          -|   768|    no    |
        | + l_C_k      |   8259840|   8259840|     10755|          -|          -|   768|    no    |
        |  ++ l_C_j    |     10752|     10752|        14|          -|          -|   768|    no    |
        +--------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 21 
3 --> 4 5 
4 --> 3 
5 --> 6 2 
6 --> 7 
7 --> 8 5 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 7 
21 --> 22 
22 --> 23 24 
23 --> 22 
24 --> 25 21 
25 --> 26 
26 --> 27 24 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v0) nounwind, !map !7"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v1) nounwind, !map !14"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([589824 x float]* %v2) nounwind, !map !19"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v3) nounwind, !map !23"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([768 x float]* %v4) nounwind, !map !28"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9216 x float]* %v5) nounwind, !map !32"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 46 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%B_outp = alloca [9216 x float], align 4" [kernel.cpp:24]   --->   Operation 47 'alloca' 'B_outp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 48 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.81>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%B_i_0 = phi i4 [ 0, %0 ], [ %B_i, %l_B_MM_B_i_end ]"   --->   Operation 49 'phi' 'B_i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp eq i4 %B_i_0, -4" [kernel.cpp:25]   --->   Operation 50 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.73ns)   --->   "%B_i = add i4 %B_i_0, 1" [kernel.cpp:25]   --->   Operation 52 'add' 'B_i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %.preheader1.preheader, label %l_B_MM_B_i_begin" [kernel.cpp:25]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [kernel.cpp:25]   --->   Operation 54 'specloopname' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [kernel.cpp:25]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %B_i_0, i10 0)" [kernel.cpp:33]   --->   Operation 56 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i14 %tmp_4 to i15" [kernel.cpp:33]   --->   Operation 57 'zext' 'zext_ln33' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_5 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %B_i_0, i8 0)" [kernel.cpp:33]   --->   Operation 58 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i12 %tmp_5 to i15" [kernel.cpp:33]   --->   Operation 59 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.81ns)   --->   "%sub_ln33 = sub i15 %zext_ln33, %zext_ln33_1" [kernel.cpp:33]   --->   Operation 60 'sub' 'sub_ln33' <Predicate = (!icmp_ln25)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 61 'br' <Predicate = (!icmp_ln25)> <Delay = 1.76>
ST_2 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:41]   --->   Operation 62 'br' <Predicate = (icmp_ln25)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%y_0_3 = phi i10 [ 0, %l_B_MM_B_i_begin ], [ %y, %3 ]"   --->   Operation 63 'phi' 'y_0_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.77ns)   --->   "%icmp_ln26 = icmp eq i10 %y_0_3, -256" [kernel.cpp:26]   --->   Operation 64 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 65 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.73ns)   --->   "%y = add i10 %y_0_3, 1" [kernel.cpp:26]   --->   Operation 66 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader2.preheader, label %3" [kernel.cpp:26]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i10 %y_0_3 to i64" [kernel.cpp:27]   --->   Operation 68 'zext' 'zext_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [768 x float]* %v3, i64 0, i64 %zext_ln27" [kernel.cpp:27]   --->   Operation 69 'getelementptr' 'v3_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (3.25ns)   --->   "%v9 = load float* %v3_addr, align 4" [kernel.cpp:27]   --->   Operation 70 'load' 'v9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 71 [1/1] (1.76ns)   --->   "br label %.preheader2" [kernel.cpp:30]   --->   Operation 71 'br' <Predicate = (icmp_ln26)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [kernel.cpp:26]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i10 %y_0_3 to i15" [kernel.cpp:28]   --->   Operation 73 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.94ns)   --->   "%add_ln28 = add i15 %sub_ln33, %zext_ln28" [kernel.cpp:28]   --->   Operation 74 'add' 'add_ln28' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i15 %add_ln28 to i64" [kernel.cpp:28]   --->   Operation 75 'sext' 'sext_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%B_outp_addr = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln28" [kernel.cpp:28]   --->   Operation 76 'getelementptr' 'B_outp_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (3.25ns)   --->   "%v9 = load float* %v3_addr, align 4" [kernel.cpp:27]   --->   Operation 77 'load' 'v9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 78 [1/1] (3.25ns)   --->   "store float %v9, float* %B_outp_addr, align 4" [kernel.cpp:28]   --->   Operation 78 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:26]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.19>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%B_k_0 = phi i10 [ %B_k, %l_B_k_end ], [ 0, %.preheader2.preheader ]"   --->   Operation 80 'phi' 'B_k_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.77ns)   --->   "%icmp_ln30 = icmp eq i10 %B_k_0, -256" [kernel.cpp:30]   --->   Operation 81 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 82 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.73ns)   --->   "%B_k = add i10 %B_k_0, 1" [kernel.cpp:30]   --->   Operation 83 'add' 'B_k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %l_B_MM_B_i_end, label %l_B_k_begin" [kernel.cpp:30]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i10 %B_k_0 to i15" [kernel.cpp:33]   --->   Operation 85 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (1.94ns)   --->   "%add_ln33 = add i15 %sub_ln33, %zext_ln33_3" [kernel.cpp:33]   --->   Operation 86 'add' 'add_ln33' <Predicate = (!icmp_ln30)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i15 %add_ln33 to i64" [kernel.cpp:33]   --->   Operation 87 'sext' 'sext_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln33" [kernel.cpp:33]   --->   Operation 88 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (3.25ns)   --->   "%v13 = load float* %v0_addr, align 4" [kernel.cpp:33]   --->   Operation 89 'load' 'v13' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp) nounwind" [kernel.cpp:40]   --->   Operation 90 'specregionend' 'empty_8' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:25]   --->   Operation 91 'br' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 3.25>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [kernel.cpp:30]   --->   Operation 92 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [kernel.cpp:30]   --->   Operation 93 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i10 %B_k_0 to i21" [kernel.cpp:33]   --->   Operation 94 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (3.25ns)   --->   "%v13 = load float* %v0_addr, align 4" [kernel.cpp:33]   --->   Operation 95 'load' 'v13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_6 : Operation 96 [1/1] (1.76ns)   --->   "br label %4" [kernel.cpp:31]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%B_j_0 = phi i10 [ 0, %l_B_k_begin ], [ %B_j, %5 ]"   --->   Operation 97 'phi' 'B_j_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (1.77ns)   --->   "%icmp_ln31 = icmp eq i10 %B_j_0, -256" [kernel.cpp:31]   --->   Operation 98 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 99 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.73ns)   --->   "%B_j = add i10 %B_j_0, 1" [kernel.cpp:31]   --->   Operation 100 'add' 'B_j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %l_B_k_end, label %5" [kernel.cpp:31]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %B_j_0 to i15" [kernel.cpp:34]   --->   Operation 102 'zext' 'zext_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %B_j_0, i10 0)" [kernel.cpp:34]   --->   Operation 103 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i20 %tmp_8 to i21" [kernel.cpp:34]   --->   Operation 104 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_9 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %B_j_0, i8 0)" [kernel.cpp:34]   --->   Operation 105 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln34_2 = zext i18 %tmp_9 to i21" [kernel.cpp:34]   --->   Operation 106 'zext' 'zext_ln34_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln34 = sub i21 %zext_ln34_1, %zext_ln34_2" [kernel.cpp:34]   --->   Operation 107 'sub' 'sub_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln34 = add i21 %sub_ln34, %zext_ln33_2" [kernel.cpp:34]   --->   Operation 108 'add' 'add_ln34' <Predicate = (!icmp_ln31)> <Delay = 4.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i21 %add_ln34 to i64" [kernel.cpp:34]   --->   Operation 109 'sext' 'sext_ln34' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln34" [kernel.cpp:34]   --->   Operation 110 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.94ns)   --->   "%add_ln32 = add i15 %sub_ln33, %zext_ln34" [kernel.cpp:32]   --->   Operation 111 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i15 %add_ln32 to i64" [kernel.cpp:32]   --->   Operation 112 'sext' 'sext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%B_outp_addr_2 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln32" [kernel.cpp:32]   --->   Operation 113 'getelementptr' 'B_outp_addr_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 114 [4/4] (3.25ns)   --->   "%v14 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 114 'load' 'v14' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_2) nounwind" [kernel.cpp:39]   --->   Operation 115 'specregionend' 'empty_7' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader2" [kernel.cpp:30]   --->   Operation 116 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 117 [3/4] (3.25ns)   --->   "%v14 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 117 'load' 'v14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 9 <SV = 7> <Delay = 3.25>
ST_9 : Operation 118 [2/4] (3.25ns)   --->   "%v14 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 118 'load' 'v14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 119 [1/4] (3.25ns)   --->   "%v14 = load float* %v1_addr, align 4" [kernel.cpp:34]   --->   Operation 119 'load' 'v14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 120 [4/4] (5.70ns)   --->   "%v15 = fmul float %v13, %v14" [kernel.cpp:35]   --->   Operation 120 'fmul' 'v15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 10> <Delay = 5.70>
ST_12 : Operation 121 [3/4] (5.70ns)   --->   "%v15 = fmul float %v13, %v14" [kernel.cpp:35]   --->   Operation 121 'fmul' 'v15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 11> <Delay = 5.70>
ST_13 : Operation 122 [2/2] (3.25ns)   --->   "%v12 = load float* %B_outp_addr_2, align 4" [kernel.cpp:32]   --->   Operation 122 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_13 : Operation 123 [2/4] (5.70ns)   --->   "%v15 = fmul float %v13, %v14" [kernel.cpp:35]   --->   Operation 123 'fmul' 'v15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 5.70>
ST_14 : Operation 124 [1/2] (3.25ns)   --->   "%v12 = load float* %B_outp_addr_2, align 4" [kernel.cpp:32]   --->   Operation 124 'load' 'v12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_14 : Operation 125 [1/4] (5.70ns)   --->   "%v15 = fmul float %v13, %v14" [kernel.cpp:35]   --->   Operation 125 'fmul' 'v15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 126 [5/5] (7.25ns)   --->   "%v16 = fadd float %v12, %v15" [kernel.cpp:36]   --->   Operation 126 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 127 [4/5] (7.25ns)   --->   "%v16 = fadd float %v12, %v15" [kernel.cpp:36]   --->   Operation 127 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 128 [3/5] (7.25ns)   --->   "%v16 = fadd float %v12, %v15" [kernel.cpp:36]   --->   Operation 128 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 129 [2/5] (7.25ns)   --->   "%v16 = fadd float %v12, %v15" [kernel.cpp:36]   --->   Operation 129 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 130 [1/5] (7.25ns)   --->   "%v16 = fadd float %v12, %v15" [kernel.cpp:36]   --->   Operation 130 'fadd' 'v16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 3.25>
ST_20 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str3) nounwind" [kernel.cpp:31]   --->   Operation 131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 132 [1/1] (3.25ns)   --->   "store float %v16, float* %B_outp_addr_2, align 4" [kernel.cpp:37]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "br label %4" [kernel.cpp:31]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 2> <Delay = 1.81>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%C_i_0 = phi i4 [ %C_i, %l_C_MM_C_i_end ], [ 0, %.preheader1.preheader ]"   --->   Operation 134 'phi' 'C_i_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %C_i_0, -4" [kernel.cpp:41]   --->   Operation 135 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12) nounwind"   --->   Operation 136 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [1/1] (1.73ns)   --->   "%C_i = add i4 %C_i_0, 1" [kernel.cpp:41]   --->   Operation 137 'add' 'C_i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %10, label %l_C_MM_C_i_begin" [kernel.cpp:41]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [kernel.cpp:41]   --->   Operation 139 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [kernel.cpp:41]   --->   Operation 140 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %C_i_0, i10 0)" [kernel.cpp:44]   --->   Operation 141 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i14 %tmp_6 to i15" [kernel.cpp:44]   --->   Operation 142 'zext' 'zext_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_7 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %C_i_0, i8 0)" [kernel.cpp:44]   --->   Operation 143 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i12 %tmp_7 to i15" [kernel.cpp:44]   --->   Operation 144 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (1.81ns)   --->   "%sub_ln44 = sub i15 %zext_ln44, %zext_ln44_1" [kernel.cpp:44]   --->   Operation 145 'sub' 'sub_ln44' <Predicate = (!icmp_ln41)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (1.76ns)   --->   "br label %6" [kernel.cpp:42]   --->   Operation 146 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:57]   --->   Operation 147 'ret' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 22 <SV = 3> <Delay = 3.25>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%y_0_0 = phi i10 [ 0, %l_C_MM_C_i_begin ], [ %y_0, %7 ]"   --->   Operation 148 'phi' 'y_0_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (1.77ns)   --->   "%icmp_ln42 = icmp eq i10 %y_0_0, -256" [kernel.cpp:42]   --->   Operation 149 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 150 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (1.73ns)   --->   "%y_0 = add i10 %y_0_0, 1" [kernel.cpp:42]   --->   Operation 151 'add' 'y_0' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %.preheader.preheader, label %7" [kernel.cpp:42]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i10 %y_0_0 to i64" [kernel.cpp:43]   --->   Operation 153 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%v4_addr = getelementptr [768 x float]* %v4, i64 0, i64 %zext_ln43" [kernel.cpp:43]   --->   Operation 154 'getelementptr' 'v4_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_22 : Operation 155 [2/2] (3.25ns)   --->   "%v19 = load float* %v4_addr, align 4" [kernel.cpp:43]   --->   Operation 155 'load' 'v19' <Predicate = (!icmp_ln42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_22 : Operation 156 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:46]   --->   Operation 156 'br' <Predicate = (icmp_ln42)> <Delay = 1.76>

State 23 <SV = 4> <Delay = 6.50>
ST_23 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str5) nounwind" [kernel.cpp:42]   --->   Operation 157 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i10 %y_0_0 to i15" [kernel.cpp:44]   --->   Operation 158 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (1.94ns)   --->   "%add_ln44 = add i15 %sub_ln44, %zext_ln44_2" [kernel.cpp:44]   --->   Operation 159 'add' 'add_ln44' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i15 %add_ln44 to i64" [kernel.cpp:44]   --->   Operation 160 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 161 [1/1] (0.00ns)   --->   "%v5_addr = getelementptr [9216 x float]* %v5, i64 0, i64 %sext_ln44" [kernel.cpp:44]   --->   Operation 161 'getelementptr' 'v5_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 162 [1/2] (3.25ns)   --->   "%v19 = load float* %v4_addr, align 4" [kernel.cpp:43]   --->   Operation 162 'load' 'v19' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_23 : Operation 163 [1/1] (3.25ns)   --->   "store float %v19, float* %v5_addr, align 4" [kernel.cpp:44]   --->   Operation 163 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_23 : Operation 164 [1/1] (0.00ns)   --->   "br label %6" [kernel.cpp:42]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 4> <Delay = 5.19>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%C_k_0 = phi i10 [ %C_k, %l_C_k_end ], [ 0, %.preheader.preheader ]"   --->   Operation 165 'phi' 'C_k_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (1.77ns)   --->   "%icmp_ln46 = icmp eq i10 %C_k_0, -256" [kernel.cpp:46]   --->   Operation 166 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 167 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 168 [1/1] (1.73ns)   --->   "%C_k = add i10 %C_k_0, 1" [kernel.cpp:46]   --->   Operation 168 'add' 'C_k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 169 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %l_C_MM_C_i_end, label %l_C_k_begin" [kernel.cpp:46]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i10 %C_k_0 to i15" [kernel.cpp:49]   --->   Operation 170 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 171 [1/1] (1.94ns)   --->   "%add_ln49 = add i15 %sub_ln44, %zext_ln49_1" [kernel.cpp:49]   --->   Operation 171 'add' 'add_ln49' <Predicate = (!icmp_ln46)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i15 %add_ln49 to i64" [kernel.cpp:49]   --->   Operation 172 'sext' 'sext_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 173 [1/1] (0.00ns)   --->   "%B_outp_addr_1 = getelementptr [9216 x float]* %B_outp, i64 0, i64 %sext_ln49" [kernel.cpp:49]   --->   Operation 173 'getelementptr' 'B_outp_addr_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 174 [2/2] (3.25ns)   --->   "%v23 = load float* %B_outp_addr_1, align 4" [kernel.cpp:49]   --->   Operation 174 'load' 'v23' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_24 : Operation 175 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_1) nounwind" [kernel.cpp:56]   --->   Operation 175 'specregionend' 'empty_14' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_24 : Operation 176 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:41]   --->   Operation 176 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 25 <SV = 5> <Delay = 3.25>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [kernel.cpp:46]   --->   Operation 177 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6) nounwind" [kernel.cpp:46]   --->   Operation 178 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %C_k_0 to i21" [kernel.cpp:49]   --->   Operation 179 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/2] (3.25ns)   --->   "%v23 = load float* %B_outp_addr_1, align 4" [kernel.cpp:49]   --->   Operation 180 'load' 'v23' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_25 : Operation 181 [1/1] (1.76ns)   --->   "br label %8" [kernel.cpp:47]   --->   Operation 181 'br' <Predicate = true> <Delay = 1.76>

State 26 <SV = 6> <Delay = 7.30>
ST_26 : Operation 182 [1/1] (0.00ns)   --->   "%C_j_0 = phi i10 [ 0, %l_C_k_begin ], [ %C_j, %9 ]"   --->   Operation 182 'phi' 'C_j_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 183 [1/1] (1.77ns)   --->   "%icmp_ln47 = icmp eq i10 %C_j_0, -256" [kernel.cpp:47]   --->   Operation 183 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 184 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 184 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 185 [1/1] (1.73ns)   --->   "%C_j = add i10 %C_j_0, 1" [kernel.cpp:47]   --->   Operation 185 'add' 'C_j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 186 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %l_C_k_end, label %9" [kernel.cpp:47]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i10 %C_j_0 to i15" [kernel.cpp:50]   --->   Operation 187 'zext' 'zext_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_s = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %C_j_0, i10 0)" [kernel.cpp:50]   --->   Operation 188 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i20 %tmp_s to i21" [kernel.cpp:50]   --->   Operation 189 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_10 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %C_j_0, i8 0)" [kernel.cpp:50]   --->   Operation 190 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i18 %tmp_10 to i21" [kernel.cpp:50]   --->   Operation 191 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln50 = sub i21 %zext_ln50_1, %zext_ln50_2" [kernel.cpp:50]   --->   Operation 192 'sub' 'sub_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 193 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln50 = add i21 %sub_ln50, %zext_ln49" [kernel.cpp:50]   --->   Operation 193 'add' 'add_ln50' <Predicate = (!icmp_ln47)> <Delay = 4.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i21 %add_ln50 to i64" [kernel.cpp:50]   --->   Operation 194 'sext' 'sext_ln50' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 195 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [589824 x float]* %v2, i64 0, i64 %sext_ln50" [kernel.cpp:50]   --->   Operation 195 'getelementptr' 'v2_addr' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 196 [1/1] (1.94ns)   --->   "%add_ln48 = add i15 %sub_ln44, %zext_ln50" [kernel.cpp:48]   --->   Operation 196 'add' 'add_ln48' <Predicate = (!icmp_ln47)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i15 %add_ln48 to i64" [kernel.cpp:48]   --->   Operation 197 'sext' 'sext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 198 [1/1] (0.00ns)   --->   "%v5_addr_1 = getelementptr [9216 x float]* %v5, i64 0, i64 %sext_ln48" [kernel.cpp:48]   --->   Operation 198 'getelementptr' 'v5_addr_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 199 [4/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:50]   --->   Operation 199 'load' 'v24' <Predicate = (!icmp_ln47)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_26 : Operation 200 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_3) nounwind" [kernel.cpp:55]   --->   Operation 200 'specregionend' 'empty_13' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:46]   --->   Operation 201 'br' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 27 <SV = 7> <Delay = 3.25>
ST_27 : Operation 202 [3/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:50]   --->   Operation 202 'load' 'v24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 28 <SV = 8> <Delay = 3.25>
ST_28 : Operation 203 [2/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:50]   --->   Operation 203 'load' 'v24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 29 <SV = 9> <Delay = 3.25>
ST_29 : Operation 204 [1/4] (3.25ns)   --->   "%v24 = load float* %v2_addr, align 4" [kernel.cpp:50]   --->   Operation 204 'load' 'v24' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 30 <SV = 10> <Delay = 5.70>
ST_30 : Operation 205 [4/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:51]   --->   Operation 205 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 5.70>
ST_31 : Operation 206 [3/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:51]   --->   Operation 206 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 5.70>
ST_32 : Operation 207 [2/2] (3.25ns)   --->   "%v22 = load float* %v5_addr_1, align 4" [kernel.cpp:48]   --->   Operation 207 'load' 'v22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_32 : Operation 208 [2/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:51]   --->   Operation 208 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 5.70>
ST_33 : Operation 209 [1/2] (3.25ns)   --->   "%v22 = load float* %v5_addr_1, align 4" [kernel.cpp:48]   --->   Operation 209 'load' 'v22' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_33 : Operation 210 [1/4] (5.70ns)   --->   "%v25 = fmul float %v23, %v24" [kernel.cpp:51]   --->   Operation 210 'fmul' 'v25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 7.25>
ST_34 : Operation 211 [5/5] (7.25ns)   --->   "%v26 = fadd float %v22, %v25" [kernel.cpp:52]   --->   Operation 211 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 15> <Delay = 7.25>
ST_35 : Operation 212 [4/5] (7.25ns)   --->   "%v26 = fadd float %v22, %v25" [kernel.cpp:52]   --->   Operation 212 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 16> <Delay = 7.25>
ST_36 : Operation 213 [3/5] (7.25ns)   --->   "%v26 = fadd float %v22, %v25" [kernel.cpp:52]   --->   Operation 213 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 17> <Delay = 7.25>
ST_37 : Operation 214 [2/5] (7.25ns)   --->   "%v26 = fadd float %v22, %v25" [kernel.cpp:52]   --->   Operation 214 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 18> <Delay = 7.25>
ST_38 : Operation 215 [1/5] (7.25ns)   --->   "%v26 = fadd float %v22, %v25" [kernel.cpp:52]   --->   Operation 215 'fadd' 'v26' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 3.25>
ST_39 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [kernel.cpp:47]   --->   Operation 216 'specloopname' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 217 [1/1] (3.25ns)   --->   "store float %v26, float* %v5_addr_1, align 4" [kernel.cpp:53]   --->   Operation 217 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_39 : Operation 218 [1/1] (0.00ns)   --->   "br label %8" [kernel.cpp:47]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('B_i') with incoming values : ('B_i', kernel.cpp:25) [17]  (1.77 ns)

 <State 2>: 1.81ns
The critical path consists of the following:
	'phi' operation ('B_i') with incoming values : ('B_i', kernel.cpp:25) [17]  (0 ns)
	'sub' operation ('sub_ln33', kernel.cpp:33) [29]  (1.81 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', kernel.cpp:26) [32]  (0 ns)
	'getelementptr' operation ('v3_addr', kernel.cpp:27) [44]  (0 ns)
	'load' operation ('v9', kernel.cpp:27) on array 'v3' [45]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('v9', kernel.cpp:27) on array 'v3' [45]  (3.25 ns)
	'store' operation ('store_ln28', kernel.cpp:28) of variable 'v9', kernel.cpp:27 on array 'B_outp', kernel.cpp:24 [46]  (3.25 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'phi' operation ('B_k') with incoming values : ('B_k', kernel.cpp:30) [51]  (0 ns)
	'add' operation ('add_ln33', kernel.cpp:33) [61]  (1.94 ns)
	'getelementptr' operation ('v0_addr', kernel.cpp:33) [63]  (0 ns)
	'load' operation ('v13', kernel.cpp:33) on array 'v0' [64]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('v13', kernel.cpp:33) on array 'v0' [64]  (3.25 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'phi' operation ('B_j') with incoming values : ('B_j', kernel.cpp:31) [67]  (0 ns)
	'sub' operation ('sub_ln34', kernel.cpp:34) [79]  (0 ns)
	'add' operation ('add_ln34', kernel.cpp:34) [80]  (4.05 ns)
	'getelementptr' operation ('v1_addr', kernel.cpp:34) [82]  (0 ns)
	'load' operation ('v14', kernel.cpp:34) on array 'v1' [87]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('v14', kernel.cpp:34) on array 'v1' [87]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('v14', kernel.cpp:34) on array 'v1' [87]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('v14', kernel.cpp:34) on array 'v1' [87]  (3.25 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v15', kernel.cpp:35) [88]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v15', kernel.cpp:35) [88]  (5.7 ns)

 <State 13>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v15', kernel.cpp:35) [88]  (5.7 ns)

 <State 14>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v15', kernel.cpp:35) [88]  (5.7 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v16', kernel.cpp:36) [89]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v16', kernel.cpp:36) [89]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v16', kernel.cpp:36) [89]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v16', kernel.cpp:36) [89]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v16', kernel.cpp:36) [89]  (7.26 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln37', kernel.cpp:37) of variable 'v16', kernel.cpp:36 on array 'B_outp', kernel.cpp:24 [90]  (3.25 ns)

 <State 21>: 1.81ns
The critical path consists of the following:
	'phi' operation ('C_i') with incoming values : ('C_i', kernel.cpp:41) [101]  (0 ns)
	'sub' operation ('sub_ln44', kernel.cpp:44) [113]  (1.81 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'phi' operation ('y_0') with incoming values : ('y_0', kernel.cpp:42) [116]  (0 ns)
	'getelementptr' operation ('v4_addr', kernel.cpp:43) [128]  (0 ns)
	'load' operation ('v19', kernel.cpp:43) on array 'v4' [129]  (3.25 ns)

 <State 23>: 6.51ns
The critical path consists of the following:
	'load' operation ('v19', kernel.cpp:43) on array 'v4' [129]  (3.25 ns)
	'store' operation ('store_ln44', kernel.cpp:44) of variable 'v19', kernel.cpp:43 on array 'v5' [130]  (3.25 ns)

 <State 24>: 5.2ns
The critical path consists of the following:
	'phi' operation ('C_k') with incoming values : ('C_k', kernel.cpp:46) [135]  (0 ns)
	'add' operation ('add_ln49', kernel.cpp:49) [145]  (1.94 ns)
	'getelementptr' operation ('B_outp_addr_1', kernel.cpp:49) [147]  (0 ns)
	'load' operation ('v23', kernel.cpp:49) on array 'B_outp', kernel.cpp:24 [148]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'load' operation ('v23', kernel.cpp:49) on array 'B_outp', kernel.cpp:24 [148]  (3.25 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'phi' operation ('C_j') with incoming values : ('C_j', kernel.cpp:47) [151]  (0 ns)
	'sub' operation ('sub_ln50', kernel.cpp:50) [163]  (0 ns)
	'add' operation ('add_ln50', kernel.cpp:50) [164]  (4.05 ns)
	'getelementptr' operation ('v2_addr', kernel.cpp:50) [166]  (0 ns)
	'load' operation ('v24', kernel.cpp:50) on array 'v2' [171]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('v24', kernel.cpp:50) on array 'v2' [171]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('v24', kernel.cpp:50) on array 'v2' [171]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('v24', kernel.cpp:50) on array 'v2' [171]  (3.25 ns)

 <State 30>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v25', kernel.cpp:51) [172]  (5.7 ns)

 <State 31>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v25', kernel.cpp:51) [172]  (5.7 ns)

 <State 32>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v25', kernel.cpp:51) [172]  (5.7 ns)

 <State 33>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v25', kernel.cpp:51) [172]  (5.7 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:52) [173]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:52) [173]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:52) [173]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:52) [173]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v26', kernel.cpp:52) [173]  (7.26 ns)

 <State 39>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln53', kernel.cpp:53) of variable 'v26', kernel.cpp:52 on array 'v5' [174]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
