Analysis & Synthesis report for DDS
Sun Nov 19 15:14:08 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated
 15. Source assignments for IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated
 16. Source assignments for sld_signaltap:auto_signaltap_0
 17. Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst0
 18. Parameter Settings for User Entity Instance: IQsin:IQsin_inst2
 19. Parameter Settings for User Entity Instance: IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "rx_control:rx_control_inst1"
 24. SignalTap II Logic Analyzer Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 19 15:14:08 2017           ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Standard Edition ;
; Revision Name                      ; DDS                                             ;
; Top-level Entity Name              ; TOP                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 2,379                                           ;
;     Total combinational functions  ; 1,088                                           ;
;     Dedicated logic registers      ; 1,939                                           ;
; Total registers                    ; 1939                                            ;
; Total pins                         ; 67                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 243,712                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                                      ; TOP                ; DDS                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; Design/Code/uart_rx.v                                              ; yes             ; User Verilog HDL File                        ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/uart_rx.v                                              ;             ;
; Design/Code/rx_control.v                                           ; yes             ; User Verilog HDL File                        ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v                                           ;             ;
; Design/Code/TOP.v                                                  ; yes             ; User Verilog HDL File                        ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v                                                  ;             ;
; Design/Code/IQsin.v                                                ; yes             ; User Verilog HDL File                        ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/IQsin.v                                                ;             ;
; Design/IP_Core/ROM/ROM_1.v                                         ; yes             ; User Wizard-Generated File                   ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/IP_Core/ROM/ROM_1.v                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/aglobal161.inc                                             ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/altrom.inc                                                 ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/altram.inc                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/altdpram.inc                                               ;             ;
; db/altsyncram_e342.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/altsyncram_e342.tdf                                             ;             ;
; ./Design/IP_Core/ROM/Sin_1024_14.mif                               ; yes             ; Auto-Found Memory Initialization File        ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/IP_Core/ROM/Sin_1024_14.mif                                 ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                          ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                     ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                        ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/lpm_constant.inc                                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/dffeea.inc                                                 ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                              ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                               ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                     ;             ;
; db/altsyncram_ud24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/altsyncram_ud24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/altdpram.tdf                                               ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/others/maxplus2/memmodes.inc                                             ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                        ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/altsyncram.inc                                             ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/muxlut.inc                                                 ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/bypassff.inc                                               ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/altshift.inc                                               ;             ;
; db/mux_rsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/mux_rsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                             ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/declut.inc                                                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/lpm_compare.inc                                            ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                            ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/cmpconst.inc                                               ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/lpm_counter.inc                                            ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                    ;             ;
; db/cntr_1ii.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cntr_1ii.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_g9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cntr_g9j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cntr_egi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                              ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ; altera_sld  ;
; db/ip/sld292c2bee/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; e:/softwares/quartues_16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;             ;
; db/altsyncram_og52.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/altsyncram_og52.tdf                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,379     ;
;                                             ;           ;
; Total combinational functions               ; 1088      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 471       ;
;     -- 3 input functions                    ; 307       ;
;     -- <=2 input functions                  ; 310       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 832       ;
;     -- arithmetic mode                      ; 256       ;
;                                             ;           ;
; Total registers                             ; 1939      ;
;     -- Dedicated logic registers            ; 1939      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 67        ;
; Total memory bits                           ; 243712    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1362      ;
; Total fan-out                               ; 12462     ;
; Average fan-out                             ; 3.77      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP                                                                                                                                    ; 1088 (1)            ; 1939 (0)                  ; 243712      ; 0            ; 0       ; 0         ; 67   ; 0            ; |TOP                                                                                                                                                                                                                                                                                                                                            ; TOP                               ; work         ;
;    |IQsin:IQsin_inst2|                                                                                                                  ; 163 (163)           ; 119 (119)                 ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|IQsin:IQsin_inst2                                                                                                                                                                                                                                                                                                                          ; IQsin                             ; work         ;
;       |ROM_1:ROM_1_inst0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|IQsin:IQsin_inst2|ROM_1:ROM_1_inst0                                                                                                                                                                                                                                                                                                        ; ROM_1                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_e342:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated                                                                                                                                                                                                                                         ; altsyncram_e342                   ; work         ;
;       |ROM_1:ROM_1_inst1|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|IQsin:IQsin_inst2|ROM_1:ROM_1_inst1                                                                                                                                                                                                                                                                                                        ; ROM_1                             ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                        ; altsyncram                        ; work         ;
;             |altsyncram_e342:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 14336       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated                                                                                                                                                                                                                                         ; altsyncram_e342                   ; work         ;
;    |rx_control:rx_control_inst1|                                                                                                        ; 39 (39)             ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|rx_control:rx_control_inst1                                                                                                                                                                                                                                                                                                                ; rx_control                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 704 (2)             ; 1611 (210)                ; 215040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 702 (0)             ; 1401 (0)                  ; 215040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 702 (88)            ; 1401 (502)                ; 215040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 25 (0)              ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 23 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_rsc:auto_generated|                                                                                              ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_rsc:auto_generated                                                                                                                              ; mux_rsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 215040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ud24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 215040      ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ud24:auto_generated                                                                                                                                                 ; altsyncram_ud24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 88 (88)             ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 247 (1)             ; 541 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 210 (0)             ; 525 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 315 (315)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 210 (0)             ; 210 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 36 (36)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 193 (12)            ; 175 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_1ii:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_1ii:auto_generated                                                             ; cntr_1ii                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_g9j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated                                                                                      ; cntr_g9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 105 (105)           ; 105 (105)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 23 (23)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart_rx:uart_rx_inst0|                                                                                                              ; 56 (56)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|uart_rx:uart_rx_inst0                                                                                                                                                                                                                                                                                                                      ; uart_rx                           ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+
; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; True Dual Port   ; 1024         ; 14           ; 1024         ; 14           ; 14336  ; ./Design/IP_Core/ROM/Sin_1024_14.mif ;
; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|ALTSYNCRAM                                                                                         ; AUTO ; True Dual Port   ; 1024         ; 14           ; 1024         ; 14           ; 14336  ; ./Design/IP_Core/ROM/Sin_1024_14.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ud24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 105          ; 2048         ; 105          ; 215040 ; None                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Altera ; ROM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |TOP|IQsin:IQsin_inst2|ROM_1:ROM_1_inst0                                                                                                                                                                                                                                 ; Design/IP_Core/ROM/ROM_1.v ;
; Altera ; ROM: 2-PORT  ; 16.1    ; N/A          ; N/A          ; |TOP|IQsin:IQsin_inst2|ROM_1:ROM_1_inst1                                                                                                                                                                                                                                 ; Design/IP_Core/ROM/ROM_1.v ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; IQsin:IQsin_inst2|cnt_3[0]            ; Merged with IQsin:IQsin_inst2|cnt_1[0] ;
; IQsin:IQsin_inst2|cnt_2[2]            ; Merged with IQsin:IQsin_inst2|cnt_1[0] ;
; IQsin:IQsin_inst2|cnt_4[1]            ; Merged with IQsin:IQsin_inst2|cnt_1[0] ;
; IQsin:IQsin_inst2|cnt_2[3]            ; Merged with IQsin:IQsin_inst2|cnt_1[1] ;
; IQsin:IQsin_inst2|cnt_4[2]            ; Merged with IQsin:IQsin_inst2|cnt_1[1] ;
; IQsin:IQsin_inst2|cnt_4[3]            ; Merged with IQsin:IQsin_inst2|cnt_2[4] ;
; Total Number of Removed Registers = 6 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1939  ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 708   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 723   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; uart_rx:uart_rx_inst0|bus[0]                                                                                                                                                                                                                                                                                                    ; 3       ;
; uart_rx:uart_rx_inst0|bus[1]                                                                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |TOP|uart_rx:uart_rx_inst0|cnt_bps[0]     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |TOP|uart_rx:uart_rx_inst0|cnt_tx_step[2] ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; Yes        ; |TOP|uart_rx:uart_rx_inst0|cnt_tx_step[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:uart_rx_inst0 ;
+----------------+--------------+------------------------------------+
; Parameter Name ; Value        ; Type                               ;
+----------------+--------------+------------------------------------+
; BPS            ; 000110110010 ; Unsigned Binary                    ;
+----------------+--------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IQsin:IQsin_inst2      ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; Freq_1         ; 00000000000011010001101101110001 ; Unsigned Binary ;
; Freq_2         ; 00000000001001110101001001010100 ; Unsigned Binary ;
; Freq_3         ; 00000000010000011000100100110111 ; Unsigned Binary ;
; Freq_4         ; 00000000010110111100000000011010 ; Unsigned Binary ;
; cnt_width      ; 00100000                         ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                ; Type                                 ;
+------------------------------------+--------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                      ; Untyped                              ;
; WIDTH_A                            ; 14                                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 10                                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 1024                                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0                               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                              ;
; WIDTH_B                            ; 14                                   ; Signed Integer                       ;
; WIDTHAD_B                          ; 10                                   ; Signed Integer                       ;
; NUMWORDS_B                         ; 1024                                 ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK0                               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                              ;
; OUTDATA_REG_B                      ; CLOCK0                               ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                              ;
; INIT_FILE                          ; ./Design/IP_Core/ROM/Sin_1024_14.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_e342                      ; Untyped                              ;
+------------------------------------+--------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+--------------------------------------+
; Parameter Name                     ; Value                                ; Type                                 ;
+------------------------------------+--------------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                      ; Untyped                              ;
; WIDTH_A                            ; 14                                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 10                                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 1024                                 ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0                               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                              ;
; WIDTH_B                            ; 14                                   ; Signed Integer                       ;
; WIDTHAD_B                          ; 10                                   ; Signed Integer                       ;
; NUMWORDS_B                         ; 1024                                 ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK0                               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0                               ; Untyped                              ;
; OUTDATA_REG_B                      ; CLOCK0                               ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Signed Integer                       ;
; RAM_BLOCK_TYPE                     ; AUTO                                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                              ;
; INIT_FILE                          ; ./Design/IP_Core/ROM/Sin_1024_14.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_e342                      ; Untyped                              ;
+------------------------------------+--------------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                ; Type           ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                      ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_data_bits                                   ; 105                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 105                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_sample_depth                                ; 2048                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_inversion_mask_length                       ; 340                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_storage_qualifier_bits                      ; 105                                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                   ;
; Entity Instance                           ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 14                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 14                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 14                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                              ;
;     -- WIDTH_B                            ; 14                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rx_control:rx_control_inst1"                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; RX_En_Sig ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 105                 ; 105              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 171                         ;
; cycloneiii_ff         ; 237                         ;
;     CLR               ; 123                         ;
;     ENA               ; 88                          ;
;     SCLR              ; 13                          ;
;     plain             ; 13                          ;
; cycloneiii_lcell_comb ; 259                         ;
;     arith             ; 163                         ;
;         2 data inputs ; 124                         ;
;         3 data inputs ; 39                          ;
;     normal            ; 96                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 59                          ;
; cycloneiii_ram_block  ; 28                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                 ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------+---------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                          ; Details ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------+---------+
; IQsin:IQsin_inst2|phase_1[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[0]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[0]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[1]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[1]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[2]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[2]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[3]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[3]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[4]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[4]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[5]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[5]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[6]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[6]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[7]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[7]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[8]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[8]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[9]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_1[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_1[9]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[0]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[0]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[1]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[1]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[2]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[2]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[3]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[3]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[4]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[4]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[5]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[5]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[6]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[6]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[7]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[7]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[8]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[8]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[9]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_2[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_2[9]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[0]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[0]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[1]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[1]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[2]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[2]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[3]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[3]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[4]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[4]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[5]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[5]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[6]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[6]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[7]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[7]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[8]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[8]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[9]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_3[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_3[9]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[0]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[0]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[1]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[1]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[2]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[2]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[3]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[3]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[4]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[4]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[5]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[5]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[6]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[6]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[7]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[7]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[8]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[8]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[9]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|phase_4[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx_control:rx_control_inst1|phase_4[9]                                                                     ; N/A     ;
; IQsin:IQsin_inst2|sin_10[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[0]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[0]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[10] ; N/A     ;
; IQsin:IQsin_inst2|sin_10[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[10] ; N/A     ;
; IQsin:IQsin_inst2|sin_10[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[11] ; N/A     ;
; IQsin:IQsin_inst2|sin_10[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[11] ; N/A     ;
; IQsin:IQsin_inst2|sin_10[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[12] ; N/A     ;
; IQsin:IQsin_inst2|sin_10[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[12] ; N/A     ;
; IQsin:IQsin_inst2|sin_10[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[13] ; N/A     ;
; IQsin:IQsin_inst2|sin_10[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[13] ; N/A     ;
; IQsin:IQsin_inst2|sin_10[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[1]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[1]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[2]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[2]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[3]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[3]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[4]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[4]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[5]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[5]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[6]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[6]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[7]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[7]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[8]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[8]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[9]  ; N/A     ;
; IQsin:IQsin_inst2|sin_10[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[9]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[0]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[0]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[10] ; N/A     ;
; IQsin:IQsin_inst2|sin_30[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[10] ; N/A     ;
; IQsin:IQsin_inst2|sin_30[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[11] ; N/A     ;
; IQsin:IQsin_inst2|sin_30[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[11] ; N/A     ;
; IQsin:IQsin_inst2|sin_30[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[12] ; N/A     ;
; IQsin:IQsin_inst2|sin_30[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[12] ; N/A     ;
; IQsin:IQsin_inst2|sin_30[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[13] ; N/A     ;
; IQsin:IQsin_inst2|sin_30[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[13] ; N/A     ;
; IQsin:IQsin_inst2|sin_30[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[1]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[1]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[2]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[2]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[3]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[3]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[4]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[4]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[5]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[5]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[6]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[6]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[7]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[7]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[8]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[8]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[9]  ; N/A     ;
; IQsin:IQsin_inst2|sin_30[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[9]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[0]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[0]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[10] ; N/A     ;
; IQsin:IQsin_inst2|sin_50[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[10] ; N/A     ;
; IQsin:IQsin_inst2|sin_50[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[11] ; N/A     ;
; IQsin:IQsin_inst2|sin_50[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[11] ; N/A     ;
; IQsin:IQsin_inst2|sin_50[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[12] ; N/A     ;
; IQsin:IQsin_inst2|sin_50[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[12] ; N/A     ;
; IQsin:IQsin_inst2|sin_50[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[13] ; N/A     ;
; IQsin:IQsin_inst2|sin_50[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[13] ; N/A     ;
; IQsin:IQsin_inst2|sin_50[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[1]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[1]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[2]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[2]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[3]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[3]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[4]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[4]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[5]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[5]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[6]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[6]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[7]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[7]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[8]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[8]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[9]  ; N/A     ;
; IQsin:IQsin_inst2|sin_50[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_a[9]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[0]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[0]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[10] ; N/A     ;
; IQsin:IQsin_inst2|sin_70[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[10] ; N/A     ;
; IQsin:IQsin_inst2|sin_70[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[11] ; N/A     ;
; IQsin:IQsin_inst2|sin_70[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[11] ; N/A     ;
; IQsin:IQsin_inst2|sin_70[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[12] ; N/A     ;
; IQsin:IQsin_inst2|sin_70[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[12] ; N/A     ;
; IQsin:IQsin_inst2|sin_70[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[13] ; N/A     ;
; IQsin:IQsin_inst2|sin_70[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[13] ; N/A     ;
; IQsin:IQsin_inst2|sin_70[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[1]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[1]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[2]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[2]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[3]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[3]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[4]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[4]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[5]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[5]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[6]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[6]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[7]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[7]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[8]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[8]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[9]  ; N/A     ;
; IQsin:IQsin_inst2|sin_70[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; IQsin:IQsin_inst2|ROM_1:ROM_1_inst1|altsyncram:altsyncram_component|altsyncram_e342:auto_generated|q_b[9]  ; N/A     ;
; RXD                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RXD                                                                                                        ; N/A     ;
; RXD                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RXD                                                                                                        ; N/A     ;
; clk                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                                                                                        ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[0]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[0]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[1]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[1]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[2]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[2]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[3]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[3]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[4]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[4]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[5]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[5]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[6]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[6]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[7]                                                                           ; N/A     ;
; rx_control:rx_control_inst1|RX_Data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_rx:uart_rx_inst0|rx_data[7]                                                                           ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                        ; N/A     ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition
    Info: Processing started: Sun Nov 19 15:13:12 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file design/code/uart_rx.v
    Info (12023): Found entity 1: uart_rx File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/uart_rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/code/rx_control.v
    Info (12023): Found entity 1: rx_control File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/code/top.v
    Info (12023): Found entity 1: TOP File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/code/iqsin.v
    Info (12023): Found entity 1: IQsin File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/IQsin.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file design/ip_core/rom/rom_1.v
    Info (12023): Found entity 1: ROM_1 File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/IP_Core/ROM/ROM_1.v Line: 40
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:uart_rx_inst0" File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 44
Warning (10230): Verilog HDL assignment warning at uart_rx.v(32): truncated value with size 32 to match size of target (10) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/uart_rx.v Line: 32
Warning (10230): Verilog HDL assignment warning at uart_rx.v(37): truncated value with size 32 to match size of target (1) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/uart_rx.v Line: 37
Warning (10230): Verilog HDL assignment warning at uart_rx.v(51): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/uart_rx.v Line: 51
Warning (10230): Verilog HDL assignment warning at uart_rx.v(56): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/uart_rx.v Line: 56
Warning (10230): Verilog HDL assignment warning at uart_rx.v(60): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/uart_rx.v Line: 60
Warning (10230): Verilog HDL assignment warning at uart_rx.v(66): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/uart_rx.v Line: 66
Info (12128): Elaborating entity "rx_control" for hierarchy "rx_control:rx_control_inst1" File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 56
Warning (10230): Verilog HDL assignment warning at rx_control.v(29): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 29
Warning (10230): Verilog HDL assignment warning at rx_control.v(30): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 30
Warning (10230): Verilog HDL assignment warning at rx_control.v(31): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 31
Warning (10230): Verilog HDL assignment warning at rx_control.v(32): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 32
Warning (10230): Verilog HDL assignment warning at rx_control.v(34): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 34
Warning (10230): Verilog HDL assignment warning at rx_control.v(35): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 35
Warning (10230): Verilog HDL assignment warning at rx_control.v(36): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 36
Warning (10230): Verilog HDL assignment warning at rx_control.v(38): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 38
Warning (10230): Verilog HDL assignment warning at rx_control.v(39): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 39
Warning (10230): Verilog HDL assignment warning at rx_control.v(40): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 40
Warning (10230): Verilog HDL assignment warning at rx_control.v(42): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 42
Warning (10230): Verilog HDL assignment warning at rx_control.v(43): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 43
Warning (10230): Verilog HDL assignment warning at rx_control.v(44): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 44
Warning (10230): Verilog HDL assignment warning at rx_control.v(46): truncated value with size 32 to match size of target (4) File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/rx_control.v Line: 46
Info (12128): Elaborating entity "IQsin" for hierarchy "IQsin:IQsin_inst2" File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/TOP.v Line: 69
Warning (10240): Verilog HDL Always Construct warning at IQsin.v(30): inferring latch(es) for variable "cnt_2", which holds its previous value in one or more paths through the always construct File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/IQsin.v Line: 30
Warning (10240): Verilog HDL Always Construct warning at IQsin.v(30): inferring latch(es) for variable "cnt_4", which holds its previous value in one or more paths through the always construct File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/IQsin.v Line: 30
Info (12128): Elaborating entity "ROM_1" for hierarchy "IQsin:IQsin_inst2|ROM_1:ROM_1_inst0" File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/Code/IQsin.v Line: 58
Info (12128): Elaborating entity "altsyncram" for hierarchy "IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component" File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/IP_Core/ROM/ROM_1.v Line: 94
Info (12130): Elaborated megafunction instantiation "IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component" File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/IP_Core/ROM/ROM_1.v Line: 94
Info (12133): Instantiated megafunction "IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component" with the following parameter: File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/Design/IP_Core/ROM/ROM_1.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./Design/IP_Core/ROM/Sin_1024_14.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_b" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e342.tdf
    Info (12023): Found entity 1: altsyncram_e342 File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/altsyncram_e342.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_e342" for hierarchy "IQsin:IQsin_inst2|ROM_1:ROM_1_inst0|altsyncram:altsyncram_component|altsyncram_e342:auto_generated" File: e:/softwares/quartues_16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ud24.tdf
    Info (12023): Found entity 1: altsyncram_ud24 File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/altsyncram_ud24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/mux_rsc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf
    Info (12023): Found entity 1: cntr_1ii File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cntr_1ii.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cntr_g9j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.11.19.15:13:47 Progress: Loading sld292c2bee/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld292c2bee/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Workspace/Quartues_16.1/Learning/2017_11_19_DDS/db/ip/sld292c2bee/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 243 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2600 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 2395 logic cells
    Info (21064): Implemented 133 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 747 megabytes
    Info: Processing ended: Sun Nov 19 15:14:08 2017
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:01:51


