<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1490" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1490{left:561px;bottom:68px;letter-spacing:0.1px;}
#t2_1490{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1490{left:69px;bottom:68px;letter-spacing:0.11px;}
#t4_1490{left:103px;bottom:68px;letter-spacing:0.09px;}
#t5_1490{left:359px;bottom:811px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_1490{left:69px;bottom:629px;letter-spacing:-0.13px;}
#t7_1490{left:69px;bottom:606px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t8_1490{left:69px;bottom:590px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_1490{left:69px;bottom:565px;letter-spacing:-0.17px;word-spacing:-1.31px;}
#ta_1490{left:69px;bottom:548px;letter-spacing:-0.16px;word-spacing:-1.12px;}
#tb_1490{left:69px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_1490{left:69px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_1490{left:69px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_1490{left:69px;bottom:474px;letter-spacing:-0.24px;word-spacing:-0.35px;}
#tf_1490{left:69px;bottom:451px;letter-spacing:-0.18px;word-spacing:-0.51px;}
#tg_1490{left:69px;bottom:434px;letter-spacing:-0.15px;word-spacing:-1px;}
#th_1490{left:69px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_1490{left:69px;bottom:400px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#tj_1490{left:69px;bottom:383px;letter-spacing:-0.14px;}
#tk_1490{left:69px;bottom:360px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_1490{left:69px;bottom:344px;letter-spacing:-0.15px;word-spacing:-1.03px;}
#tm_1490{left:69px;bottom:327px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_1490{left:69px;bottom:304px;letter-spacing:-0.19px;word-spacing:-0.48px;}
#to_1490{left:69px;bottom:287px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tp_1490{left:69px;bottom:264px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_1490{left:69px;bottom:241px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#tr_1490{left:69px;bottom:224px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#ts_1490{left:78px;bottom:1014px;letter-spacing:-0.13px;}
#tt_1490{left:78px;bottom:998px;letter-spacing:-0.13px;}
#tu_1490{left:78px;bottom:981px;letter-spacing:-0.17px;}
#tv_1490{left:328px;bottom:1014px;}
#tw_1490{left:372px;bottom:1014px;letter-spacing:-0.14px;}
#tx_1490{left:443px;bottom:1014px;letter-spacing:-0.17px;}
#ty_1490{left:528px;bottom:1014px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#tz_1490{left:528px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_1490{left:78px;bottom:958px;letter-spacing:-0.13px;}
#t11_1490{left:78px;bottom:941px;letter-spacing:-0.13px;}
#t12_1490{left:78px;bottom:924px;letter-spacing:-0.17px;}
#t13_1490{left:328px;bottom:958px;}
#t14_1490{left:372px;bottom:958px;letter-spacing:-0.11px;}
#t15_1490{left:443px;bottom:958px;letter-spacing:-0.15px;}
#t16_1490{left:528px;bottom:958px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t17_1490{left:528px;bottom:941px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_1490{left:78px;bottom:901px;letter-spacing:-0.13px;}
#t19_1490{left:78px;bottom:885px;letter-spacing:-0.13px;}
#t1a_1490{left:78px;bottom:868px;letter-spacing:-0.17px;}
#t1b_1490{left:328px;bottom:901px;}
#t1c_1490{left:372px;bottom:901px;letter-spacing:-0.14px;}
#t1d_1490{left:443px;bottom:901px;letter-spacing:-0.16px;}
#t1e_1490{left:528px;bottom:901px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t1f_1490{left:528px;bottom:885px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_1490{left:85px;bottom:790px;letter-spacing:-0.13px;}
#t1h_1490{left:151px;bottom:790px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1i_1490{left:276px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1j_1490{left:428px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1k_1490{left:583px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1l_1490{left:738px;bottom:790px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1m_1490{left:99px;bottom:765px;}
#t1n_1490{left:174px;bottom:765px;letter-spacing:-0.12px;}
#t1o_1490{left:265px;bottom:765px;letter-spacing:-0.13px;}
#t1p_1490{left:419px;bottom:765px;letter-spacing:-0.12px;}
#t1q_1490{left:604px;bottom:765px;letter-spacing:-0.12px;}
#t1r_1490{left:759px;bottom:765px;letter-spacing:-0.15px;}
#t1s_1490{left:99px;bottom:741px;}
#t1t_1490{left:146px;bottom:741px;letter-spacing:-0.12px;}
#t1u_1490{left:265px;bottom:741px;letter-spacing:-0.13px;}
#t1v_1490{left:419px;bottom:741px;letter-spacing:-0.12px;}
#t1w_1490{left:604px;bottom:741px;letter-spacing:-0.12px;}
#t1x_1490{left:759px;bottom:741px;letter-spacing:-0.15px;}
#t1y_1490{left:100px;bottom:716px;}
#t1z_1490{left:165px;bottom:716px;letter-spacing:-0.14px;}
#t20_1490{left:265px;bottom:716px;letter-spacing:-0.12px;}
#t21_1490{left:419px;bottom:716px;letter-spacing:-0.12px;}
#t22_1490{left:604px;bottom:716px;letter-spacing:-0.12px;}
#t23_1490{left:759px;bottom:716px;letter-spacing:-0.15px;}
#t24_1490{left:99px;bottom:692px;}
#t25_1490{left:165px;bottom:692px;letter-spacing:-0.14px;}
#t26_1490{left:265px;bottom:692px;letter-spacing:-0.12px;}
#t27_1490{left:419px;bottom:692px;letter-spacing:-0.12px;}
#t28_1490{left:604px;bottom:692px;letter-spacing:-0.12px;}
#t29_1490{left:759px;bottom:692px;letter-spacing:-0.15px;}
#t2a_1490{left:100px;bottom:668px;}
#t2b_1490{left:165px;bottom:668px;letter-spacing:-0.14px;}
#t2c_1490{left:265px;bottom:668px;letter-spacing:-0.12px;}
#t2d_1490{left:419px;bottom:668px;letter-spacing:-0.12px;}
#t2e_1490{left:604px;bottom:668px;letter-spacing:-0.12px;}
#t2f_1490{left:759px;bottom:668px;letter-spacing:-0.15px;}
#t2g_1490{left:78px;bottom:1083px;letter-spacing:-0.14px;}
#t2h_1490{left:78px;bottom:1068px;letter-spacing:-0.12px;}
#t2i_1490{left:328px;bottom:1083px;letter-spacing:-0.12px;word-spacing:-1.48px;}
#t2j_1490{left:328px;bottom:1068px;letter-spacing:-0.18px;}
#t2k_1490{left:372px;bottom:1083px;letter-spacing:-0.12px;}
#t2l_1490{left:372px;bottom:1068px;letter-spacing:-0.06px;}
#t2m_1490{left:372px;bottom:1053px;letter-spacing:-0.12px;}
#t2n_1490{left:372px;bottom:1037px;letter-spacing:-0.12px;}
#t2o_1490{left:443px;bottom:1083px;letter-spacing:-0.12px;}
#t2p_1490{left:443px;bottom:1068px;letter-spacing:-0.12px;}
#t2q_1490{left:443px;bottom:1053px;letter-spacing:-0.12px;}
#t2r_1490{left:528px;bottom:1083px;letter-spacing:-0.12px;}

.s1_1490{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1490{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1490{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1490{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1490{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1490{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_1490{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1490" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1490Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1490" style="-webkit-user-select: none;"><object width="935" height="1210" data="1490/1490.svg" type="image/svg+xml" id="pdf1490" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1490" class="t s1_1490">VBROADCASTâ€”Load with Broadcast Floating-Point Data </span>
<span id="t2_1490" class="t s2_1490">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1490" class="t s1_1490">5-14 </span><span id="t4_1490" class="t s1_1490">Vol. 2C </span>
<span id="t5_1490" class="t s3_1490">Instruction Operand Encoding </span>
<span id="t6_1490" class="t s4_1490">Description </span>
<span id="t7_1490" class="t s5_1490">VBROADCASTSD/VBROADCASTSS/VBROADCASTF128 load floating-point values as one tuple from the source </span>
<span id="t8_1490" class="t s5_1490">operand (second operand) in memory and broadcast to all elements of the destination operand (first operand). </span>
<span id="t9_1490" class="t s5_1490">VEX256-encoded versions: The destination operand is a YMM register. The source operand is either a 32-bit, 64-bit, </span>
<span id="ta_1490" class="t s5_1490">or 128-bit memory location. Register source encodings are reserved and will #UD. Bits (MAXVL-1:256) of the desti- </span>
<span id="tb_1490" class="t s5_1490">nation register are zeroed. </span>
<span id="tc_1490" class="t s5_1490">EVEX-encoded versions: The destination operand is a ZMM/YMM/XMM register and updated according to the </span>
<span id="td_1490" class="t s5_1490">writemask k1. The source operand is either a 32-bit, 64-bit memory location or the low doubleword/quadword </span>
<span id="te_1490" class="t s5_1490">element of an XMM register. </span>
<span id="tf_1490" class="t s5_1490">VBROADCASTF32X2/VBROADCASTF32X4/VBROADCASTF64X2/VBROADCASTF32X8/VBROADCASTF64X4 load </span>
<span id="tg_1490" class="t s5_1490">floating-point values as tuples from the source operand (the second operand) in memory or register and broadcast </span>
<span id="th_1490" class="t s5_1490">to all elements of the destination operand (the first operand). The destination operand is a YMM/ZMM register </span>
<span id="ti_1490" class="t s5_1490">updated according to the writemask k1. The source operand is either a register or 64-bit/128-bit/256-bit memory </span>
<span id="tj_1490" class="t s5_1490">location. </span>
<span id="tk_1490" class="t s5_1490">VBROADCASTSD and VBROADCASTF128,F32x4 and F64x2 are only supported as 256-bit and 512-bit wide </span>
<span id="tl_1490" class="t s5_1490">versions and up. VBROADCASTSS is supported in 128-bit, 256-bit and 512-bit wide versions. F32x8 and F64x4 are </span>
<span id="tm_1490" class="t s5_1490">only supported as 512-bit wide versions. </span>
<span id="tn_1490" class="t s5_1490">VBROADCASTF32X2/VBROADCASTF32X4/VBROADCASTF32X8 have 32-bit granularity. VBROADCASTF64X2 and </span>
<span id="to_1490" class="t s5_1490">VBROADCASTF64X4 have 64-bit granularity. </span>
<span id="tp_1490" class="t s5_1490">Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD. </span>
<span id="tq_1490" class="t s5_1490">If VBROADCASTSD or VBROADCASTF128 is encoded with VEX.L= 0, an attempt to execute the instruction encoded </span>
<span id="tr_1490" class="t s5_1490">with VEX.L= 0 will cause an #UD exception. </span>
<span id="ts_1490" class="t s6_1490">EVEX.512.66.0F38.W1 1A /r </span>
<span id="tt_1490" class="t s6_1490">VBROADCASTF64X2 zmm1 {k1}{z}, </span>
<span id="tu_1490" class="t s6_1490">m128 </span>
<span id="tv_1490" class="t s6_1490">C </span><span id="tw_1490" class="t s6_1490">V/V </span><span id="tx_1490" class="t s6_1490">AVX512DQ </span><span id="ty_1490" class="t s6_1490">Broadcast 128 bits of 2 double precision floating-point </span>
<span id="tz_1490" class="t s6_1490">data in mem to locations in zmm1 using writemask k1. </span>
<span id="t10_1490" class="t s6_1490">EVEX.512.66.0F38.W0 1B /r </span>
<span id="t11_1490" class="t s6_1490">VBROADCASTF32X8 zmm1 {k1}{z}, </span>
<span id="t12_1490" class="t s6_1490">m256 </span>
<span id="t13_1490" class="t s6_1490">E </span><span id="t14_1490" class="t s6_1490">V/V </span><span id="t15_1490" class="t s6_1490">AVX512DQ </span><span id="t16_1490" class="t s6_1490">Broadcast 256 bits of 8 single precision floating-point </span>
<span id="t17_1490" class="t s6_1490">data in mem to locations in zmm1 using writemask k1. </span>
<span id="t18_1490" class="t s6_1490">EVEX.512.66.0F38.W1 1B /r </span>
<span id="t19_1490" class="t s6_1490">VBROADCASTF64X4 zmm1 {k1}{z}, </span>
<span id="t1a_1490" class="t s6_1490">m256 </span>
<span id="t1b_1490" class="t s6_1490">D </span><span id="t1c_1490" class="t s6_1490">V/V </span><span id="t1d_1490" class="t s6_1490">AVX512F </span><span id="t1e_1490" class="t s6_1490">Broadcast 256 bits of 4 double precision floating-point </span>
<span id="t1f_1490" class="t s6_1490">data in mem to locations in zmm1 using writemask k1. </span>
<span id="t1g_1490" class="t s7_1490">Op/En </span><span id="t1h_1490" class="t s7_1490">Tuple Type </span><span id="t1i_1490" class="t s7_1490">Operand 1 </span><span id="t1j_1490" class="t s7_1490">Operand 2 </span><span id="t1k_1490" class="t s7_1490">Operand 3 </span><span id="t1l_1490" class="t s7_1490">Operand 4 </span>
<span id="t1m_1490" class="t s6_1490">A </span><span id="t1n_1490" class="t s6_1490">N/A </span><span id="t1o_1490" class="t s6_1490">ModRM:reg (w) </span><span id="t1p_1490" class="t s6_1490">ModRM:r/m (r) </span><span id="t1q_1490" class="t s6_1490">N/A </span><span id="t1r_1490" class="t s6_1490">N/A </span>
<span id="t1s_1490" class="t s6_1490">B </span><span id="t1t_1490" class="t s6_1490">Tuple1 Scalar </span><span id="t1u_1490" class="t s6_1490">ModRM:reg (w) </span><span id="t1v_1490" class="t s6_1490">ModRM:r/m (r) </span><span id="t1w_1490" class="t s6_1490">N/A </span><span id="t1x_1490" class="t s6_1490">N/A </span>
<span id="t1y_1490" class="t s6_1490">C </span><span id="t1z_1490" class="t s6_1490">Tuple2 </span><span id="t20_1490" class="t s6_1490">ModRM:reg (w) </span><span id="t21_1490" class="t s6_1490">ModRM:r/m (r) </span><span id="t22_1490" class="t s6_1490">N/A </span><span id="t23_1490" class="t s6_1490">N/A </span>
<span id="t24_1490" class="t s6_1490">D </span><span id="t25_1490" class="t s6_1490">Tuple4 </span><span id="t26_1490" class="t s6_1490">ModRM:reg (w) </span><span id="t27_1490" class="t s6_1490">ModRM:r/m (r) </span><span id="t28_1490" class="t s6_1490">N/A </span><span id="t29_1490" class="t s6_1490">N/A </span>
<span id="t2a_1490" class="t s6_1490">E </span><span id="t2b_1490" class="t s6_1490">Tuple8 </span><span id="t2c_1490" class="t s6_1490">ModRM:reg (w) </span><span id="t2d_1490" class="t s6_1490">ModRM:r/m (r) </span><span id="t2e_1490" class="t s6_1490">N/A </span><span id="t2f_1490" class="t s6_1490">N/A </span>
<span id="t2g_1490" class="t s7_1490">Opcode/ </span>
<span id="t2h_1490" class="t s7_1490">Instruction </span>
<span id="t2i_1490" class="t s7_1490">Op / </span>
<span id="t2j_1490" class="t s7_1490">En </span>
<span id="t2k_1490" class="t s7_1490">64/32 </span>
<span id="t2l_1490" class="t s7_1490">bit </span>
<span id="t2m_1490" class="t s7_1490">Mode </span>
<span id="t2n_1490" class="t s7_1490">Support </span>
<span id="t2o_1490" class="t s7_1490">CPUID </span>
<span id="t2p_1490" class="t s7_1490">Feature </span>
<span id="t2q_1490" class="t s7_1490">Flag </span>
<span id="t2r_1490" class="t s7_1490">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
