vendor_name = ModelSim
source_file = 1, C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Basic_Logic_Top.vhd
source_file = 1, C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XOR_gate.vhd
source_file = 1, C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/XNOR_gate.vhd
source_file = 1, C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/OR_Gate.vhd
source_file = 1, C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NOR_gate.vhd
source_file = 1, C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/NAND_gate.vhd
source_file = 1, C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Inverter.vhd
source_file = 1, C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/Driver.vhd
source_file = 1, C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/Basic_Logic/AND_gate.vhd
source_file = 1, C:/Users/Mtlantla/Desktop/EmberCore/Cyclone_III_FPGA_VHDL/db/EP3C16F484C6N_Cyclone_3.cbx.xml
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, e:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Basic_Logic_Top
instance = comp, \and_out~output\, and_out~output, Basic_Logic_Top, 1
instance = comp, \or_out~output\, or_out~output, Basic_Logic_Top, 1
instance = comp, \nand_out~output\, nand_out~output, Basic_Logic_Top, 1
instance = comp, \nor_out~output\, nor_out~output, Basic_Logic_Top, 1
instance = comp, \xor_out~output\, xor_out~output, Basic_Logic_Top, 1
instance = comp, \xnor_out~output\, xnor_out~output, Basic_Logic_Top, 1
instance = comp, \inv_out~output\, inv_out~output, Basic_Logic_Top, 1
instance = comp, \driver_out~output\, driver_out~output, Basic_Logic_Top, 1
instance = comp, \B~input\, B~input, Basic_Logic_Top, 1
instance = comp, \A~input\, A~input, Basic_Logic_Top, 1
instance = comp, \AND_inst|f\, AND_inst|f, Basic_Logic_Top, 1
instance = comp, \OR_inst|f\, OR_inst|f, Basic_Logic_Top, 1
instance = comp, \XOR_inst|process_0~0\, XOR_inst|process_0~0, Basic_Logic_Top, 1
instance = comp, \driver_in~input\, driver_in~input, Basic_Logic_Top, 1
