

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_83_1'
================================================================
* Date:           Tue Nov  4 00:15:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1  |        5|        5|         2|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:83->FIR_HLS.cpp:23]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln83_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln83"   --->   Operation 6 'read' 'sext_ln83_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln83_cast = sext i16 %sext_ln83_read"   --->   Operation 7 'sext' 'sext_ln83_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln83 = store i3 1, i3 %i" [FIR_HLS.cpp:83->FIR_HLS.cpp:23]   --->   Operation 8 'store' 'store_ln83' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i1"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 10 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.67ns)   --->   "%icmp_ln83 = icmp_eq  i3 %i_3, i3 6" [FIR_HLS.cpp:83->FIR_HLS.cpp:23]   --->   Operation 11 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.body.split.i2, void %FIR_filtertest.exit.exitStub" [FIR_HLS.cpp:83->FIR_HLS.cpp:23]   --->   Operation 13 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i3 %i_3" [FIR_HLS.cpp:83->FIR_HLS.cpp:23]   --->   Operation 14 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_FIR_dec_int_40_addr = getelementptr i14 %b_FIR_dec_int_40, i64 0, i64 %zext_ln83" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 15 'getelementptr' 'b_FIR_dec_int_40_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.67ns)   --->   "%b_FIR_dec_int_40_load = load i3 %b_FIR_dec_int_40_addr" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 16 'load' 'b_FIR_dec_int_40_load' <Predicate = (!icmp_ln83)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 6> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%H_filter_FIR_dec_40_addr = getelementptr i32 %H_filter_FIR_dec_40, i64 0, i64 %zext_ln83" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 17 'getelementptr' 'H_filter_FIR_dec_40_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%H_filter_FIR_dec_40_load = load i3 %H_filter_FIR_dec_40_addr" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 18 'load' 'H_filter_FIR_dec_40_load' <Predicate = (!icmp_ln83)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 19 [1/1] (0.67ns)   --->   "%add_ln83 = add i3 %i_3, i3 1" [FIR_HLS.cpp:83->FIR_HLS.cpp:23]   --->   Operation 19 'add' 'add_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln83 = store i3 %add_ln83, i3 %i" [FIR_HLS.cpp:83->FIR_HLS.cpp:23]   --->   Operation 20 'store' 'store_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln83)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.75>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln83 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:83->FIR_HLS.cpp:23]   --->   Operation 21 'specpipeline' 'specpipeline_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [FIR_HLS.cpp:83->FIR_HLS.cpp:23]   --->   Operation 22 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] ( I:0.67ns O:0.67ns )   --->   "%b_FIR_dec_int_40_load = load i3 %b_FIR_dec_int_40_addr" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 23 'load' 'b_FIR_dec_int_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 6> <ROM>
ST_2 : Operation 24 [1/2] ( I:0.67ns O:0.67ns )   --->   "%H_filter_FIR_dec_40_load = load i3 %H_filter_FIR_dec_40_addr" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 24 'load' 'H_filter_FIR_dec_40_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i14 %b_FIR_dec_int_40_load" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 25 'sext' 'sext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.38ns)   --->   "%mul_ln84 = mul i30 %sext_ln83_cast, i30 %sext_ln84_1" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 26 'mul' 'mul_ln84' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %mul_ln84, i1 0" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i31 %tmp" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 28 'sext' 'sext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.01ns)   --->   "%add_ln84_2 = add i32 %H_filter_FIR_dec_40_load, i32 %sext_ln84_2" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 29 'add' 'add_ln84_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.67ns)   --->   "%add_ln84 = add i3 %i_3, i3 7" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 30 'add' 'add_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %add_ln84" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 31 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%H_filter_FIR_dec_40_addr_1 = getelementptr i32 %H_filter_FIR_dec_40, i64 0, i64 %zext_ln84" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 32 'getelementptr' 'H_filter_FIR_dec_40_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln84 = store i32 %add_ln84_2, i3 %H_filter_FIR_dec_40_addr_1" [FIR_HLS.cpp:84->FIR_HLS.cpp:23]   --->   Operation 33 'store' 'store_ln84' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.body.i1" [FIR_HLS.cpp:83->FIR_HLS.cpp:23]   --->   Operation 34 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.527ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln83', FIR_HLS.cpp:83->FIR_HLS.cpp:23) of constant 1 on local variable 'i', FIR_HLS.cpp:83->FIR_HLS.cpp:23 [7]  (0.427 ns)
	'load' operation 3 bit ('i', FIR_HLS.cpp:84->FIR_HLS.cpp:23) on local variable 'i', FIR_HLS.cpp:83->FIR_HLS.cpp:23 [10]  (0.000 ns)
	'add' operation 3 bit ('add_ln83', FIR_HLS.cpp:83->FIR_HLS.cpp:23) [31]  (0.673 ns)
	'store' operation 0 bit ('store_ln83', FIR_HLS.cpp:83->FIR_HLS.cpp:23) of variable 'add_ln83', FIR_HLS.cpp:83->FIR_HLS.cpp:23 on local variable 'i', FIR_HLS.cpp:83->FIR_HLS.cpp:23 [32]  (0.427 ns)

 <State 2>: 4.750ns
The critical path consists of the following:
	'load' operation 14 bit ('b_FIR_dec_int_40_load', FIR_HLS.cpp:84->FIR_HLS.cpp:23) on array 'b_FIR_dec_int_40' [19]  (0.677 ns)
	'mul' operation 30 bit ('mul_ln84', FIR_HLS.cpp:84->FIR_HLS.cpp:23) [23]  (2.380 ns)
	'add' operation 32 bit ('add_ln84_2', FIR_HLS.cpp:84->FIR_HLS.cpp:23) [26]  (1.016 ns)
	'store' operation 0 bit ('store_ln84', FIR_HLS.cpp:84->FIR_HLS.cpp:23) of variable 'add_ln84_2', FIR_HLS.cpp:84->FIR_HLS.cpp:23 on array 'H_filter_FIR_dec_40' [30]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
