$date
	Sun Oct 23 03:58:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#282861
b10111 !
1"
#282862
b10111 &
b10111 %
1$
#282863
0"
#282866
b1000110 &
b1000110 %
#282870
b100011 &
b100011 %
#282874
b1101010 &
b1101010 %
#282878
b110101 &
b110101 %
#282882
b10100000 &
b10100000 %
#282886
b1010000 &
b1010000 %
#282890
b101000 &
b101000 %
#282894
b10100 &
b10100 %
#282898
b1010 &
b1010 %
#282902
b101 &
b101 %
#282906
b10000 &
b10000 %
#282910
b1000 &
b1000 %
#282914
b100 &
b100 %
#282918
b10 &
b10 %
#282922
b1 &
b1 %
1#
#282926
b0 &
0#
b0 %
0$
#1366438
b100 &
b100 %
1$
b100 !
1"
#1366439
0"
#1366442
b10 &
b10 %
#1366446
b1 &
1#
b1 %
#1366450
b0 &
b0 %
0#
0$
#2290853
b1110 !
1"
#2290854
b1110 &
b1110 %
1$
#2290855
0"
#2290858
b111 &
b111 %
#2290862
b10110 &
b10110 %
#2290866
b1011 &
b1011 %
#2290870
b100010 &
b100010 %
#2290874
b10001 &
b10001 %
#2290878
b110100 &
b110100 %
#2290882
b11010 &
b11010 %
#2290886
b1101 &
b1101 %
#2290890
b101000 &
b101000 %
#2290894
b10100 &
b10100 %
#2290898
b1010 &
b1010 %
#2290902
b101 &
b101 %
#2290906
b10000 &
b10000 %
#2290910
b1000 &
b1000 %
#2290914
b100 &
b100 %
#2290918
b10 &
b10 %
#2290922
b1 &
b1 %
1#
#2290926
b0 &
0#
b0 %
0$
#4500012
