m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/FPGA_Laboratory/Lab5/ROM_VGA/Sim/questa
T_opt
!s110 1732705861
VdCagfO_l;0ET7iL06cFSX2
04 10 4 work tb_rom_vga fast 0
=1-a029422e883a-6746fe44-353-bd4
R0
!s12b OEM100
!s124 OEM10U6 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vclk_gen
2C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/clk_gen/clk_gen.v
Z3 !s110 1732705859
!i10b 1
!s100 ifhShLajK5[b`XbbEH2UB3
Ih_eMfoR=4H7g]B9[R7;2Z2
R1
w1732091700
8C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/clk_gen/clk_gen.v
FC:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/clk_gen/clk_gen.v
!i122 3
L0 40 124
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1732705859.000000
!s107 C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/clk_gen/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/clk_gen|C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/clk_gen/clk_gen.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/clk_gen -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vclk_gen_altpll
2C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/db/clk_gen_altpll.v
R3
!i10b 1
!s100 iK=4CA=J8^HIzAa5Kc?hj0
I0o@T^WA14d<8:TTBg2S<92
R1
w1732092118
8C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/db/clk_gen_altpll.v
FC:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/db/clk_gen_altpll.v
!i122 5
L0 31 79
R4
R5
r1
!s85 0
31
R6
!s107 C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/db|C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/db/clk_gen_altpll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vrom_pic
2C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/rom_pic/rom_pic.v
R3
!i10b 1
!s100 XhPg0PH79RkhJ93;OF56a0
IZ?8WTYV4P=]<_Z5RfB_JO3
R1
w1732105267
8C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/rom_pic/rom_pic.v
FC:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/rom_pic/rom_pic.v
!i122 4
L0 40 64
R4
R5
r1
!s85 0
31
R6
!s107 C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/rom_pic/rom_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/rom_pic|C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/rom_pic/rom_pic.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/ip_core/rom_pic -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vrom_vga
2C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/rom_vga.v
Z8 !s110 1732705858
!i10b 1
!s100 HX7;7d@`6PfV=;359=VLU2
IHU2E3aFRLAJ4>QATdzNdB3
R1
w1732102083
8C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/rom_vga.v
FC:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/rom_vga.v
!i122 1
L0 1 67
R4
R5
r1
!s85 0
31
Z9 !s108 1732705858.000000
!s107 C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/rom_vga.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL|C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/rom_vga.v|
!i113 0
R7
Z10 !s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_rom_vga
2C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/../Sim/tb_rom_vga.v
R3
!i10b 1
!s100 M@FYAcT5o]4U]i[7ViLEQ0
IeSi7N>dR:dBGjTlY>bk[=3
R1
w1732544494
8C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/../Sim/tb_rom_vga.v
FC:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/../Sim/tb_rom_vga.v
!i122 6
L0 2 54
R4
R5
r1
!s85 0
31
R6
!s107 C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/../Sim/tb_rom_vga.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/../Sim|C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/../Sim/tb_rom_vga.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vvga_ctrl
2C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/vga_ctrl.v
R3
!i10b 1
!s100 @GejJBha5G78JQ4i4Y[SZ0
IKYAMT7;joNATJAA0I_gZ42
R1
Z11 w1732102084
8C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/vga_ctrl.v
FC:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/vga_ctrl.v
!i122 2
L0 1 97
R4
R5
r1
!s85 0
31
R6
!s107 C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL|C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/vga_ctrl.v|
!i113 0
R7
R10
R2
vvga_pic
2C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/vga_pic.v
R8
!i10b 1
!s100 Um=:]IXZ:z3ib[Q:LKa<Y2
IP>8?5Q:776imU8S561f>L3
R1
R11
8C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/vga_pic.v
FC:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/vga_pic.v
!i122 0
L0 1 116
R4
R5
r1
!s85 0
31
R9
!s107 C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/vga_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL|C:/FPGA_Laboratory/Lab5/ROM_VGA/RTL/vga_pic.v|
!i113 0
R7
R10
R2
