0.7
2020.2
Nov 18 2020
09:20:35
/home/chris/hardDrive/FPGA_Pracs/final_prac4_code/prac4_2_code/prac4_2_code.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/chris/hardDrive/FPGA_Pracs/final_prac4_code/prac4_2_code/prac4_2_code.srcs/sim_1/new/testBench.v,1619687539,verilog,,,,testBench,,,,,,,,
/home/chris/hardDrive/FPGA_Pracs/final_prac4_code/prac4_2_code/prac4_2_code.srcs/sources_1/new/sine_gen.v,1619528784,verilog,,/home/chris/hardDrive/FPGA_Pracs/final_prac4_code/prac4_2_code/prac4_2_code.srcs/sim_1/new/testBench.v,,sine_gen,,,,,,,,
/home/chris/hardDrive/FPGA_Pracs/final_prac4_code/prac4_2_code/prac4_2_code.srcs/sources_1/new/sine_shifter.v,1619686141,verilog,,/home/chris/hardDrive/FPGA_Pracs/final_prac4_code/prac4_2_code/prac4_2_code.srcs/sim_1/new/testBench.v,,sine_shifter,,,,,,,,
