<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - merged.info - dut/TLB/TLB.v</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">dut/TLB</a> - TLB.v<span style="font-size: 80%;"> (source / <a href="TLB.v.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">merged.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">672</td>
            <td class="headerCovTableEntry">894</td>
            <td class="headerCovTableEntryMed">75.2 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2025-05-12 06:07:04</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr>
            <td></td>
            <td></td>
            <td></td>
            <td class="headerItem">Branches:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">           Branch data     Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>                :            : // Generated by CIRCT firtool-1.62.1</a>
<a name="2"><span class="lineNum">       2 </span>                :            : // Standard header to adapt well known macros for register randomization.</a>
<a name="3"><span class="lineNum">       3 </span>                :            : `ifndef RANDOMIZE</a>
<a name="4"><span class="lineNum">       4 </span>                :            :   `ifdef RANDOMIZE_MEM_INIT</a>
<a name="5"><span class="lineNum">       5 </span>                :            :     `define RANDOMIZE</a>
<a name="6"><span class="lineNum">       6 </span>                :            :   `endif // RANDOMIZE_MEM_INIT</a>
<a name="7"><span class="lineNum">       7 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="8"><span class="lineNum">       8 </span>                :            : `ifndef RANDOMIZE</a>
<a name="9"><span class="lineNum">       9 </span>                :            :   `ifdef RANDOMIZE_REG_INIT</a>
<a name="10"><span class="lineNum">      10 </span>                :            :     `define RANDOMIZE</a>
<a name="11"><span class="lineNum">      11 </span>                :            :   `endif // RANDOMIZE_REG_INIT</a>
<a name="12"><span class="lineNum">      12 </span>                :            : `endif // not def RANDOMIZE</a>
<a name="13"><span class="lineNum">      13 </span>                :            : </a>
<a name="14"><span class="lineNum">      14 </span>                :            : // RANDOM may be set to an expression that produces a 32-bit random unsigned value.</a>
<a name="15"><span class="lineNum">      15 </span>                :            : `ifndef RANDOM</a>
<a name="16"><span class="lineNum">      16 </span>                :            :   `define RANDOM $random</a>
<a name="17"><span class="lineNum">      17 </span>                :            : `endif // not def RANDOM</a>
<a name="18"><span class="lineNum">      18 </span>                :            : </a>
<a name="19"><span class="lineNum">      19 </span>                :            : // Users can define INIT_RANDOM as general code that gets injected into the</a>
<a name="20"><span class="lineNum">      20 </span>                :            : // initializer block for modules with registers.</a>
<a name="21"><span class="lineNum">      21 </span>                :            : `ifndef INIT_RANDOM</a>
<a name="22"><span class="lineNum">      22 </span>                :            :   `define INIT_RANDOM</a>
<a name="23"><span class="lineNum">      23 </span>                :            : `endif // not def INIT_RANDOM</a>
<a name="24"><span class="lineNum">      24 </span>                :            : </a>
<a name="25"><span class="lineNum">      25 </span>                :            : // If using random initialization, you can also define RANDOMIZE_DELAY to</a>
<a name="26"><span class="lineNum">      26 </span>                :            : // customize the delay used, otherwise 0.002 is used.</a>
<a name="27"><span class="lineNum">      27 </span>                :            : `ifndef RANDOMIZE_DELAY</a>
<a name="28"><span class="lineNum">      28 </span>                :            :   `define RANDOMIZE_DELAY 0.002</a>
<a name="29"><span class="lineNum">      29 </span>                :            : `endif // not def RANDOMIZE_DELAY</a>
<a name="30"><span class="lineNum">      30 </span>                :            : </a>
<a name="31"><span class="lineNum">      31 </span>                :            : // Define INIT_RANDOM_PROLOG_ for use in our modules below.</a>
<a name="32"><span class="lineNum">      32 </span>                :            : `ifndef INIT_RANDOM_PROLOG_</a>
<a name="33"><span class="lineNum">      33 </span>                :            :   `ifdef RANDOMIZE</a>
<a name="34"><span class="lineNum">      34 </span>                :            :     `ifdef VERILATOR</a>
<a name="35"><span class="lineNum">      35 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM</a>
<a name="36"><span class="lineNum">      36 </span>                :            :     `else  // VERILATOR</a>
<a name="37"><span class="lineNum">      37 </span>                :            :       `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end</a>
<a name="38"><span class="lineNum">      38 </span>                :            :     `endif // VERILATOR</a>
<a name="39"><span class="lineNum">      39 </span>                :            :   `else  // RANDOMIZE</a>
<a name="40"><span class="lineNum">      40 </span>                :            :     `define INIT_RANDOM_PROLOG_</a>
<a name="41"><span class="lineNum">      41 </span>                :            :   `endif // RANDOMIZE</a>
<a name="42"><span class="lineNum">      42 </span>                :            : `endif // not def INIT_RANDOM_PROLOG_</a>
<a name="43"><span class="lineNum">      43 </span>                :            : </a>
<a name="44"><span class="lineNum">      44 </span>                :            : // Include register initializers in init blocks unless synthesis is set</a>
<a name="45"><span class="lineNum">      45 </span>                :            : `ifndef SYNTHESIS</a>
<a name="46"><span class="lineNum">      46 </span>                :            :   `ifndef ENABLE_INITIAL_REG_</a>
<a name="47"><span class="lineNum">      47 </span>                :            :     `define ENABLE_INITIAL_REG_</a>
<a name="48"><span class="lineNum">      48 </span>                :            :   `endif // not def ENABLE_INITIAL_REG_</a>
<a name="49"><span class="lineNum">      49 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="50"><span class="lineNum">      50 </span>                :            : </a>
<a name="51"><span class="lineNum">      51 </span>                :            : // Include rmemory initializers in init blocks unless synthesis is set</a>
<a name="52"><span class="lineNum">      52 </span>                :            : `ifndef SYNTHESIS</a>
<a name="53"><span class="lineNum">      53 </span>                :            :   `ifndef ENABLE_INITIAL_MEM_</a>
<a name="54"><span class="lineNum">      54 </span>                :            :     `define ENABLE_INITIAL_MEM_</a>
<a name="55"><span class="lineNum">      55 </span>                :            :   `endif // not def ENABLE_INITIAL_MEM_</a>
<a name="56"><span class="lineNum">      56 </span>                :            : `endif // not def SYNTHESIS</a>
<a name="57"><span class="lineNum">      57 </span>                :            : </a>
<a name="58"><span class="lineNum">      58 </span>                :            : // Standard header to adapt well known macros for prints and assertions.</a>
<a name="59"><span class="lineNum">      59 </span>                :            : </a>
<a name="60"><span class="lineNum">      60 </span>                :            : // Users can define 'PRINTF_COND' to add an extra gate to prints.</a>
<a name="61"><span class="lineNum">      61 </span>                :            : `ifndef PRINTF_COND_</a>
<a name="62"><span class="lineNum">      62 </span>                :            :   `ifdef PRINTF_COND</a>
<a name="63"><span class="lineNum">      63 </span>                :            :     `define PRINTF_COND_ (`PRINTF_COND)</a>
<a name="64"><span class="lineNum">      64 </span>                :            :   `else  // PRINTF_COND</a>
<a name="65"><span class="lineNum">      65 </span>                :            :     `define PRINTF_COND_ 1</a>
<a name="66"><span class="lineNum">      66 </span>                :            :   `endif // PRINTF_COND</a>
<a name="67"><span class="lineNum">      67 </span>                :            : `endif // not def PRINTF_COND_</a>
<a name="68"><span class="lineNum">      68 </span>                :            : </a>
<a name="69"><span class="lineNum">      69 </span>                :            : // Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.</a>
<a name="70"><span class="lineNum">      70 </span>                :            : `ifndef ASSERT_VERBOSE_COND_</a>
<a name="71"><span class="lineNum">      71 </span>                :            :   `ifdef ASSERT_VERBOSE_COND</a>
<a name="72"><span class="lineNum">      72 </span>                :            :     `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)</a>
<a name="73"><span class="lineNum">      73 </span>                :            :   `else  // ASSERT_VERBOSE_COND</a>
<a name="74"><span class="lineNum">      74 </span>                :            :     `define ASSERT_VERBOSE_COND_ 1</a>
<a name="75"><span class="lineNum">      75 </span>                :            :   `endif // ASSERT_VERBOSE_COND</a>
<a name="76"><span class="lineNum">      76 </span>                :            : `endif // not def ASSERT_VERBOSE_COND_</a>
<a name="77"><span class="lineNum">      77 </span>                :            : </a>
<a name="78"><span class="lineNum">      78 </span>                :            : // Users can define 'STOP_COND' to add an extra gate to stop conditions.</a>
<a name="79"><span class="lineNum">      79 </span>                :            : `ifndef STOP_COND_</a>
<a name="80"><span class="lineNum">      80 </span>                :            :   `ifdef STOP_COND</a>
<a name="81"><span class="lineNum">      81 </span>                :            :     `define STOP_COND_ (`STOP_COND)</a>
<a name="82"><span class="lineNum">      82 </span>                :            :   `else  // STOP_COND</a>
<a name="83"><span class="lineNum">      83 </span>                :            :     `define STOP_COND_ 1</a>
<a name="84"><span class="lineNum">      84 </span>                :            :   `endif // STOP_COND</a>
<a name="85"><span class="lineNum">      85 </span>                :            : `endif // not def STOP_COND_</a>
<a name="86"><span class="lineNum">      86 </span>                :            : </a>
<a name="87"><span class="lineNum">      87 </span>                :            : module TLB(</a>
<a name="88"><span class="lineNum">      88 </span>                :<span class="lineCov">     160071 :   input         clock,</span></a>
<a name="89"><span class="lineNum">      89 </span>                :<span class="lineCov">          9 :   input         reset,</span></a>
<a name="90"><span class="lineNum">      90 </span>                :<span class="lineCov">          4 :   input         io_sfence_valid,</span></a>
<a name="91"><span class="lineNum">      91 </span>                :<span class="lineCov">          3 :   input         io_sfence_bits_rs1,</span></a>
<a name="92"><span class="lineNum">      92 </span>                :<span class="lineCov">          4 :   input         io_sfence_bits_rs2,</span></a>
<a name="93"><span class="lineNum">      93 </span>                :<span class="lineCov">          6 :   input  [49:0] io_sfence_bits_addr,</span></a>
<a name="94"><span class="lineNum">      94 </span>                :<span class="lineCov">          6 :   input  [15:0] io_sfence_bits_id,</span></a>
<a name="95"><span class="lineNum">      95 </span>                :<span class="lineCov">          4 :   input         io_sfence_bits_flushPipe,</span></a>
<a name="96"><span class="lineNum">      96 </span>                :<span class="lineCov">          2 :   input         io_sfence_bits_hv,</span></a>
<a name="97"><span class="lineNum">      97 </span>                :<span class="lineCov">          3 :   input         io_sfence_bits_hg,</span></a>
<a name="98"><span class="lineNum">      98 </span>                :<span class="lineCov">          5 :   input  [3:0]  io_csr_satp_mode,</span></a>
<a name="99"><span class="lineNum">      99 </span>                :<span class="lineCov">          6 :   input  [15:0] io_csr_satp_asid,</span></a>
<a name="100"><span class="lineNum">     100 </span>                :<span class="lineCov">          6 :   input  [43:0] io_csr_satp_ppn,</span></a>
<a name="101"><span class="lineNum">     101 </span>                :<span class="lineCov">          4 :   input         io_csr_satp_changed,</span></a>
<a name="102"><span class="lineNum">     102 </span>                :<span class="lineCov">          5 :   input  [3:0]  io_csr_vsatp_mode,</span></a>
<a name="103"><span class="lineNum">     103 </span>                :<span class="lineCov">          6 :   input  [15:0] io_csr_vsatp_asid,</span></a>
<a name="104"><span class="lineNum">     104 </span>                :<span class="lineCov">          6 :   input  [43:0] io_csr_vsatp_ppn,</span></a>
<a name="105"><span class="lineNum">     105 </span>                :<span class="lineCov">          3 :   input         io_csr_vsatp_changed,</span></a>
<a name="106"><span class="lineNum">     106 </span>                :<span class="lineCov">          5 :   input  [3:0]  io_csr_hgatp_mode,</span></a>
<a name="107"><span class="lineNum">     107 </span>                :<span class="lineCov">          6 :   input  [15:0] io_csr_hgatp_vmid,</span></a>
<a name="108"><span class="lineNum">     108 </span>                :<span class="lineCov">          6 :   input  [43:0] io_csr_hgatp_ppn,</span></a>
<a name="109"><span class="lineNum">     109 </span>                :<span class="lineCov">          1 :   input         io_csr_hgatp_changed,</span></a>
<a name="110"><span class="lineNum">     110 </span>                :<span class="lineCov">          3 :   input         io_csr_priv_virt,</span></a>
<a name="111"><span class="lineNum">     111 </span>                :<span class="lineCov">          4 :   input  [1:0]  io_csr_priv_imode,</span></a>
<a name="112"><span class="lineNum">     112 </span>                :<span class="lineCov">          6 :   input  [5:0]  io_hartId,</span></a>
<a name="113"><span class="lineNum">     113 </span>                :<span class="lineCov">      10077 :   input         io_requestor_0_req_valid,</span></a>
<a name="114"><span class="lineNum">     114 </span>                :<span class="lineCov">      10225 :   input  [49:0] io_requestor_0_req_bits_vaddr,</span></a>
<a name="115"><span class="lineNum">     115 </span>                :<span class="lineCov">       5090 :   output [47:0] io_requestor_0_resp_bits_paddr_0,</span></a>
<a name="116"><span class="lineNum">     116 </span>                :<span class="lineCov">       5015 :   output [63:0] io_requestor_0_resp_bits_gpaddr_0,</span></a>
<a name="117"><span class="lineNum">     117 </span>                :<span class="lineCov">          6 :   output [1:0]  io_requestor_0_resp_bits_pbmt_0,</span></a>
<a name="118"><span class="lineNum">     118 </span>                :<span class="lineCov">          4 :   output        io_requestor_0_resp_bits_miss,</span></a>
<a name="119"><span class="lineNum">     119 </span>                :<span class="lineCov">          7 :   output        io_requestor_0_resp_bits_isForVSnonLeafPTE,</span></a>
<a name="120"><span class="lineNum">     120 </span>                :<span class="lineCov">          1 :   output        io_requestor_0_resp_bits_excp_0_gpf_instr,</span></a>
<a name="121"><span class="lineNum">     121 </span>                :<span class="lineNoCov">          0 :   output        io_requestor_0_resp_bits_excp_0_pf_instr,</span></a>
<a name="122"><span class="lineNum">     122 </span>                :<span class="lineCov">          6 :   output        io_requestor_0_resp_bits_excp_0_af_instr,</span></a>
<a name="123"><span class="lineNum">     123 </span>                :<span class="lineCov">      10003 :   input         io_requestor_1_req_valid,</span></a>
<a name="124"><span class="lineNum">     124 </span>                :<span class="lineCov">      10251 :   input  [49:0] io_requestor_1_req_bits_vaddr,</span></a>
<a name="125"><span class="lineNum">     125 </span>                :<span class="lineCov">       5154 :   output [47:0] io_requestor_1_resp_bits_paddr_0,</span></a>
<a name="126"><span class="lineNum">     126 </span>                :<span class="lineCov">       5143 :   output [63:0] io_requestor_1_resp_bits_gpaddr_0,</span></a>
<a name="127"><span class="lineNum">     127 </span>                :<span class="lineCov">          2 :   output [1:0]  io_requestor_1_resp_bits_pbmt_0,</span></a>
<a name="128"><span class="lineNum">     128 </span>                :<span class="lineCov">          8 :   output        io_requestor_1_resp_bits_miss,</span></a>
<a name="129"><span class="lineNum">     129 </span>                :<span class="lineCov">          5 :   output        io_requestor_1_resp_bits_isForVSnonLeafPTE,</span></a>
<a name="130"><span class="lineNum">     130 </span>                :<span class="lineCov">          5 :   output        io_requestor_1_resp_bits_excp_0_gpf_instr,</span></a>
<a name="131"><span class="lineNum">     131 </span>                :<span class="lineCov">          1 :   output        io_requestor_1_resp_bits_excp_0_pf_instr,</span></a>
<a name="132"><span class="lineNum">     132 </span>                :<span class="lineCov">          1 :   output        io_requestor_1_resp_bits_excp_0_af_instr,</span></a>
<a name="133"><span class="lineNum">     133 </span>                :<span class="lineNoCov">          0 :   output        io_requestor_2_req_ready,</span></a>
<a name="134"><span class="lineNum">     134 </span>                :<span class="lineCov">          5 :   input         io_requestor_2_req_valid,</span></a>
<a name="135"><span class="lineNum">     135 </span>                :<span class="lineCov">          6 :   input  [49:0] io_requestor_2_req_bits_vaddr,</span></a>
<a name="136"><span class="lineNum">     136 </span>                :<span class="lineCov">          1 :   input         io_requestor_2_resp_ready,</span></a>
<a name="137"><span class="lineNum">     137 </span>                :<span class="lineCov">          4 :   output        io_requestor_2_resp_valid,</span></a>
<a name="138"><span class="lineNum">     138 </span>                :<span class="lineCov">          7 :   output [47:0] io_requestor_2_resp_bits_paddr_0,</span></a>
<a name="139"><span class="lineNum">     139 </span>                :<span class="lineCov">          6 :   output [63:0] io_requestor_2_resp_bits_gpaddr_0,</span></a>
<a name="140"><span class="lineNum">     140 </span>                :<span class="lineCov">          3 :   output [1:0]  io_requestor_2_resp_bits_pbmt_0,</span></a>
<a name="141"><span class="lineNum">     141 </span>                :<span class="lineCov">          3 :   output        io_requestor_2_resp_bits_miss,</span></a>
<a name="142"><span class="lineNum">     142 </span>                :<span class="lineCov">          5 :   output        io_requestor_2_resp_bits_isForVSnonLeafPTE,</span></a>
<a name="143"><span class="lineNum">     143 </span>                :<span class="lineCov">          2 :   output        io_requestor_2_resp_bits_excp_0_gpf_instr,</span></a>
<a name="144"><span class="lineNum">     144 </span>                :<span class="lineCov">          2 :   output        io_requestor_2_resp_bits_excp_0_pf_instr,</span></a>
<a name="145"><span class="lineNum">     145 </span>                :<span class="lineCov">          2 :   output        io_requestor_2_resp_bits_excp_0_af_instr,</span></a>
<a name="146"><span class="lineNum">     146 </span>                :<span class="lineCov">          2 :   input         io_flushPipe_0,</span></a>
<a name="147"><span class="lineNum">     147 </span>                :<span class="lineCov">          4 :   input         io_flushPipe_1,</span></a>
<a name="148"><span class="lineNum">     148 </span>                :<span class="lineCov">          4 :   input         io_flushPipe_2,</span></a>
<a name="149"><span class="lineNum">     149 </span>                :<span class="lineCov">      10074 :   output        io_ptw_req_0_valid,</span></a>
<a name="150"><span class="lineNum">     150 </span>                :<span class="lineCov">       5129 :   output [37:0] io_ptw_req_0_bits_vpn,</span></a>
<a name="151"><span class="lineNum">     151 </span>                :<span class="lineCov">          5 :   output [1:0]  io_ptw_req_0_bits_s2xlate,</span></a>
<a name="152"><span class="lineNum">     152 </span>                :<span class="lineNoCov">          0 :   output        io_ptw_req_0_bits_getGpa,</span></a>
<a name="153"><span class="lineNum">     153 </span>                :<span class="lineCov">      10002 :   output        io_ptw_req_1_valid,</span></a>
<a name="154"><span class="lineNum">     154 </span>                :<span class="lineCov">       5206 :   output [37:0] io_ptw_req_1_bits_vpn,</span></a>
<a name="155"><span class="lineNum">     155 </span>                :<span class="lineCov">          4 :   output [1:0]  io_ptw_req_1_bits_s2xlate,</span></a>
<a name="156"><span class="lineNum">     156 </span>                :<span class="lineCov">          1 :   output        io_ptw_req_1_bits_getGpa,</span></a>
<a name="157"><span class="lineNum">     157 </span>                :<span class="lineCov">          5 :   input         io_ptw_req_2_ready,</span></a>
<a name="158"><span class="lineNum">     158 </span>                :<span class="lineCov">          2 :   output        io_ptw_req_2_valid,</span></a>
<a name="159"><span class="lineNum">     159 </span>                :<span class="lineCov">          5 :   output [37:0] io_ptw_req_2_bits_vpn,</span></a>
<a name="160"><span class="lineNum">     160 </span>                :<span class="lineCov">          5 :   output [1:0]  io_ptw_req_2_bits_s2xlate,</span></a>
<a name="161"><span class="lineNum">     161 </span>                :<span class="lineNoCov">          0 :   output        io_ptw_req_2_bits_getGpa,</span></a>
<a name="162"><span class="lineNum">     162 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_valid,</span></a>
<a name="163"><span class="lineNum">     163 </span>                :<span class="lineCov">          4 :   input  [1:0]  io_ptw_resp_bits_s2xlate,</span></a>
<a name="164"><span class="lineNum">     164 </span>                :<span class="lineCov">          6 :   input  [34:0] io_ptw_resp_bits_s1_entry_tag,</span></a>
<a name="165"><span class="lineNum">     165 </span>                :<span class="lineCov">          6 :   input  [15:0] io_ptw_resp_bits_s1_entry_asid,</span></a>
<a name="166"><span class="lineNum">     166 </span>                :<span class="lineCov">          6 :   input  [13:0] io_ptw_resp_bits_s1_entry_vmid,</span></a>
<a name="167"><span class="lineNum">     167 </span>                :<span class="lineCov">          3 :   input         io_ptw_resp_bits_s1_entry_n,</span></a>
<a name="168"><span class="lineNum">     168 </span>                :<span class="lineCov">          5 :   input  [1:0]  io_ptw_resp_bits_s1_entry_pbmt,</span></a>
<a name="169"><span class="lineNum">     169 </span>                :<span class="lineCov">          3 :   input         io_ptw_resp_bits_s1_entry_perm_d,</span></a>
<a name="170"><span class="lineNum">     170 </span>                :<span class="lineCov">          3 :   input         io_ptw_resp_bits_s1_entry_perm_a,</span></a>
<a name="171"><span class="lineNum">     171 </span>                :<span class="lineCov">          3 :   input         io_ptw_resp_bits_s1_entry_perm_g,</span></a>
<a name="172"><span class="lineNum">     172 </span>                :<span class="lineCov">          6 :   input         io_ptw_resp_bits_s1_entry_perm_u,</span></a>
<a name="173"><span class="lineNum">     173 </span>                :<span class="lineCov">          4 :   input         io_ptw_resp_bits_s1_entry_perm_x,</span></a>
<a name="174"><span class="lineNum">     174 </span>                :<span class="lineCov">          1 :   input         io_ptw_resp_bits_s1_entry_perm_w,</span></a>
<a name="175"><span class="lineNum">     175 </span>                :<span class="lineCov">          4 :   input         io_ptw_resp_bits_s1_entry_perm_r,</span></a>
<a name="176"><span class="lineNum">     176 </span>                :<span class="lineCov">          4 :   input  [1:0]  io_ptw_resp_bits_s1_entry_level,</span></a>
<a name="177"><span class="lineNum">     177 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_bits_s1_entry_v,</span></a>
<a name="178"><span class="lineNum">     178 </span>                :<span class="lineCov">          6 :   input  [40:0] io_ptw_resp_bits_s1_entry_ppn,</span></a>
<a name="179"><span class="lineNum">     179 </span>                :<span class="lineCov">          4 :   input  [2:0]  io_ptw_resp_bits_s1_addr_low,</span></a>
<a name="180"><span class="lineNum">     180 </span>                :<span class="lineCov">          5 :   input  [2:0]  io_ptw_resp_bits_s1_ppn_low_0,</span></a>
<a name="181"><span class="lineNum">     181 </span>                :<span class="lineCov">          5 :   input  [2:0]  io_ptw_resp_bits_s1_ppn_low_1,</span></a>
<a name="182"><span class="lineNum">     182 </span>                :<span class="lineCov">          5 :   input  [2:0]  io_ptw_resp_bits_s1_ppn_low_2,</span></a>
<a name="183"><span class="lineNum">     183 </span>                :<span class="lineCov">          6 :   input  [2:0]  io_ptw_resp_bits_s1_ppn_low_3,</span></a>
<a name="184"><span class="lineNum">     184 </span>                :<span class="lineCov">          4 :   input  [2:0]  io_ptw_resp_bits_s1_ppn_low_4,</span></a>
<a name="185"><span class="lineNum">     185 </span>                :<span class="lineCov">          4 :   input  [2:0]  io_ptw_resp_bits_s1_ppn_low_5,</span></a>
<a name="186"><span class="lineNum">     186 </span>                :<span class="lineCov">          6 :   input  [2:0]  io_ptw_resp_bits_s1_ppn_low_6,</span></a>
<a name="187"><span class="lineNum">     187 </span>                :<span class="lineCov">          5 :   input  [2:0]  io_ptw_resp_bits_s1_ppn_low_7,</span></a>
<a name="188"><span class="lineNum">     188 </span>                :<span class="lineCov">          4 :   input         io_ptw_resp_bits_s1_valididx_0,</span></a>
<a name="189"><span class="lineNum">     189 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_bits_s1_valididx_1,</span></a>
<a name="190"><span class="lineNum">     190 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_bits_s1_valididx_2,</span></a>
<a name="191"><span class="lineNum">     191 </span>                :<span class="lineCov">          3 :   input         io_ptw_resp_bits_s1_valididx_3,</span></a>
<a name="192"><span class="lineNum">     192 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_bits_s1_valididx_4,</span></a>
<a name="193"><span class="lineNum">     193 </span>                :<span class="lineCov">          5 :   input         io_ptw_resp_bits_s1_valididx_5,</span></a>
<a name="194"><span class="lineNum">     194 </span>                :<span class="lineCov">          4 :   input         io_ptw_resp_bits_s1_valididx_6,</span></a>
<a name="195"><span class="lineNum">     195 </span>                :<span class="lineNoCov">          0 :   input         io_ptw_resp_bits_s1_valididx_7,</span></a>
<a name="196"><span class="lineNum">     196 </span>                :<span class="lineCov">          3 :   input         io_ptw_resp_bits_s1_pteidx_0,</span></a>
<a name="197"><span class="lineNum">     197 </span>                :<span class="lineCov">          4 :   input         io_ptw_resp_bits_s1_pteidx_1,</span></a>
<a name="198"><span class="lineNum">     198 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_bits_s1_pteidx_2,</span></a>
<a name="199"><span class="lineNum">     199 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_bits_s1_pteidx_3,</span></a>
<a name="200"><span class="lineNum">     200 </span>                :<span class="lineCov">          5 :   input         io_ptw_resp_bits_s1_pteidx_4,</span></a>
<a name="201"><span class="lineNum">     201 </span>                :<span class="lineCov">          4 :   input         io_ptw_resp_bits_s1_pteidx_5,</span></a>
<a name="202"><span class="lineNum">     202 </span>                :<span class="lineCov">          6 :   input         io_ptw_resp_bits_s1_pteidx_6,</span></a>
<a name="203"><span class="lineNum">     203 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_bits_s1_pteidx_7,</span></a>
<a name="204"><span class="lineNum">     204 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_bits_s1_pf,</span></a>
<a name="205"><span class="lineNum">     205 </span>                :<span class="lineCov">          4 :   input         io_ptw_resp_bits_s1_af,</span></a>
<a name="206"><span class="lineNum">     206 </span>                :<span class="lineCov">          6 :   input  [37:0] io_ptw_resp_bits_s2_entry_tag,</span></a>
<a name="207"><span class="lineNum">     207 </span>                :<span class="lineCov">          6 :   input  [13:0] io_ptw_resp_bits_s2_entry_vmid,</span></a>
<a name="208"><span class="lineNum">     208 </span>                :<span class="lineCov">          4 :   input         io_ptw_resp_bits_s2_entry_n,</span></a>
<a name="209"><span class="lineNum">     209 </span>                :<span class="lineCov">          6 :   input  [1:0]  io_ptw_resp_bits_s2_entry_pbmt,</span></a>
<a name="210"><span class="lineNum">     210 </span>                :<span class="lineCov">          6 :   input  [37:0] io_ptw_resp_bits_s2_entry_ppn,</span></a>
<a name="211"><span class="lineNum">     211 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_bits_s2_entry_perm_d,</span></a>
<a name="212"><span class="lineNum">     212 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_bits_s2_entry_perm_a,</span></a>
<a name="213"><span class="lineNum">     213 </span>                :<span class="lineCov">          3 :   input         io_ptw_resp_bits_s2_entry_perm_g,</span></a>
<a name="214"><span class="lineNum">     214 </span>                :<span class="lineCov">          2 :   input         io_ptw_resp_bits_s2_entry_perm_u,</span></a>
<a name="215"><span class="lineNum">     215 </span>                :<span class="lineCov">          3 :   input         io_ptw_resp_bits_s2_entry_perm_x,</span></a>
<a name="216"><span class="lineNum">     216 </span>                :<span class="lineCov">          3 :   input         io_ptw_resp_bits_s2_entry_perm_w,</span></a>
<a name="217"><span class="lineNum">     217 </span>                :<span class="lineCov">          4 :   input         io_ptw_resp_bits_s2_entry_perm_r,</span></a>
<a name="218"><span class="lineNum">     218 </span>                :<span class="lineCov">          4 :   input  [1:0]  io_ptw_resp_bits_s2_entry_level,</span></a>
<a name="219"><span class="lineNum">     219 </span>                :<span class="lineCov">          3 :   input         io_ptw_resp_bits_s2_gpf,</span></a>
<a name="220"><span class="lineNum">     220 </span>                :<span class="lineCov">          4 :   input         io_ptw_resp_bits_s2_gaf,</span></a>
<a name="221"><span class="lineNum">     221 </span>                :<span class="lineCov">          5 :   input         io_ptw_resp_bits_getGpa</span></a>
<a name="222"><span class="lineNum">     222 </span>                :            : );</a>
<a name="223"><span class="lineNum">     223 </span>                :            : </a>
<a name="224"><span class="lineNum">     224 </span>                :<span class="lineCov">          4 :   wire             io_requestor_2_resp_valid_0;</span></a>
<a name="225"><span class="lineNum">     225 </span>                :<span class="lineCov">          2 :   wire             io_requestor_2_resp_bits_excp_0_gpf_instr_0;</span></a>
<a name="226"><span class="lineNum">     226 </span>                :<span class="lineCov">          2 :   wire             miss_req_v;</span></a>
<a name="227"><span class="lineNum">     227 </span>                :<span class="lineNoCov">          0 :   wire             io_requestor_2_req_ready_0;</span></a>
<a name="228"><span class="lineNum">     228 </span>                :<span class="lineCov">          1 :   wire             hasGpf_2;</span></a>
<a name="229"><span class="lineNum">     229 </span>                :<span class="lineCov">          1 :   wire             hasGpf_1;</span></a>
<a name="230"><span class="lineNum">     230 </span>                :<span class="lineNoCov">          0 :   wire             hasGpf_0;</span></a>
<a name="231"><span class="lineNum">     231 </span>                :<span class="lineCov">          2 :   wire             need_gpa_wire;</span></a>
<a name="232"><span class="lineNum">     232 </span>                :            :   wire             _entries_io_r_resp_0_bits_hit;</a>
<a name="233"><span class="lineNum">     233 </span>                :            :   wire [35:0]      _entries_io_r_resp_0_bits_ppn_0;</a>
<a name="234"><span class="lineNum">     234 </span>                :            :   wire [1:0]       _entries_io_r_resp_0_bits_pbmt_0;</a>
<a name="235"><span class="lineNum">     235 </span>                :            :   wire [1:0]       _entries_io_r_resp_0_bits_g_pbmt_0;</a>
<a name="236"><span class="lineNum">     236 </span>                :            :   wire             _entries_io_r_resp_0_bits_perm_0_pf;</a>
<a name="237"><span class="lineNum">     237 </span>                :            :   wire             _entries_io_r_resp_0_bits_perm_0_af;</a>
<a name="238"><span class="lineNum">     238 </span>                :            :   wire             _entries_io_r_resp_0_bits_perm_0_v;</a>
<a name="239"><span class="lineNum">     239 </span>                :            :   wire             _entries_io_r_resp_0_bits_perm_0_a;</a>
<a name="240"><span class="lineNum">     240 </span>                :            :   wire             _entries_io_r_resp_0_bits_perm_0_u;</a>
<a name="241"><span class="lineNum">     241 </span>                :            :   wire             _entries_io_r_resp_0_bits_perm_0_x;</a>
<a name="242"><span class="lineNum">     242 </span>                :            :   wire             _entries_io_r_resp_0_bits_perm_0_w;</a>
<a name="243"><span class="lineNum">     243 </span>                :            :   wire             _entries_io_r_resp_0_bits_perm_0_r;</a>
<a name="244"><span class="lineNum">     244 </span>                :            :   wire             _entries_io_r_resp_0_bits_g_perm_0_pf;</a>
<a name="245"><span class="lineNum">     245 </span>                :            :   wire             _entries_io_r_resp_0_bits_g_perm_0_af;</a>
<a name="246"><span class="lineNum">     246 </span>                :            :   wire             _entries_io_r_resp_0_bits_g_perm_0_a;</a>
<a name="247"><span class="lineNum">     247 </span>                :            :   wire             _entries_io_r_resp_0_bits_g_perm_0_x;</a>
<a name="248"><span class="lineNum">     248 </span>                :            :   wire [1:0]       _entries_io_r_resp_0_bits_s2xlate_0;</a>
<a name="249"><span class="lineNum">     249 </span>                :            :   wire             _entries_io_r_resp_1_bits_hit;</a>
<a name="250"><span class="lineNum">     250 </span>                :            :   wire [35:0]      _entries_io_r_resp_1_bits_ppn_0;</a>
<a name="251"><span class="lineNum">     251 </span>                :            :   wire [1:0]       _entries_io_r_resp_1_bits_pbmt_0;</a>
<a name="252"><span class="lineNum">     252 </span>                :            :   wire [1:0]       _entries_io_r_resp_1_bits_g_pbmt_0;</a>
<a name="253"><span class="lineNum">     253 </span>                :            :   wire             _entries_io_r_resp_1_bits_perm_0_pf;</a>
<a name="254"><span class="lineNum">     254 </span>                :            :   wire             _entries_io_r_resp_1_bits_perm_0_af;</a>
<a name="255"><span class="lineNum">     255 </span>                :            :   wire             _entries_io_r_resp_1_bits_perm_0_v;</a>
<a name="256"><span class="lineNum">     256 </span>                :            :   wire             _entries_io_r_resp_1_bits_perm_0_a;</a>
<a name="257"><span class="lineNum">     257 </span>                :            :   wire             _entries_io_r_resp_1_bits_perm_0_u;</a>
<a name="258"><span class="lineNum">     258 </span>                :            :   wire             _entries_io_r_resp_1_bits_perm_0_x;</a>
<a name="259"><span class="lineNum">     259 </span>                :            :   wire             _entries_io_r_resp_1_bits_perm_0_w;</a>
<a name="260"><span class="lineNum">     260 </span>                :            :   wire             _entries_io_r_resp_1_bits_perm_0_r;</a>
<a name="261"><span class="lineNum">     261 </span>                :            :   wire             _entries_io_r_resp_1_bits_g_perm_0_pf;</a>
<a name="262"><span class="lineNum">     262 </span>                :            :   wire             _entries_io_r_resp_1_bits_g_perm_0_af;</a>
<a name="263"><span class="lineNum">     263 </span>                :            :   wire             _entries_io_r_resp_1_bits_g_perm_0_a;</a>
<a name="264"><span class="lineNum">     264 </span>                :            :   wire             _entries_io_r_resp_1_bits_g_perm_0_x;</a>
<a name="265"><span class="lineNum">     265 </span>                :            :   wire [1:0]       _entries_io_r_resp_1_bits_s2xlate_0;</a>
<a name="266"><span class="lineNum">     266 </span>                :            :   wire             _entries_io_r_resp_2_bits_hit;</a>
<a name="267"><span class="lineNum">     267 </span>                :            :   wire [35:0]      _entries_io_r_resp_2_bits_ppn_0;</a>
<a name="268"><span class="lineNum">     268 </span>                :            :   wire [1:0]       _entries_io_r_resp_2_bits_pbmt_0;</a>
<a name="269"><span class="lineNum">     269 </span>                :            :   wire [1:0]       _entries_io_r_resp_2_bits_g_pbmt_0;</a>
<a name="270"><span class="lineNum">     270 </span>                :            :   wire             _entries_io_r_resp_2_bits_perm_0_pf;</a>
<a name="271"><span class="lineNum">     271 </span>                :            :   wire             _entries_io_r_resp_2_bits_perm_0_af;</a>
<a name="272"><span class="lineNum">     272 </span>                :            :   wire             _entries_io_r_resp_2_bits_perm_0_v;</a>
<a name="273"><span class="lineNum">     273 </span>                :            :   wire             _entries_io_r_resp_2_bits_perm_0_a;</a>
<a name="274"><span class="lineNum">     274 </span>                :            :   wire             _entries_io_r_resp_2_bits_perm_0_u;</a>
<a name="275"><span class="lineNum">     275 </span>                :            :   wire             _entries_io_r_resp_2_bits_perm_0_x;</a>
<a name="276"><span class="lineNum">     276 </span>                :            :   wire             _entries_io_r_resp_2_bits_perm_0_w;</a>
<a name="277"><span class="lineNum">     277 </span>                :            :   wire             _entries_io_r_resp_2_bits_perm_0_r;</a>
<a name="278"><span class="lineNum">     278 </span>                :            :   wire             _entries_io_r_resp_2_bits_g_perm_0_pf;</a>
<a name="279"><span class="lineNum">     279 </span>                :            :   wire             _entries_io_r_resp_2_bits_g_perm_0_af;</a>
<a name="280"><span class="lineNum">     280 </span>                :            :   wire             _entries_io_r_resp_2_bits_g_perm_0_a;</a>
<a name="281"><span class="lineNum">     281 </span>                :            :   wire             _entries_io_r_resp_2_bits_g_perm_0_x;</a>
<a name="282"><span class="lineNum">     282 </span>                :            :   wire [1:0]       _entries_io_r_resp_2_bits_s2xlate_0;</a>
<a name="283"><span class="lineNum">     283 </span>                :            :   wire             _mmu_flush_pipe_delay_io_out;</a>
<a name="284"><span class="lineNum">     284 </span>                :            :   wire             _flush_mmu_delay_io_out;</a>
<a name="285"><span class="lineNum">     285 </span>                :            :   wire [3:0]       _hgatp_delay_io_out_mode;</a>
<a name="286"><span class="lineNum">     286 </span>                :            :   wire [3:0]       _vsatp_delay_io_out_mode;</a>
<a name="287"><span class="lineNum">     287 </span>                :            :   wire [3:0]       _satp_delay_io_out_mode;</a>
<a name="288"><span class="lineNum">     288 </span>                :            :   wire [15:0]      _satp_delay_io_out_asid;</a>
<a name="289"><span class="lineNum">     289 </span>                :            :   wire             _sfence_delay_io_out_valid;</a>
<a name="290"><span class="lineNum">     290 </span>                :            :   wire             _sfence_delay_io_out_bits_rs1;</a>
<a name="291"><span class="lineNum">     291 </span>                :            :   wire             _sfence_delay_io_out_bits_rs2;</a>
<a name="292"><span class="lineNum">     292 </span>                :            :   wire [49:0]      _sfence_delay_io_out_bits_addr;</a>
<a name="293"><span class="lineNum">     293 </span>                :            :   wire [15:0]      _sfence_delay_io_out_bits_id;</a>
<a name="294"><span class="lineNum">     294 </span>                :            :   wire             _sfence_delay_io_out_bits_flushPipe;</a>
<a name="295"><span class="lineNum">     295 </span>                :            :   wire             _sfence_delay_io_out_bits_hv;</a>
<a name="296"><span class="lineNum">     296 </span>                :            :   wire             _sfence_delay_io_out_bits_hg;</a>
<a name="297"><span class="lineNum">     297 </span>                :<span class="lineCov">          2 :   wire             io_ptw_resp_valid_probe = io_ptw_resp_valid;</span></a>
<a name="298"><span class="lineNum">     298 </span>                :<span class="lineCov">       5140 :   reg  [49:0]      req_out_0_vaddr;</span></a>
<a name="299"><span class="lineNum">     299 </span>                :<span class="lineCov">       5206 :   reg  [49:0]      req_out_1_vaddr;</span></a>
<a name="300"><span class="lineNum">     300 </span>                :<span class="lineCov">          5 :   reg  [49:0]      req_out_2_vaddr;</span></a>
<a name="301"><span class="lineNum">     301 </span>                :            :   wire             _difftest_valid_T_28 =</a>
<a name="302"><span class="lineNum">     302 </span>                :            :     io_requestor_2_req_ready_0 &amp; io_requestor_2_req_valid;</a>
<a name="303"><span class="lineNum">     303 </span>                :<span class="lineCov">      10073 :   reg              req_out_v_0;</span></a>
<a name="304"><span class="lineNum">     304 </span>                :<span class="lineCov">      10002 :   reg              req_out_v_1;</span></a>
<a name="305"><span class="lineNum">     305 </span>                :            :   wire             _difftest_valid_T_31 =</a>
<a name="306"><span class="lineNum">     306 </span>                :            :     io_requestor_2_resp_ready &amp; io_requestor_2_resp_valid_0;</a>
<a name="307"><span class="lineNum">     307 </span>                :<span class="lineCov">          3 :   reg              req_out_v_2;</span></a>
<a name="308"><span class="lineNum">     308 </span>                :<span class="lineCov">          3 :   reg              virt_out_0;</span></a>
<a name="309"><span class="lineNum">     309 </span>                :<span class="lineCov">          5 :   reg              virt_out_1;</span></a>
<a name="310"><span class="lineNum">     310 </span>                :<span class="lineCov">          2 :   reg              virt_out_2;</span></a>
<a name="311"><span class="lineNum">     311 </span>                :            :   wire             _miss_req_s2xlate_T_5 = io_csr_vsatp_mode == 4'h0;</a>
<a name="312"><span class="lineNum">     312 </span>                :            :   wire             _miss_req_s2xlate_T_6 = io_csr_hgatp_mode == 4'h0;</a>
<a name="313"><span class="lineNum">     313 </span>                :            :   wire [1:0]       _GEN = {1'h0, _miss_req_s2xlate_T_6};</a>
<a name="314"><span class="lineNum">     314 </span>                :<span class="lineCov">          5 :   wire [1:0]       req_in_s2xlate_0 =</span></a>
<a name="315"><span class="lineNum">     315 </span>                :            :     io_csr_priv_virt</a>
<a name="316"><span class="lineNum">     316 </span>                :            :       ? ((|io_csr_vsatp_mode) &amp; (|io_csr_hgatp_mode)</a>
<a name="317"><span class="lineNum">     317 </span>                :            :            ? 2'h3</a>
<a name="318"><span class="lineNum">     318 </span>                :            :            : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)</a>
<a name="319"><span class="lineNum">     319 </span>                :            :       : 2'h0;</a>
<a name="320"><span class="lineNum">     320 </span>                :<span class="lineCov">          5 :   wire [1:0]       req_in_s2xlate_1 =</span></a>
<a name="321"><span class="lineNum">     321 </span>                :            :     io_csr_priv_virt</a>
<a name="322"><span class="lineNum">     322 </span>                :            :       ? ((|io_csr_vsatp_mode) &amp; (|io_csr_hgatp_mode)</a>
<a name="323"><span class="lineNum">     323 </span>                :            :            ? 2'h3</a>
<a name="324"><span class="lineNum">     324 </span>                :            :            : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)</a>
<a name="325"><span class="lineNum">     325 </span>                :            :       : 2'h0;</a>
<a name="326"><span class="lineNum">     326 </span>                :<span class="lineCov">          5 :   wire [1:0]       req_in_s2xlate_2 =</span></a>
<a name="327"><span class="lineNum">     327 </span>                :            :     io_csr_priv_virt</a>
<a name="328"><span class="lineNum">     328 </span>                :            :       ? ((|io_csr_vsatp_mode) &amp; (|io_csr_hgatp_mode)</a>
<a name="329"><span class="lineNum">     329 </span>                :            :            ? 2'h3</a>
<a name="330"><span class="lineNum">     330 </span>                :            :            : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)</a>
<a name="331"><span class="lineNum">     331 </span>                :            :       : 2'h0;</a>
<a name="332"><span class="lineNum">     332 </span>                :<span class="lineCov">          5 :   wire [1:0]       req_out_s2xlate_0 =</span></a>
<a name="333"><span class="lineNum">     333 </span>                :            :     virt_out_0</a>
<a name="334"><span class="lineNum">     334 </span>                :            :       ? ((|io_csr_vsatp_mode) &amp; (|io_csr_hgatp_mode)</a>
<a name="335"><span class="lineNum">     335 </span>                :            :            ? 2'h3</a>
<a name="336"><span class="lineNum">     336 </span>                :            :            : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)</a>
<a name="337"><span class="lineNum">     337 </span>                :            :       : 2'h0;</a>
<a name="338"><span class="lineNum">     338 </span>                :<span class="lineCov">          6 :   wire [1:0]       req_out_s2xlate_1 =</span></a>
<a name="339"><span class="lineNum">     339 </span>                :            :     virt_out_1</a>
<a name="340"><span class="lineNum">     340 </span>                :            :       ? ((|io_csr_vsatp_mode) &amp; (|io_csr_hgatp_mode)</a>
<a name="341"><span class="lineNum">     341 </span>                :            :            ? 2'h3</a>
<a name="342"><span class="lineNum">     342 </span>                :            :            : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)</a>
<a name="343"><span class="lineNum">     343 </span>                :            :       : 2'h0;</a>
<a name="344"><span class="lineNum">     344 </span>                :<span class="lineCov">          4 :   wire [1:0]       req_out_s2xlate_2 =</span></a>
<a name="345"><span class="lineNum">     345 </span>                :            :     virt_out_2</a>
<a name="346"><span class="lineNum">     346 </span>                :            :       ? ((|io_csr_vsatp_mode) &amp; (|io_csr_hgatp_mode)</a>
<a name="347"><span class="lineNum">     347 </span>                :            :            ? 2'h3</a>
<a name="348"><span class="lineNum">     348 </span>                :            :            : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN)</a>
<a name="349"><span class="lineNum">     349 </span>                :            :       : 2'h0;</a>
<a name="350"><span class="lineNum">     350 </span>                :<span class="lineCov">          3 :   reg              need_gpa;</span></a>
<a name="351"><span class="lineNum">     351 </span>                :<span class="lineCov">          6 :   reg  [37:0]      need_gpa_vpn;</span></a>
<a name="352"><span class="lineNum">     352 </span>                :<span class="lineCov">          3 :   reg  [43:0]      resp_gpa_gvpn;</span></a>
<a name="353"><span class="lineNum">     353 </span>                :<span class="lineCov">          1 :   reg              resp_gpa_refill;</span></a>
<a name="354"><span class="lineNum">     354 </span>                :<span class="lineCov">          2 :   reg  [1:0]       resp_s1_level;</span></a>
<a name="355"><span class="lineNum">     355 </span>                :<span class="lineCov">          3 :   reg              resp_s1_isLeaf;</span></a>
<a name="356"><span class="lineNum">     356 </span>                :<span class="lineNoCov">          0 :   reg              resp_s1_isFakePte;</span></a>
<a name="357"><span class="lineNum">     357 </span>                :            :   wire             _readResult_vpn_idx_T_24 = _vsatp_delay_io_out_mode == 4'h8;</a>
<a name="358"><span class="lineNum">     358 </span>                :            :   wire             _readResult_vpn_idx_T_26 = _vsatp_delay_io_out_mode == 4'h9;</a>
<a name="359"><span class="lineNum">     359 </span>                :            :   wire             _prevmEnable_T_12 =</a>
<a name="360"><span class="lineNum">     360 </span>                :            :     _satp_delay_io_out_mode == 4'h8 | _satp_delay_io_out_mode == 4'h9;</a>
<a name="361"><span class="lineNum">     361 </span>                :            :   wire             _s2xlateEnable_T_3 = io_csr_priv_imode != 2'h3;</a>
<a name="362"><span class="lineNum">     362 </span>                :            :   wire             _s2xlateEnable_T_7 = io_csr_priv_imode != 2'h3;</a>
<a name="363"><span class="lineNum">     363 </span>                :            :   wire             _s2xlateEnable_T_11 = io_csr_priv_imode != 2'h3;</a>
<a name="364"><span class="lineNum">     364 </span>                :            :   wire             _pres2xlateEnable_T_9 =</a>
<a name="365"><span class="lineNum">     365 </span>                :            :     _readResult_vpn_idx_T_24 | _hgatp_delay_io_out_mode == 4'h8 | _readResult_vpn_idx_T_26</a>
<a name="366"><span class="lineNum">     366 </span>                :            :     | _hgatp_delay_io_out_mode == 4'h9;</a>
<a name="367"><span class="lineNum">     367 </span>                :            :   wire             _portTranslateEnable_T =</a>
<a name="368"><span class="lineNum">     368 </span>                :            :     ~virt_out_0 &amp; _prevmEnable_T_12 &amp; _s2xlateEnable_T_3 | virt_out_0</a>
<a name="369"><span class="lineNum">     369 </span>                :            :     &amp; _pres2xlateEnable_T_9 &amp; _s2xlateEnable_T_3;</a>
<a name="370"><span class="lineNum">     370 </span>                :            :   wire             _portTranslateEnable_T_2 =</a>
<a name="371"><span class="lineNum">     371 </span>                :            :     ~virt_out_1 &amp; _prevmEnable_T_12 &amp; _s2xlateEnable_T_7 | virt_out_1</a>
<a name="372"><span class="lineNum">     372 </span>                :            :     &amp; _pres2xlateEnable_T_9 &amp; _s2xlateEnable_T_7;</a>
<a name="373"><span class="lineNum">     373 </span>                :            :   wire             _portTranslateEnable_T_4 =</a>
<a name="374"><span class="lineNum">     374 </span>                :            :     ~virt_out_2 &amp; _prevmEnable_T_12 &amp; _s2xlateEnable_T_11 | virt_out_2</a>
<a name="375"><span class="lineNum">     375 </span>                :            :     &amp; _pres2xlateEnable_T_9 &amp; _s2xlateEnable_T_11;</a>
<a name="376"><span class="lineNum">     376 </span>                :            :   wire             _hit_s1_vmid_hit_T =</a>
<a name="377"><span class="lineNum">     377 </span>                :            :     {2'h0, io_ptw_resp_bits_s1_entry_vmid} == io_csr_hgatp_vmid;</a>
<a name="378"><span class="lineNum">     378 </span>                :            :   wire             _GEN_0 = io_ptw_resp_bits_s1_entry_level != 2'h2;</a>
<a name="379"><span class="lineNum">     379 </span>                :            :   wire             _s1_paddr_T_20 = io_ptw_resp_bits_s1_entry_level == 2'h1;</a>
<a name="380"><span class="lineNum">     380 </span>                :            :   wire             _s1_paddr_T_22 = io_ptw_resp_bits_s1_entry_level == 2'h0;</a>
<a name="381"><span class="lineNum">     381 </span>                :            :   wire [7:0]       _GEN_1 =</a>
<a name="382"><span class="lineNum">     382 </span>                :            :     {{io_ptw_resp_bits_s1_valididx_7},</a>
<a name="383"><span class="lineNum">     383 </span>                :            :      {io_ptw_resp_bits_s1_valididx_6},</a>
<a name="384"><span class="lineNum">     384 </span>                :            :      {io_ptw_resp_bits_s1_valididx_5},</a>
<a name="385"><span class="lineNum">     385 </span>                :            :      {io_ptw_resp_bits_s1_valididx_4},</a>
<a name="386"><span class="lineNum">     386 </span>                :            :      {io_ptw_resp_bits_s1_valididx_3},</a>
<a name="387"><span class="lineNum">     387 </span>                :            :      {io_ptw_resp_bits_s1_valididx_2},</a>
<a name="388"><span class="lineNum">     388 </span>                :            :      {io_ptw_resp_bits_s1_valididx_1},</a>
<a name="389"><span class="lineNum">     389 </span>                :            :      {io_ptw_resp_bits_s1_valididx_0}};</a>
<a name="390"><span class="lineNum">     390 </span>                :<span class="lineCov">          5 :   wire             hit_s2_vmid_hit =</span></a>
<a name="391"><span class="lineNum">     391 </span>                :            :     {2'h0, io_ptw_resp_bits_s2_entry_vmid} == io_csr_hgatp_vmid;</a>
<a name="392"><span class="lineNum">     392 </span>                :            :   wire             _GEN_2 = io_ptw_resp_bits_s2_entry_level != 2'h2;</a>
<a name="393"><span class="lineNum">     393 </span>                :            :   wire             _s2_paddr_T_18 = io_ptw_resp_bits_s2_entry_level == 2'h1;</a>
<a name="394"><span class="lineNum">     394 </span>                :            :   wire             _s2_paddr_T_20 = io_ptw_resp_bits_s2_entry_level == 2'h0;</a>
<a name="395"><span class="lineNum">     395 </span>                :            :   wire             _ptw_just_back_level_T_4 =</a>
<a name="396"><span class="lineNum">     396 </span>                :            :     io_ptw_resp_bits_s1_entry_level &lt; io_ptw_resp_bits_s2_entry_level;</a>
<a name="397"><span class="lineNum">     397 </span>                :            :   wire             _GEN_3 = io_ptw_resp_bits_s2xlate == 2'h1 | _ptw_just_back_level_T_4;</a>
<a name="398"><span class="lineNum">     398 </span>                :<span class="lineCov">          4 :   wire             ptw_just_back_vasid_hit =</span></a>
<a name="399"><span class="lineNum">     399 </span>                :            :     io_ptw_resp_bits_s1_entry_asid == io_csr_vsatp_asid;</a>
<a name="400"><span class="lineNum">     400 </span>                :<span class="lineCov">          2 :   wire             onlyS2_4 = io_ptw_resp_bits_s2xlate == 2'h2;</span></a>
<a name="401"><span class="lineNum">     401 </span>                :<span class="lineCov">          3 :   reg              readResult_p_hit_last_REG;</span></a>
<a name="402"><span class="lineNum">     402 </span>                :            :   wire [7:0][2:0]  _GEN_4 =</a>
<a name="403"><span class="lineNum">     403 </span>                :            :     {{io_ptw_resp_bits_s1_ppn_low_7},</a>
<a name="404"><span class="lineNum">     404 </span>                :            :      {io_ptw_resp_bits_s1_ppn_low_6},</a>
<a name="405"><span class="lineNum">     405 </span>                :            :      {io_ptw_resp_bits_s1_ppn_low_5},</a>
<a name="406"><span class="lineNum">     406 </span>                :            :      {io_ptw_resp_bits_s1_ppn_low_4},</a>
<a name="407"><span class="lineNum">     407 </span>                :            :      {io_ptw_resp_bits_s1_ppn_low_3},</a>
<a name="408"><span class="lineNum">     408 </span>                :            :      {io_ptw_resp_bits_s1_ppn_low_2},</a>
<a name="409"><span class="lineNum">     409 </span>                :            :      {io_ptw_resp_bits_s1_ppn_low_1},</a>
<a name="410"><span class="lineNum">     410 </span>                :            :      {io_ptw_resp_bits_s1_ppn_low_0}};</a>
<a name="411"><span class="lineNum">     411 </span>                :<span class="lineCov">          3 :   reg  [43:0]      readResult_p_ppn;</span></a>
<a name="412"><span class="lineNum">     412 </span>                :<span class="lineCov">          2 :   reg  [1:0]       readResult_p_pbmt;</span></a>
<a name="413"><span class="lineNum">     413 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_pf;</span></a>
<a name="414"><span class="lineNum">     414 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_af;</span></a>
<a name="415"><span class="lineNum">     415 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_v;</span></a>
<a name="416"><span class="lineNum">     416 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_a;</span></a>
<a name="417"><span class="lineNum">     417 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_u;</span></a>
<a name="418"><span class="lineNum">     418 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_x;</span></a>
<a name="419"><span class="lineNum">     419 </span>                :<span class="lineCov">          1 :   reg              readResult_p_perm_w;</span></a>
<a name="420"><span class="lineNum">     420 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_r;</span></a>
<a name="421"><span class="lineNum">     421 </span>                :            :   wire             _readResult_resp_s1_isLeaf_T_6 =</a>
<a name="422"><span class="lineNum">     422 </span>                :            :     io_ptw_resp_bits_s1_entry_perm_r | io_ptw_resp_bits_s1_entry_perm_x;</a>
<a name="423"><span class="lineNum">     423 </span>                :<span class="lineCov">          3 :   reg  [43:0]      readResult_p_gvpn;</span></a>
<a name="424"><span class="lineNum">     424 </span>                :<span class="lineCov">          2 :   reg  [1:0]       readResult_p_g_pbmt;</span></a>
<a name="425"><span class="lineNum">     425 </span>                :<span class="lineCov">          1 :   reg              readResult_p_g_perm_pf;</span></a>
<a name="426"><span class="lineNum">     426 </span>                :<span class="lineCov">          1 :   reg              readResult_p_g_perm_af;</span></a>
<a name="427"><span class="lineNum">     427 </span>                :<span class="lineCov">          2 :   reg              readResult_p_g_perm_a;</span></a>
<a name="428"><span class="lineNum">     428 </span>                :<span class="lineCov">          1 :   reg              readResult_p_g_perm_x;</span></a>
<a name="429"><span class="lineNum">     429 </span>                :<span class="lineCov">          3 :   reg  [1:0]       readResult_p_s2xlate;</span></a>
<a name="430"><span class="lineNum">     430 </span>                :<span class="lineCov">          3 :   reg  [1:0]       readResult_p_s1_level;</span></a>
<a name="431"><span class="lineNum">     431 </span>                :<span class="lineCov">          1 :   reg              readResult_p_s1_isLeaf;</span></a>
<a name="432"><span class="lineNum">     432 </span>                :<span class="lineCov">          2 :   reg              readResult_p_s1_isFakePte;</span></a>
<a name="433"><span class="lineNum">     433 </span>                :<span class="lineCov">          7 :   wire             onlyS2 = req_out_s2xlate_0 == 2'h2;</span></a>
<a name="434"><span class="lineNum">     434 </span>                :<span class="lineNoCov">          0 :   wire             readResult_need_gpa_vpn_hit = need_gpa_vpn == req_out_0_vaddr[49:12];</span></a>
<a name="435"><span class="lineNum">     435 </span>                :            :   wire             _readResult_T_17 =</a>
<a name="436"><span class="lineNum">     436 </span>                :            :     req_out_v_0 &amp; ~readResult_p_hit_last_REG</a>
<a name="437"><span class="lineNum">     437 </span>                :            :     &amp; ~(resp_gpa_refill &amp; readResult_need_gpa_vpn_hit) &amp; ~onlyS2 &amp; hasGpf_0 &amp; ~need_gpa;</a>
<a name="438"><span class="lineNum">     438 </span>                :            :   wire [2:0]       _GEN_5 =</a>
<a name="439"><span class="lineNum">     439 </span>                :            :     {io_ptw_resp_bits_s1_pteidx_7,</a>
<a name="440"><span class="lineNum">     440 </span>                :            :      io_ptw_resp_bits_s1_pteidx_6,</a>
<a name="441"><span class="lineNum">     441 </span>                :            :      io_ptw_resp_bits_s1_pteidx_5};</a>
<a name="442"><span class="lineNum">     442 </span>                :            :   wire [2:0]       _GEN_6 =</a>
<a name="443"><span class="lineNum">     443 </span>                :            :     {io_ptw_resp_bits_s1_pteidx_3,</a>
<a name="444"><span class="lineNum">     444 </span>                :            :      io_ptw_resp_bits_s1_pteidx_2,</a>
<a name="445"><span class="lineNum">     445 </span>                :            :      io_ptw_resp_bits_s1_pteidx_1};</a>
<a name="446"><span class="lineNum">     446 </span>                :            :   wire [2:0]       _readResult_s1tag_T_2 = _GEN_5 | _GEN_6;</a>
<a name="447"><span class="lineNum">     447 </span>                :<span class="lineCov">          6 :   wire [37:0]      readResult_s1tag =</span></a>
<a name="448"><span class="lineNum">     448 </span>                :            :     {io_ptw_resp_bits_s1_entry_tag,</a>
<a name="449"><span class="lineNum">     449 </span>                :            :      |{io_ptw_resp_bits_s1_pteidx_7,</a>
<a name="450"><span class="lineNum">     450 </span>                :            :        io_ptw_resp_bits_s1_pteidx_6,</a>
<a name="451"><span class="lineNum">     451 </span>                :            :        io_ptw_resp_bits_s1_pteidx_5,</a>
<a name="452"><span class="lineNum">     452 </span>                :            :        io_ptw_resp_bits_s1_pteidx_4},</a>
<a name="453"><span class="lineNum">     453 </span>                :            :      |(_readResult_s1tag_T_2[2:1]),</a>
<a name="454"><span class="lineNum">     454 </span>                :            :      _readResult_s1tag_T_2[2] | _readResult_s1tag_T_2[0]};</a>
<a name="455"><span class="lineNum">     455 </span>                :            :   wire [3:0][37:0] _GEN_7 =</a>
<a name="456"><span class="lineNum">     456 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_tag[34:24], need_gpa_vpn[26:0]}},</a>
<a name="457"><span class="lineNum">     457 </span>                :            :      {{io_ptw_resp_bits_s1_entry_tag[34:15], need_gpa_vpn[17:0]}},</a>
<a name="458"><span class="lineNum">     458 </span>                :            :      {{io_ptw_resp_bits_s1_entry_tag[34:6], need_gpa_vpn[8:0]}},</a>
<a name="459"><span class="lineNum">     459 </span>                :            :      {readResult_s1tag}};</a>
<a name="460"><span class="lineNum">     460 </span>                :            :   wire             _readResult_T_33 =</a>
<a name="461"><span class="lineNum">     461 </span>                :            :     io_ptw_resp_valid &amp; need_gpa</a>
<a name="462"><span class="lineNum">     462 </span>                :            :     &amp; need_gpa_vpn == (onlyS2_4</a>
<a name="463"><span class="lineNum">     463 </span>                :            :                          ? io_ptw_resp_bits_s2_entry_tag</a>
<a name="464"><span class="lineNum">     464 </span>                :            :                          : (&amp;io_ptw_resp_bits_s2xlate)</a>
<a name="465"><span class="lineNum">     465 </span>                :            :                              ? _GEN_7[_ptw_just_back_level_T_4</a>
<a name="466"><span class="lineNum">     466 </span>                :            :                                         ? io_ptw_resp_bits_s1_entry_level</a>
<a name="467"><span class="lineNum">     467 </span>                :            :                                         : io_ptw_resp_bits_s2_entry_level]</a>
<a name="468"><span class="lineNum">     468 </span>                :            :                              : readResult_s1tag);</a>
<a name="469"><span class="lineNum">     469 </span>                :            :   wire             _GEN_8 = io_flushPipe_0 | _readResult_T_17;</a>
<a name="470"><span class="lineNum">     470 </span>                :            :   wire             _GEN_9 = _GEN_8 | ~_readResult_T_33;</a>
<a name="471"><span class="lineNum">     471 </span>                :<span class="lineCov">          5 :   wire             hit_read_0 = _entries_io_r_resp_0_bits_hit | readResult_p_hit_last_REG;</span></a>
<a name="472"><span class="lineNum">     472 </span>                :<span class="lineCov">          4 :   wire             miss_read_0 =</span></a>
<a name="473"><span class="lineNum">     473 </span>                :            :     ~hit_read_0 &amp; _portTranslateEnable_T | hasGpf_0 &amp; ~readResult_p_hit_last_REG</a>
<a name="474"><span class="lineNum">     474 </span>                :            :     &amp; ~(resp_gpa_refill &amp; readResult_need_gpa_vpn_hit) &amp; ~onlyS2;</a>
<a name="475"><span class="lineNum">     475 </span>                :<span class="lineCov">          4 :   wire [1:0]       readResult_0_6_0 =</span></a>
<a name="476"><span class="lineNum">     476 </span>                :            :     readResult_p_hit_last_REG ? readResult_p_pbmt : _entries_io_r_resp_0_bits_pbmt_0;</a>
<a name="477"><span class="lineNum">     477 </span>                :<span class="lineCov">          5 :   wire             readResult_0_4_0_pf =</span></a>
<a name="478"><span class="lineNum">     478 </span>                :            :     readResult_p_hit_last_REG</a>
<a name="479"><span class="lineNum">     479 </span>                :            :       ? readResult_p_perm_pf</a>
<a name="480"><span class="lineNum">     480 </span>                :            :       : _entries_io_r_resp_0_bits_perm_0_pf;</a>
<a name="481"><span class="lineNum">     481 </span>                :<span class="lineCov">          4 :   wire             readResult_0_4_0_af =</span></a>
<a name="482"><span class="lineNum">     482 </span>                :            :     readResult_p_hit_last_REG</a>
<a name="483"><span class="lineNum">     483 </span>                :            :       ? readResult_p_perm_af</a>
<a name="484"><span class="lineNum">     484 </span>                :            :       : _entries_io_r_resp_0_bits_perm_0_af;</a>
<a name="485"><span class="lineNum">     485 </span>                :<span class="lineCov">          5 :   wire             readResult_0_4_0_v =</span></a>
<a name="486"><span class="lineNum">     486 </span>                :            :     readResult_p_hit_last_REG ? readResult_p_perm_v : _entries_io_r_resp_0_bits_perm_0_v;</a>
<a name="487"><span class="lineNum">     487 </span>                :<span class="lineCov">          4 :   wire             readResult_0_4_0_a =</span></a>
<a name="488"><span class="lineNum">     488 </span>                :            :     readResult_p_hit_last_REG ? readResult_p_perm_a : _entries_io_r_resp_0_bits_perm_0_a;</a>
<a name="489"><span class="lineNum">     489 </span>                :<span class="lineCov">          4 :   wire             readResult_0_4_0_u =</span></a>
<a name="490"><span class="lineNum">     490 </span>                :            :     readResult_p_hit_last_REG ? readResult_p_perm_u : _entries_io_r_resp_0_bits_perm_0_u;</a>
<a name="491"><span class="lineNum">     491 </span>                :<span class="lineCov">          5 :   wire             readResult_0_4_0_x =</span></a>
<a name="492"><span class="lineNum">     492 </span>                :            :     readResult_p_hit_last_REG ? readResult_p_perm_x : _entries_io_r_resp_0_bits_perm_0_x;</a>
<a name="493"><span class="lineNum">     493 </span>                :<span class="lineCov">          1 :   wire             readResult_isFakePte_0 =</span></a>
<a name="494"><span class="lineNum">     494 </span>                :            :     readResult_p_hit_last_REG ? readResult_p_s1_isFakePte : resp_s1_isFakePte;</a>
<a name="495"><span class="lineNum">     495 </span>                :<span class="lineCov">          6 :   wire [1:0]       readResult_0_7_0 =</span></a>
<a name="496"><span class="lineNum">     496 </span>                :            :     readResult_p_hit_last_REG ? readResult_p_g_pbmt : _entries_io_r_resp_0_bits_g_pbmt_0;</a>
<a name="497"><span class="lineNum">     497 </span>                :            :   wire [3:0][8:0]  _GEN_10 =</a>
<a name="498"><span class="lineNum">     498 </span>                :            :     {{req_out_0_vaddr[47:39]},</a>
<a name="499"><span class="lineNum">     499 </span>                :            :      {req_out_0_vaddr[38:30]},</a>
<a name="500"><span class="lineNum">     500 </span>                :            :      {req_out_0_vaddr[29:21]},</a>
<a name="501"><span class="lineNum">     501 </span>                :            :      {req_out_0_vaddr[20:12]}};</a>
<a name="502"><span class="lineNum">     502 </span>                :<span class="lineCov">       5090 :   wire [47:0]      io_requestor_0_resp_bits_paddr_0_0 =</span></a>
<a name="503"><span class="lineNum">     503 </span>                :            :     _portTranslateEnable_T</a>
<a name="504"><span class="lineNum">     504 </span>                :            :       ? {readResult_p_hit_last_REG</a>
<a name="505"><span class="lineNum">     505 </span>                :            :            ? readResult_p_ppn[35:0]</a>
<a name="506"><span class="lineNum">     506 </span>                :            :            : _entries_io_r_resp_0_bits_ppn_0,</a>
<a name="507"><span class="lineNum">     507 </span>                :            :          req_out_0_vaddr[11:0]}</a>
<a name="508"><span class="lineNum">     508 </span>                :            :       : req_out_0_vaddr[47:0];</a>
<a name="509"><span class="lineNum">     509 </span>                :<span class="lineCov">          4 :   reg              readResult_p_hit_last_REG_1;</span></a>
<a name="510"><span class="lineNum">     510 </span>                :<span class="lineCov">          3 :   reg  [43:0]      readResult_p_ppn_1;</span></a>
<a name="511"><span class="lineNum">     511 </span>                :<span class="lineCov">          3 :   reg  [1:0]       readResult_p_pbmt_1;</span></a>
<a name="512"><span class="lineNum">     512 </span>                :<span class="lineCov">          1 :   reg              readResult_p_perm_1_pf;</span></a>
<a name="513"><span class="lineNum">     513 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_1_af;</span></a>
<a name="514"><span class="lineNum">     514 </span>                :<span class="lineCov">          1 :   reg              readResult_p_perm_1_v;</span></a>
<a name="515"><span class="lineNum">     515 </span>                :<span class="lineCov">          1 :   reg              readResult_p_perm_1_a;</span></a>
<a name="516"><span class="lineNum">     516 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_1_u;</span></a>
<a name="517"><span class="lineNum">     517 </span>                :<span class="lineCov">          1 :   reg              readResult_p_perm_1_x;</span></a>
<a name="518"><span class="lineNum">     518 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_1_w;</span></a>
<a name="519"><span class="lineNum">     519 </span>                :<span class="lineCov">          1 :   reg              readResult_p_perm_1_r;</span></a>
<a name="520"><span class="lineNum">     520 </span>                :<span class="lineCov">          3 :   reg  [43:0]      readResult_p_gvpn_1;</span></a>
<a name="521"><span class="lineNum">     521 </span>                :<span class="lineCov">          2 :   reg  [1:0]       readResult_p_g_pbmt_1;</span></a>
<a name="522"><span class="lineNum">     522 </span>                :<span class="lineCov">          1 :   reg              readResult_p_g_perm_1_pf;</span></a>
<a name="523"><span class="lineNum">     523 </span>                :<span class="lineCov">          2 :   reg              readResult_p_g_perm_1_af;</span></a>
<a name="524"><span class="lineNum">     524 </span>                :<span class="lineCov">          1 :   reg              readResult_p_g_perm_1_a;</span></a>
<a name="525"><span class="lineNum">     525 </span>                :<span class="lineCov">          2 :   reg              readResult_p_g_perm_1_x;</span></a>
<a name="526"><span class="lineNum">     526 </span>                :<span class="lineCov">          2 :   reg  [1:0]       readResult_p_s2xlate_1;</span></a>
<a name="527"><span class="lineNum">     527 </span>                :<span class="lineCov">          2 :   reg  [1:0]       readResult_p_s1_level_1;</span></a>
<a name="528"><span class="lineNum">     528 </span>                :<span class="lineNoCov">          0 :   reg              readResult_p_s1_isLeaf_1;</span></a>
<a name="529"><span class="lineNum">     529 </span>                :<span class="lineCov">          3 :   reg              readResult_p_s1_isFakePte_1;</span></a>
<a name="530"><span class="lineNum">     530 </span>                :<span class="lineCov">          7 :   wire             onlyS2_1 = req_out_s2xlate_1 == 2'h2;</span></a>
<a name="531"><span class="lineNum">     531 </span>                :<span class="lineCov">          1 :   wire             readResult_need_gpa_vpn_hit_1 = need_gpa_vpn == req_out_1_vaddr[49:12];</span></a>
<a name="532"><span class="lineNum">     532 </span>                :            :   wire             _readResult_T_54 =</a>
<a name="533"><span class="lineNum">     533 </span>                :            :     req_out_v_1 &amp; ~readResult_p_hit_last_REG_1</a>
<a name="534"><span class="lineNum">     534 </span>                :            :     &amp; ~(resp_gpa_refill &amp; readResult_need_gpa_vpn_hit_1) &amp; ~onlyS2_1 &amp; hasGpf_1</a>
<a name="535"><span class="lineNum">     535 </span>                :            :     &amp; ~need_gpa;</a>
<a name="536"><span class="lineNum">     536 </span>                :            :   wire [2:0]       _readResult_s1tag_T_10 = _GEN_5 | _GEN_6;</a>
<a name="537"><span class="lineNum">     537 </span>                :<span class="lineCov">          6 :   wire [37:0]      readResult_s1tag_1 =</span></a>
<a name="538"><span class="lineNum">     538 </span>                :            :     {io_ptw_resp_bits_s1_entry_tag,</a>
<a name="539"><span class="lineNum">     539 </span>                :            :      |{io_ptw_resp_bits_s1_pteidx_7,</a>
<a name="540"><span class="lineNum">     540 </span>                :            :        io_ptw_resp_bits_s1_pteidx_6,</a>
<a name="541"><span class="lineNum">     541 </span>                :            :        io_ptw_resp_bits_s1_pteidx_5,</a>
<a name="542"><span class="lineNum">     542 </span>                :            :        io_ptw_resp_bits_s1_pteidx_4},</a>
<a name="543"><span class="lineNum">     543 </span>                :            :      |(_readResult_s1tag_T_10[2:1]),</a>
<a name="544"><span class="lineNum">     544 </span>                :            :      _readResult_s1tag_T_10[2] | _readResult_s1tag_T_10[0]};</a>
<a name="545"><span class="lineNum">     545 </span>                :            :   wire [3:0][37:0] _GEN_11 =</a>
<a name="546"><span class="lineNum">     546 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_tag[34:24], need_gpa_vpn[26:0]}},</a>
<a name="547"><span class="lineNum">     547 </span>                :            :      {{io_ptw_resp_bits_s1_entry_tag[34:15], need_gpa_vpn[17:0]}},</a>
<a name="548"><span class="lineNum">     548 </span>                :            :      {{io_ptw_resp_bits_s1_entry_tag[34:6], need_gpa_vpn[8:0]}},</a>
<a name="549"><span class="lineNum">     549 </span>                :            :      {readResult_s1tag_1}};</a>
<a name="550"><span class="lineNum">     550 </span>                :            :   wire             _readResult_T_70 =</a>
<a name="551"><span class="lineNum">     551 </span>                :            :     io_ptw_resp_valid &amp; need_gpa</a>
<a name="552"><span class="lineNum">     552 </span>                :            :     &amp; need_gpa_vpn == (onlyS2_4</a>
<a name="553"><span class="lineNum">     553 </span>                :            :                          ? io_ptw_resp_bits_s2_entry_tag</a>
<a name="554"><span class="lineNum">     554 </span>                :            :                          : (&amp;io_ptw_resp_bits_s2xlate)</a>
<a name="555"><span class="lineNum">     555 </span>                :            :                              ? _GEN_11[_ptw_just_back_level_T_4</a>
<a name="556"><span class="lineNum">     556 </span>                :            :                                          ? io_ptw_resp_bits_s1_entry_level</a>
<a name="557"><span class="lineNum">     557 </span>                :            :                                          : io_ptw_resp_bits_s2_entry_level]</a>
<a name="558"><span class="lineNum">     558 </span>                :            :                              : readResult_s1tag_1);</a>
<a name="559"><span class="lineNum">     559 </span>                :            :   wire             _GEN_12 = io_flushPipe_1 | _readResult_T_54;</a>
<a name="560"><span class="lineNum">     560 </span>                :            :   wire             _GEN_13 = _GEN_12 | ~_readResult_T_70;</a>
<a name="561"><span class="lineNum">     561 </span>                :<span class="lineCov">          4 :   wire             hit_read_1 =</span></a>
<a name="562"><span class="lineNum">     562 </span>                :            :     _entries_io_r_resp_1_bits_hit | readResult_p_hit_last_REG_1;</a>
<a name="563"><span class="lineNum">     563 </span>                :<span class="lineCov">          8 :   wire             miss_read_1 =</span></a>
<a name="564"><span class="lineNum">     564 </span>                :            :     ~hit_read_1 &amp; _portTranslateEnable_T_2 | hasGpf_1 &amp; ~readResult_p_hit_last_REG_1</a>
<a name="565"><span class="lineNum">     565 </span>                :            :     &amp; ~(resp_gpa_refill &amp; readResult_need_gpa_vpn_hit_1) &amp; ~onlyS2_1;</a>
<a name="566"><span class="lineNum">     566 </span>                :<span class="lineCov">          7 :   wire [1:0]       readResult_1_6_0 =</span></a>
<a name="567"><span class="lineNum">     567 </span>                :            :     readResult_p_hit_last_REG_1 ? readResult_p_pbmt_1 : _entries_io_r_resp_1_bits_pbmt_0;</a>
<a name="568"><span class="lineNum">     568 </span>                :<span class="lineCov">          4 :   wire             readResult_1_4_0_pf =</span></a>
<a name="569"><span class="lineNum">     569 </span>                :            :     readResult_p_hit_last_REG_1</a>
<a name="570"><span class="lineNum">     570 </span>                :            :       ? readResult_p_perm_1_pf</a>
<a name="571"><span class="lineNum">     571 </span>                :            :       : _entries_io_r_resp_1_bits_perm_0_pf;</a>
<a name="572"><span class="lineNum">     572 </span>                :<span class="lineCov">          5 :   wire             readResult_1_4_0_af =</span></a>
<a name="573"><span class="lineNum">     573 </span>                :            :     readResult_p_hit_last_REG_1</a>
<a name="574"><span class="lineNum">     574 </span>                :            :       ? readResult_p_perm_1_af</a>
<a name="575"><span class="lineNum">     575 </span>                :            :       : _entries_io_r_resp_1_bits_perm_0_af;</a>
<a name="576"><span class="lineNum">     576 </span>                :<span class="lineCov">          5 :   wire             readResult_1_4_0_v =</span></a>
<a name="577"><span class="lineNum">     577 </span>                :            :     readResult_p_hit_last_REG_1</a>
<a name="578"><span class="lineNum">     578 </span>                :            :       ? readResult_p_perm_1_v</a>
<a name="579"><span class="lineNum">     579 </span>                :            :       : _entries_io_r_resp_1_bits_perm_0_v;</a>
<a name="580"><span class="lineNum">     580 </span>                :<span class="lineCov">          6 :   wire             readResult_1_4_0_a =</span></a>
<a name="581"><span class="lineNum">     581 </span>                :            :     readResult_p_hit_last_REG_1</a>
<a name="582"><span class="lineNum">     582 </span>                :            :       ? readResult_p_perm_1_a</a>
<a name="583"><span class="lineNum">     583 </span>                :            :       : _entries_io_r_resp_1_bits_perm_0_a;</a>
<a name="584"><span class="lineNum">     584 </span>                :<span class="lineCov">          5 :   wire             readResult_1_4_0_u =</span></a>
<a name="585"><span class="lineNum">     585 </span>                :            :     readResult_p_hit_last_REG_1</a>
<a name="586"><span class="lineNum">     586 </span>                :            :       ? readResult_p_perm_1_u</a>
<a name="587"><span class="lineNum">     587 </span>                :            :       : _entries_io_r_resp_1_bits_perm_0_u;</a>
<a name="588"><span class="lineNum">     588 </span>                :<span class="lineCov">          7 :   wire             readResult_1_4_0_x =</span></a>
<a name="589"><span class="lineNum">     589 </span>                :            :     readResult_p_hit_last_REG_1</a>
<a name="590"><span class="lineNum">     590 </span>                :            :       ? readResult_p_perm_1_x</a>
<a name="591"><span class="lineNum">     591 </span>                :            :       : _entries_io_r_resp_1_bits_perm_0_x;</a>
<a name="592"><span class="lineNum">     592 </span>                :<span class="lineCov">          3 :   wire             readResult_isFakePte_1_0 =</span></a>
<a name="593"><span class="lineNum">     593 </span>                :            :     readResult_p_hit_last_REG_1 ? readResult_p_s1_isFakePte_1 : resp_s1_isFakePte;</a>
<a name="594"><span class="lineNum">     594 </span>                :<span class="lineCov">          7 :   wire [1:0]       readResult_1_7_0 =</span></a>
<a name="595"><span class="lineNum">     595 </span>                :            :     readResult_p_hit_last_REG_1</a>
<a name="596"><span class="lineNum">     596 </span>                :            :       ? readResult_p_g_pbmt_1</a>
<a name="597"><span class="lineNum">     597 </span>                :            :       : _entries_io_r_resp_1_bits_g_pbmt_0;</a>
<a name="598"><span class="lineNum">     598 </span>                :            :   wire [3:0][8:0]  _GEN_14 =</a>
<a name="599"><span class="lineNum">     599 </span>                :            :     {{req_out_1_vaddr[47:39]},</a>
<a name="600"><span class="lineNum">     600 </span>                :            :      {req_out_1_vaddr[38:30]},</a>
<a name="601"><span class="lineNum">     601 </span>                :            :      {req_out_1_vaddr[29:21]},</a>
<a name="602"><span class="lineNum">     602 </span>                :            :      {req_out_1_vaddr[20:12]}};</a>
<a name="603"><span class="lineNum">     603 </span>                :<span class="lineCov">       5154 :   wire [47:0]      io_requestor_1_resp_bits_paddr_0_0 =</span></a>
<a name="604"><span class="lineNum">     604 </span>                :            :     _portTranslateEnable_T_2</a>
<a name="605"><span class="lineNum">     605 </span>                :            :       ? {readResult_p_hit_last_REG_1</a>
<a name="606"><span class="lineNum">     606 </span>                :            :            ? readResult_p_ppn_1[35:0]</a>
<a name="607"><span class="lineNum">     607 </span>                :            :            : _entries_io_r_resp_1_bits_ppn_0,</a>
<a name="608"><span class="lineNum">     608 </span>                :            :          req_out_1_vaddr[11:0]}</a>
<a name="609"><span class="lineNum">     609 </span>                :            :       : req_out_1_vaddr[47:0];</a>
<a name="610"><span class="lineNum">     610 </span>                :<span class="lineCov">          2 :   reg              readResult_p_hit_last_REG_2;</span></a>
<a name="611"><span class="lineNum">     611 </span>                :<span class="lineCov">          3 :   reg  [43:0]      readResult_p_ppn_2;</span></a>
<a name="612"><span class="lineNum">     612 </span>                :<span class="lineCov">          3 :   reg  [1:0]       readResult_p_pbmt_2;</span></a>
<a name="613"><span class="lineNum">     613 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_2_pf;</span></a>
<a name="614"><span class="lineNum">     614 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_2_af;</span></a>
<a name="615"><span class="lineNum">     615 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_2_v;</span></a>
<a name="616"><span class="lineNum">     616 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_2_a;</span></a>
<a name="617"><span class="lineNum">     617 </span>                :<span class="lineNoCov">          0 :   reg              readResult_p_perm_2_u;</span></a>
<a name="618"><span class="lineNum">     618 </span>                :<span class="lineCov">          1 :   reg              readResult_p_perm_2_x;</span></a>
<a name="619"><span class="lineNum">     619 </span>                :<span class="lineCov">          2 :   reg              readResult_p_perm_2_w;</span></a>
<a name="620"><span class="lineNum">     620 </span>                :<span class="lineCov">          3 :   reg              readResult_p_perm_2_r;</span></a>
<a name="621"><span class="lineNum">     621 </span>                :<span class="lineCov">          3 :   reg  [43:0]      readResult_p_gvpn_2;</span></a>
<a name="622"><span class="lineNum">     622 </span>                :<span class="lineCov">          1 :   reg  [1:0]       readResult_p_g_pbmt_2;</span></a>
<a name="623"><span class="lineNum">     623 </span>                :<span class="lineNoCov">          0 :   reg              readResult_p_g_perm_2_pf;</span></a>
<a name="624"><span class="lineNum">     624 </span>                :<span class="lineCov">          2 :   reg              readResult_p_g_perm_2_af;</span></a>
<a name="625"><span class="lineNum">     625 </span>                :<span class="lineCov">          2 :   reg              readResult_p_g_perm_2_a;</span></a>
<a name="626"><span class="lineNum">     626 </span>                :<span class="lineCov">          1 :   reg              readResult_p_g_perm_2_x;</span></a>
<a name="627"><span class="lineNum">     627 </span>                :<span class="lineCov">          3 :   reg  [1:0]       readResult_p_s2xlate_2;</span></a>
<a name="628"><span class="lineNum">     628 </span>                :<span class="lineCov">          3 :   reg  [1:0]       readResult_p_s1_level_2;</span></a>
<a name="629"><span class="lineNum">     629 </span>                :<span class="lineNoCov">          0 :   reg              readResult_p_s1_isLeaf_2;</span></a>
<a name="630"><span class="lineNum">     630 </span>                :<span class="lineCov">          1 :   reg              readResult_p_s1_isFakePte_2;</span></a>
<a name="631"><span class="lineNum">     631 </span>                :<span class="lineCov">          1 :   wire             onlyS2_2 = req_out_s2xlate_2 == 2'h2;</span></a>
<a name="632"><span class="lineNum">     632 </span>                :<span class="lineCov">          1 :   wire             readResult_need_gpa_vpn_hit_2 = need_gpa_vpn == req_out_2_vaddr[49:12];</span></a>
<a name="633"><span class="lineNum">     633 </span>                :            :   wire             _readResult_T_91 =</a>
<a name="634"><span class="lineNum">     634 </span>                :            :     req_out_v_2 &amp; ~readResult_p_hit_last_REG_2</a>
<a name="635"><span class="lineNum">     635 </span>                :            :     &amp; ~(resp_gpa_refill &amp; readResult_need_gpa_vpn_hit_2) &amp; ~onlyS2_2 &amp; hasGpf_2</a>
<a name="636"><span class="lineNum">     636 </span>                :            :     &amp; ~need_gpa;</a>
<a name="637"><span class="lineNum">     637 </span>                :            :   assign need_gpa_wire =</a>
<a name="638"><span class="lineNum">     638 </span>                :            :     ~io_flushPipe_2 &amp; _readResult_T_91 | ~io_flushPipe_1 &amp; _readResult_T_54</a>
<a name="639"><span class="lineNum">     639 </span>                :            :     | ~io_flushPipe_0 &amp; _readResult_T_17;</a>
<a name="640"><span class="lineNum">     640 </span>                :            :   wire [2:0]       _readResult_s1tag_T_18 = _GEN_5 | _GEN_6;</a>
<a name="641"><span class="lineNum">     641 </span>                :<span class="lineCov">          6 :   wire [37:0]      readResult_s1tag_2 =</span></a>
<a name="642"><span class="lineNum">     642 </span>                :            :     {io_ptw_resp_bits_s1_entry_tag,</a>
<a name="643"><span class="lineNum">     643 </span>                :            :      |{io_ptw_resp_bits_s1_pteidx_7,</a>
<a name="644"><span class="lineNum">     644 </span>                :            :        io_ptw_resp_bits_s1_pteidx_6,</a>
<a name="645"><span class="lineNum">     645 </span>                :            :        io_ptw_resp_bits_s1_pteidx_5,</a>
<a name="646"><span class="lineNum">     646 </span>                :            :        io_ptw_resp_bits_s1_pteidx_4},</a>
<a name="647"><span class="lineNum">     647 </span>                :            :      |(_readResult_s1tag_T_18[2:1]),</a>
<a name="648"><span class="lineNum">     648 </span>                :            :      _readResult_s1tag_T_18[2] | _readResult_s1tag_T_18[0]};</a>
<a name="649"><span class="lineNum">     649 </span>                :            :   wire [3:0][37:0] _GEN_15 =</a>
<a name="650"><span class="lineNum">     650 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_tag[34:24], need_gpa_vpn[26:0]}},</a>
<a name="651"><span class="lineNum">     651 </span>                :            :      {{io_ptw_resp_bits_s1_entry_tag[34:15], need_gpa_vpn[17:0]}},</a>
<a name="652"><span class="lineNum">     652 </span>                :            :      {{io_ptw_resp_bits_s1_entry_tag[34:6], need_gpa_vpn[8:0]}},</a>
<a name="653"><span class="lineNum">     653 </span>                :            :      {readResult_s1tag_2}};</a>
<a name="654"><span class="lineNum">     654 </span>                :            :   wire             _readResult_T_107 =</a>
<a name="655"><span class="lineNum">     655 </span>                :            :     io_ptw_resp_valid &amp; need_gpa</a>
<a name="656"><span class="lineNum">     656 </span>                :            :     &amp; need_gpa_vpn == (onlyS2_4</a>
<a name="657"><span class="lineNum">     657 </span>                :            :                          ? io_ptw_resp_bits_s2_entry_tag</a>
<a name="658"><span class="lineNum">     658 </span>                :            :                          : (&amp;io_ptw_resp_bits_s2xlate)</a>
<a name="659"><span class="lineNum">     659 </span>                :            :                              ? _GEN_15[_ptw_just_back_level_T_4</a>
<a name="660"><span class="lineNum">     660 </span>                :            :                                          ? io_ptw_resp_bits_s1_entry_level</a>
<a name="661"><span class="lineNum">     661 </span>                :            :                                          : io_ptw_resp_bits_s2_entry_level]</a>
<a name="662"><span class="lineNum">     662 </span>                :            :                              : readResult_s1tag_2);</a>
<a name="663"><span class="lineNum">     663 </span>                :            :   wire             _GEN_16 = io_flushPipe_2 | _readResult_T_91;</a>
<a name="664"><span class="lineNum">     664 </span>                :            :   wire             _GEN_17 = _GEN_16 | ~_readResult_T_107;</a>
<a name="665"><span class="lineNum">     665 </span>                :<span class="lineCov">          3 :   wire             hit_read_2 =</span></a>
<a name="666"><span class="lineNum">     666 </span>                :            :     _entries_io_r_resp_2_bits_hit | readResult_p_hit_last_REG_2;</a>
<a name="667"><span class="lineNum">     667 </span>                :<span class="lineCov">          2 :   wire             miss_read_2 =</span></a>
<a name="668"><span class="lineNum">     668 </span>                :            :     ~hit_read_2 &amp; _portTranslateEnable_T_4 | hasGpf_2 &amp; ~readResult_p_hit_last_REG_2</a>
<a name="669"><span class="lineNum">     669 </span>                :            :     &amp; ~(resp_gpa_refill &amp; readResult_need_gpa_vpn_hit_2) &amp; ~onlyS2_2;</a>
<a name="670"><span class="lineNum">     670 </span>                :<span class="lineCov">          4 :   wire [1:0]       readResult_2_6_0 =</span></a>
<a name="671"><span class="lineNum">     671 </span>                :            :     readResult_p_hit_last_REG_2 ? readResult_p_pbmt_2 : _entries_io_r_resp_2_bits_pbmt_0;</a>
<a name="672"><span class="lineNum">     672 </span>                :<span class="lineCov">          1 :   wire             readResult_2_4_0_pf =</span></a>
<a name="673"><span class="lineNum">     673 </span>                :            :     readResult_p_hit_last_REG_2</a>
<a name="674"><span class="lineNum">     674 </span>                :            :       ? readResult_p_perm_2_pf</a>
<a name="675"><span class="lineNum">     675 </span>                :            :       : _entries_io_r_resp_2_bits_perm_0_pf;</a>
<a name="676"><span class="lineNum">     676 </span>                :<span class="lineCov">          4 :   wire             readResult_2_4_0_af =</span></a>
<a name="677"><span class="lineNum">     677 </span>                :            :     readResult_p_hit_last_REG_2</a>
<a name="678"><span class="lineNum">     678 </span>                :            :       ? readResult_p_perm_2_af</a>
<a name="679"><span class="lineNum">     679 </span>                :            :       : _entries_io_r_resp_2_bits_perm_0_af;</a>
<a name="680"><span class="lineNum">     680 </span>                :<span class="lineCov">          4 :   wire             readResult_2_4_0_v =</span></a>
<a name="681"><span class="lineNum">     681 </span>                :            :     readResult_p_hit_last_REG_2</a>
<a name="682"><span class="lineNum">     682 </span>                :            :       ? readResult_p_perm_2_v</a>
<a name="683"><span class="lineNum">     683 </span>                :            :       : _entries_io_r_resp_2_bits_perm_0_v;</a>
<a name="684"><span class="lineNum">     684 </span>                :<span class="lineCov">          2 :   wire             readResult_2_4_0_a =</span></a>
<a name="685"><span class="lineNum">     685 </span>                :            :     readResult_p_hit_last_REG_2</a>
<a name="686"><span class="lineNum">     686 </span>                :            :       ? readResult_p_perm_2_a</a>
<a name="687"><span class="lineNum">     687 </span>                :            :       : _entries_io_r_resp_2_bits_perm_0_a;</a>
<a name="688"><span class="lineNum">     688 </span>                :<span class="lineCov">          1 :   wire             readResult_2_4_0_u =</span></a>
<a name="689"><span class="lineNum">     689 </span>                :            :     readResult_p_hit_last_REG_2</a>
<a name="690"><span class="lineNum">     690 </span>                :            :       ? readResult_p_perm_2_u</a>
<a name="691"><span class="lineNum">     691 </span>                :            :       : _entries_io_r_resp_2_bits_perm_0_u;</a>
<a name="692"><span class="lineNum">     692 </span>                :<span class="lineCov">          3 :   wire             readResult_2_4_0_x =</span></a>
<a name="693"><span class="lineNum">     693 </span>                :            :     readResult_p_hit_last_REG_2</a>
<a name="694"><span class="lineNum">     694 </span>                :            :       ? readResult_p_perm_2_x</a>
<a name="695"><span class="lineNum">     695 </span>                :            :       : _entries_io_r_resp_2_bits_perm_0_x;</a>
<a name="696"><span class="lineNum">     696 </span>                :<span class="lineCov">          4 :   wire             readResult_isFakePte_2_0 =</span></a>
<a name="697"><span class="lineNum">     697 </span>                :            :     readResult_p_hit_last_REG_2 ? readResult_p_s1_isFakePte_2 : resp_s1_isFakePte;</a>
<a name="698"><span class="lineNum">     698 </span>                :<span class="lineCov">          2 :   wire [1:0]       readResult_2_7_0 =</span></a>
<a name="699"><span class="lineNum">     699 </span>                :            :     readResult_p_hit_last_REG_2</a>
<a name="700"><span class="lineNum">     700 </span>                :            :       ? readResult_p_g_pbmt_2</a>
<a name="701"><span class="lineNum">     701 </span>                :            :       : _entries_io_r_resp_2_bits_g_pbmt_0;</a>
<a name="702"><span class="lineNum">     702 </span>                :            :   wire [3:0][8:0]  _GEN_18 =</a>
<a name="703"><span class="lineNum">     703 </span>                :            :     {{req_out_2_vaddr[47:39]},</a>
<a name="704"><span class="lineNum">     704 </span>                :            :      {req_out_2_vaddr[38:30]},</a>
<a name="705"><span class="lineNum">     705 </span>                :            :      {req_out_2_vaddr[29:21]},</a>
<a name="706"><span class="lineNum">     706 </span>                :            :      {req_out_2_vaddr[20:12]}};</a>
<a name="707"><span class="lineNum">     707 </span>                :            :   wire [3:0][1:0]  _GEN_19 =</a>
<a name="708"><span class="lineNum">     708 </span>                :            :     {{(|readResult_0_6_0) ? readResult_0_6_0 : readResult_0_7_0},</a>
<a name="709"><span class="lineNum">     709 </span>                :            :      {readResult_0_7_0},</a>
<a name="710"><span class="lineNum">     710 </span>                :            :      {readResult_0_6_0},</a>
<a name="711"><span class="lineNum">     711 </span>                :            :      {readResult_0_6_0}};</a>
<a name="712"><span class="lineNum">     712 </span>                :            :   wire             _s2_valid_T = onlyS2 | (&amp;req_out_s2xlate_0);</a>
<a name="713"><span class="lineNum">     713 </span>                :<span class="lineCov">          4 :   wire             af_3 =</span></a>
<a name="714"><span class="lineNum">     714 </span>                :            :     ~onlyS2 &amp; readResult_0_4_0_af | _s2_valid_T</a>
<a name="715"><span class="lineNum">     715 </span>                :            :     &amp; (readResult_p_hit_last_REG</a>
<a name="716"><span class="lineNum">     716 </span>                :            :          ? readResult_p_g_perm_af</a>
<a name="717"><span class="lineNum">     717 </span>                :            :          : _entries_io_r_resp_0_bits_g_perm_0_af);</a>
<a name="718"><span class="lineNum">     718 </span>                :            :   wire             _instrPf_T =</a>
<a name="719"><span class="lineNum">     719 </span>                :            :     ~(~(~(|io_csr_priv_imode) &amp; ~readResult_0_4_0_u | io_csr_priv_imode == 2'h1</a>
<a name="720"><span class="lineNum">     720 </span>                :            :         &amp; readResult_0_4_0_u) &amp; readResult_0_4_0_x) | readResult_0_4_0_pf;</a>
<a name="721"><span class="lineNum">     721 </span>                :<span class="lineCov">          7 :   wire             isFakePte =</span></a>
<a name="722"><span class="lineNum">     722 </span>                :            :     ~readResult_0_4_0_v &amp; ~readResult_0_4_0_pf &amp; ~readResult_0_4_0_af &amp; ~onlyS2;</a>
<a name="723"><span class="lineNum">     723 </span>                :<span class="lineCov">          1 :   wire             isNonLeaf =</span></a>
<a name="724"><span class="lineNum">     724 </span>                :            :     ~((readResult_p_hit_last_REG</a>
<a name="725"><span class="lineNum">     725 </span>                :            :          ? readResult_p_perm_r</a>
<a name="726"><span class="lineNum">     726 </span>                :            :          : _entries_io_r_resp_0_bits_perm_0_r)</a>
<a name="727"><span class="lineNum">     727 </span>                :            :       | (readResult_p_hit_last_REG</a>
<a name="728"><span class="lineNum">     728 </span>                :            :            ? readResult_p_perm_w</a>
<a name="729"><span class="lineNum">     729 </span>                :            :            : _entries_io_r_resp_0_bits_perm_0_w) | readResult_0_4_0_x)</a>
<a name="730"><span class="lineNum">     730 </span>                :            :     &amp; readResult_0_4_0_v &amp; ~readResult_0_4_0_pf &amp; ~readResult_0_4_0_af;</a>
<a name="731"><span class="lineNum">     731 </span>                :<span class="lineCov">          6 :   wire             s1_valid = _portTranslateEnable_T &amp; ~onlyS2;</span></a>
<a name="732"><span class="lineNum">     732 </span>                :<span class="lineCov">          4 :   wire             s2_valid = _portTranslateEnable_T &amp; _s2_valid_T;</span></a>
<a name="733"><span class="lineNum">     733 </span>                :<span class="lineNoCov">          0 :   wire             io_requestor_0_resp_bits_excp_0_pf_instr_0 =</span></a>
<a name="734"><span class="lineNum">     734 </span>                :            :     (_instrPf_T | ~readResult_0_4_0_a) &amp; s1_valid &amp; ~af_3 &amp; ~isFakePte &amp; ~isNonLeaf;</a>
<a name="735"><span class="lineNum">     735 </span>                :<span class="lineCov">          1 :   wire             io_requestor_0_resp_bits_excp_0_gpf_instr_0 =</span></a>
<a name="736"><span class="lineNum">     736 </span>                :            :     (~(readResult_p_hit_last_REG</a>
<a name="737"><span class="lineNum">     737 </span>                :            :          ? readResult_p_g_perm_x</a>
<a name="738"><span class="lineNum">     738 </span>                :            :          : _entries_io_r_resp_0_bits_g_perm_0_x)</a>
<a name="739"><span class="lineNum">     739 </span>                :            :      | (readResult_p_hit_last_REG</a>
<a name="740"><span class="lineNum">     740 </span>                :            :           ? readResult_p_g_perm_pf</a>
<a name="741"><span class="lineNum">     741 </span>                :            :           : _entries_io_r_resp_0_bits_g_perm_0_pf)</a>
<a name="742"><span class="lineNum">     742 </span>                :            :      | ~(readResult_p_hit_last_REG</a>
<a name="743"><span class="lineNum">     743 </span>                :            :            ? readResult_p_g_perm_a</a>
<a name="744"><span class="lineNum">     744 </span>                :            :            : _entries_io_r_resp_0_bits_g_perm_0_a)) &amp; s2_valid &amp; ~af_3</a>
<a name="745"><span class="lineNum">     745 </span>                :            :     &amp; ~((_instrPf_T | ~readResult_0_4_0_a) &amp; s1_valid &amp; ~af_3 &amp; ~isFakePte &amp; ~isNonLeaf);</a>
<a name="746"><span class="lineNum">     746 </span>                :<span class="lineCov">          6 :   wire             io_requestor_0_resp_bits_excp_0_af_instr_0 =</span></a>
<a name="747"><span class="lineNum">     747 </span>                :            :     af_3 &amp; (s1_valid | s2_valid);</a>
<a name="748"><span class="lineNum">     748 </span>                :            :   assign hasGpf_0 = hit_read_0 &amp; io_requestor_0_resp_bits_excp_0_gpf_instr_0;</a>
<a name="749"><span class="lineNum">     749 </span>                :            :   wire [3:0][1:0]  _GEN_20 =</a>
<a name="750"><span class="lineNum">     750 </span>                :            :     {{(|readResult_1_6_0) ? readResult_1_6_0 : readResult_1_7_0},</a>
<a name="751"><span class="lineNum">     751 </span>                :            :      {readResult_1_7_0},</a>
<a name="752"><span class="lineNum">     752 </span>                :            :      {readResult_1_6_0},</a>
<a name="753"><span class="lineNum">     753 </span>                :            :      {readResult_1_6_0}};</a>
<a name="754"><span class="lineNum">     754 </span>                :            :   wire             _s2_valid_T_1 = onlyS2_1 | (&amp;req_out_s2xlate_1);</a>
<a name="755"><span class="lineNum">     755 </span>                :<span class="lineCov">          5 :   wire             af_4 =</span></a>
<a name="756"><span class="lineNum">     756 </span>                :            :     ~onlyS2_1 &amp; readResult_1_4_0_af | _s2_valid_T_1</a>
<a name="757"><span class="lineNum">     757 </span>                :            :     &amp; (readResult_p_hit_last_REG_1</a>
<a name="758"><span class="lineNum">     758 </span>                :            :          ? readResult_p_g_perm_1_af</a>
<a name="759"><span class="lineNum">     759 </span>                :            :          : _entries_io_r_resp_1_bits_g_perm_0_af);</a>
<a name="760"><span class="lineNum">     760 </span>                :            :   wire             _instrPf_T_1 =</a>
<a name="761"><span class="lineNum">     761 </span>                :            :     ~(~(~(|io_csr_priv_imode) &amp; ~readResult_1_4_0_u | io_csr_priv_imode == 2'h1</a>
<a name="762"><span class="lineNum">     762 </span>                :            :         &amp; readResult_1_4_0_u) &amp; readResult_1_4_0_x) | readResult_1_4_0_pf;</a>
<a name="763"><span class="lineNum">     763 </span>                :<span class="lineCov">          6 :   wire             isFakePte_1 =</span></a>
<a name="764"><span class="lineNum">     764 </span>                :            :     ~readResult_1_4_0_v &amp; ~readResult_1_4_0_pf &amp; ~readResult_1_4_0_af &amp; ~onlyS2_1;</a>
<a name="765"><span class="lineNum">     765 </span>                :<span class="lineCov">          1 :   wire             isNonLeaf_1 =</span></a>
<a name="766"><span class="lineNum">     766 </span>                :            :     ~((readResult_p_hit_last_REG_1</a>
<a name="767"><span class="lineNum">     767 </span>                :            :          ? readResult_p_perm_1_r</a>
<a name="768"><span class="lineNum">     768 </span>                :            :          : _entries_io_r_resp_1_bits_perm_0_r)</a>
<a name="769"><span class="lineNum">     769 </span>                :            :       | (readResult_p_hit_last_REG_1</a>
<a name="770"><span class="lineNum">     770 </span>                :            :            ? readResult_p_perm_1_w</a>
<a name="771"><span class="lineNum">     771 </span>                :            :            : _entries_io_r_resp_1_bits_perm_0_w) | readResult_1_4_0_x)</a>
<a name="772"><span class="lineNum">     772 </span>                :            :     &amp; readResult_1_4_0_v &amp; ~readResult_1_4_0_pf &amp; ~readResult_1_4_0_af;</a>
<a name="773"><span class="lineNum">     773 </span>                :<span class="lineCov">          5 :   wire             s1_valid_1 = _portTranslateEnable_T_2 &amp; ~onlyS2_1;</span></a>
<a name="774"><span class="lineNum">     774 </span>                :<span class="lineCov">          3 :   wire             s2_valid_1 = _portTranslateEnable_T_2 &amp; _s2_valid_T_1;</span></a>
<a name="775"><span class="lineNum">     775 </span>                :<span class="lineCov">          1 :   wire             io_requestor_1_resp_bits_excp_0_pf_instr_0 =</span></a>
<a name="776"><span class="lineNum">     776 </span>                :            :     (_instrPf_T_1 | ~readResult_1_4_0_a) &amp; s1_valid_1 &amp; ~af_4 &amp; ~isFakePte_1</a>
<a name="777"><span class="lineNum">     777 </span>                :            :     &amp; ~isNonLeaf_1;</a>
<a name="778"><span class="lineNum">     778 </span>                :<span class="lineCov">          5 :   wire             io_requestor_1_resp_bits_excp_0_gpf_instr_0 =</span></a>
<a name="779"><span class="lineNum">     779 </span>                :            :     (~(readResult_p_hit_last_REG_1</a>
<a name="780"><span class="lineNum">     780 </span>                :            :          ? readResult_p_g_perm_1_x</a>
<a name="781"><span class="lineNum">     781 </span>                :            :          : _entries_io_r_resp_1_bits_g_perm_0_x)</a>
<a name="782"><span class="lineNum">     782 </span>                :            :      | (readResult_p_hit_last_REG_1</a>
<a name="783"><span class="lineNum">     783 </span>                :            :           ? readResult_p_g_perm_1_pf</a>
<a name="784"><span class="lineNum">     784 </span>                :            :           : _entries_io_r_resp_1_bits_g_perm_0_pf)</a>
<a name="785"><span class="lineNum">     785 </span>                :            :      | ~(readResult_p_hit_last_REG_1</a>
<a name="786"><span class="lineNum">     786 </span>                :            :            ? readResult_p_g_perm_1_a</a>
<a name="787"><span class="lineNum">     787 </span>                :            :            : _entries_io_r_resp_1_bits_g_perm_0_a)) &amp; s2_valid_1 &amp; ~af_4</a>
<a name="788"><span class="lineNum">     788 </span>                :            :     &amp; ~((_instrPf_T_1 | ~readResult_1_4_0_a) &amp; s1_valid_1 &amp; ~af_4 &amp; ~isFakePte_1</a>
<a name="789"><span class="lineNum">     789 </span>                :            :         &amp; ~isNonLeaf_1);</a>
<a name="790"><span class="lineNum">     790 </span>                :<span class="lineCov">          1 :   wire             io_requestor_1_resp_bits_excp_0_af_instr_0 =</span></a>
<a name="791"><span class="lineNum">     791 </span>                :            :     af_4 &amp; (s1_valid_1 | s2_valid_1);</a>
<a name="792"><span class="lineNum">     792 </span>                :            :   assign hasGpf_1 = hit_read_1 &amp; io_requestor_1_resp_bits_excp_0_gpf_instr_0;</a>
<a name="793"><span class="lineNum">     793 </span>                :            :   wire [3:0][1:0]  _GEN_21 =</a>
<a name="794"><span class="lineNum">     794 </span>                :            :     {{(|readResult_2_6_0) ? readResult_2_6_0 : readResult_2_7_0},</a>
<a name="795"><span class="lineNum">     795 </span>                :            :      {readResult_2_7_0},</a>
<a name="796"><span class="lineNum">     796 </span>                :            :      {readResult_2_6_0},</a>
<a name="797"><span class="lineNum">     797 </span>                :            :      {readResult_2_6_0}};</a>
<a name="798"><span class="lineNum">     798 </span>                :            :   wire             _s2_valid_T_2 = onlyS2_2 | (&amp;req_out_s2xlate_2);</a>
<a name="799"><span class="lineNum">     799 </span>                :<span class="lineCov">          3 :   wire             af_5 =</span></a>
<a name="800"><span class="lineNum">     800 </span>                :            :     ~onlyS2_2 &amp; readResult_2_4_0_af | _s2_valid_T_2</a>
<a name="801"><span class="lineNum">     801 </span>                :            :     &amp; (readResult_p_hit_last_REG_2</a>
<a name="802"><span class="lineNum">     802 </span>                :            :          ? readResult_p_g_perm_2_af</a>
<a name="803"><span class="lineNum">     803 </span>                :            :          : _entries_io_r_resp_2_bits_g_perm_0_af);</a>
<a name="804"><span class="lineNum">     804 </span>                :            :   wire             _modeCheck_T_30 = io_csr_priv_imode == 2'h1;</a>
<a name="805"><span class="lineNum">     805 </span>                :            :   wire             _instrPf_T_2 =</a>
<a name="806"><span class="lineNum">     806 </span>                :            :     ~(~(~(|io_csr_priv_imode) &amp; ~readResult_2_4_0_u | _modeCheck_T_30</a>
<a name="807"><span class="lineNum">     807 </span>                :            :         &amp; readResult_2_4_0_u) &amp; readResult_2_4_0_x) | readResult_2_4_0_pf;</a>
<a name="808"><span class="lineNum">     808 </span>                :<span class="lineCov">          5 :   wire             isFakePte_2 =</span></a>
<a name="809"><span class="lineNum">     809 </span>                :            :     ~readResult_2_4_0_v &amp; ~readResult_2_4_0_pf &amp; ~readResult_2_4_0_af &amp; ~onlyS2_2;</a>
<a name="810"><span class="lineNum">     810 </span>                :<span class="lineCov">          2 :   wire             isNonLeaf_2 =</span></a>
<a name="811"><span class="lineNum">     811 </span>                :            :     ~((readResult_p_hit_last_REG_2</a>
<a name="812"><span class="lineNum">     812 </span>                :            :          ? readResult_p_perm_2_r</a>
<a name="813"><span class="lineNum">     813 </span>                :            :          : _entries_io_r_resp_2_bits_perm_0_r)</a>
<a name="814"><span class="lineNum">     814 </span>                :            :       | (readResult_p_hit_last_REG_2</a>
<a name="815"><span class="lineNum">     815 </span>                :            :            ? readResult_p_perm_2_w</a>
<a name="816"><span class="lineNum">     816 </span>                :            :            : _entries_io_r_resp_2_bits_perm_0_w) | readResult_2_4_0_x)</a>
<a name="817"><span class="lineNum">     817 </span>                :            :     &amp; readResult_2_4_0_v &amp; ~readResult_2_4_0_pf &amp; ~readResult_2_4_0_af;</a>
<a name="818"><span class="lineNum">     818 </span>                :<span class="lineCov">          3 :   wire             s1_valid_2 = _portTranslateEnable_T_4 &amp; ~onlyS2_2;</span></a>
<a name="819"><span class="lineNum">     819 </span>                :<span class="lineCov">          2 :   wire             s2_valid_2 = _portTranslateEnable_T_4 &amp; _s2_valid_T_2;</span></a>
<a name="820"><span class="lineNum">     820 </span>                :            :   assign hasGpf_2 = hit_read_2 &amp; io_requestor_2_resp_bits_excp_0_gpf_instr_0;</a>
<a name="821"><span class="lineNum">     821 </span>                :<span class="lineCov">          5 :   wire [1:0]       req_s2xlate =</span></a>
<a name="822"><span class="lineNum">     822 </span>                :            :     virt_out_0</a>
<a name="823"><span class="lineNum">     823 </span>                :            :       ? ((|io_csr_vsatp_mode) &amp; (|io_csr_hgatp_mode)</a>
<a name="824"><span class="lineNum">     824 </span>                :            :            ? 2'h3</a>
<a name="825"><span class="lineNum">     825 </span>                :            :            : _miss_req_s2xlate_T_5 ? 2'h2 : {1'h0, _miss_req_s2xlate_T_6 | hasGpf_0})</a>
<a name="826"><span class="lineNum">     826 </span>                :            :       : 2'h0;</a>
<a name="827"><span class="lineNum">     827 </span>                :<span class="lineCov">         37 :   wire             ptw_just_back_noS2_hit_tag_match_1 =</span></a>
<a name="828"><span class="lineNum">     828 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[14:6] == req_out_0_vaddr[29:21];</a>
<a name="829"><span class="lineNum">     829 </span>                :<span class="lineCov">         55 :   wire             ptw_just_back_noS2_hit_tag_match_2 =</span></a>
<a name="830"><span class="lineNum">     830 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[23:15] == req_out_0_vaddr[38:30];</a>
<a name="831"><span class="lineNum">     831 </span>                :<span class="lineCov">          7 :   wire             ptw_just_back_noS2_hit_tag_match_3 =</span></a>
<a name="832"><span class="lineNum">     832 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[34:24] == req_out_0_vaddr[49:39];</a>
<a name="833"><span class="lineNum">     833 </span>                :            :   wire             _ptw_just_back_noS2_hit_level_match_T_3 =</a>
<a name="834"><span class="lineNum">     834 </span>                :            :     ptw_just_back_noS2_hit_tag_match_3 &amp; ptw_just_back_noS2_hit_tag_match_2;</a>
<a name="835"><span class="lineNum">     835 </span>                :<span class="lineCov">         37 :   wire             ptw_just_back_onlyS2_hit_tag_match_1 =</span></a>
<a name="836"><span class="lineNum">     836 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[17:9] == req_out_0_vaddr[29:21];</a>
<a name="837"><span class="lineNum">     837 </span>                :<span class="lineCov">         55 :   wire             ptw_just_back_onlyS2_hit_tag_match_2 =</span></a>
<a name="838"><span class="lineNum">     838 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[26:18] == req_out_0_vaddr[38:30];</a>
<a name="839"><span class="lineNum">     839 </span>                :<span class="lineCov">          7 :   wire             ptw_just_back_onlyS2_hit_tag_match_3 =</span></a>
<a name="840"><span class="lineNum">     840 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[37:27] == req_out_0_vaddr[49:39];</a>
<a name="841"><span class="lineNum">     841 </span>                :            :   wire             _ptw_just_back_onlyS2_hit_level_match_T_3 =</a>
<a name="842"><span class="lineNum">     842 </span>                :            :     ptw_just_back_onlyS2_hit_tag_match_3 &amp; ptw_just_back_onlyS2_hit_tag_match_2;</a>
<a name="843"><span class="lineNum">     843 </span>                :<span class="lineCov">          4 :   wire [1:0]       ptw_just_back_level =</span></a>
<a name="844"><span class="lineNum">     844 </span>                :            :     _GEN_3 ? io_ptw_resp_bits_s1_entry_level : io_ptw_resp_bits_s2_entry_level;</a>
<a name="845"><span class="lineNum">     845 </span>                :<span class="lineCov">         37 :   wire             ptw_just_back_tag_match_1 =</span></a>
<a name="846"><span class="lineNum">     846 </span>                :            :     req_out_0_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];</a>
<a name="847"><span class="lineNum">     847 </span>                :<span class="lineCov">         55 :   wire             ptw_just_back_tag_match_2 =</span></a>
<a name="848"><span class="lineNum">     848 </span>                :            :     req_out_0_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];</a>
<a name="849"><span class="lineNum">     849 </span>                :<span class="lineCov">          7 :   wire             ptw_just_back_tag_match_3 =</span></a>
<a name="850"><span class="lineNum">     850 </span>                :            :     req_out_0_vaddr[49:39] == io_ptw_resp_bits_s1_entry_tag[34:24];</a>
<a name="851"><span class="lineNum">     851 </span>                :            :   wire             _ptw_just_back_level_match_T_3 =</a>
<a name="852"><span class="lineNum">     852 </span>                :            :     ptw_just_back_tag_match_3 &amp; ptw_just_back_tag_match_2;</a>
<a name="853"><span class="lineNum">     853 </span>                :<span class="lineCov">          1 :   reg  [1:0]       ptw_resp_bits_reg_s2xlate;</span></a>
<a name="854"><span class="lineNum">     854 </span>                :<span class="lineCov">          3 :   reg  [34:0]      ptw_resp_bits_reg_s1_entry_tag;</span></a>
<a name="855"><span class="lineNum">     855 </span>                :<span class="lineCov">          3 :   reg  [15:0]      ptw_resp_bits_reg_s1_entry_asid;</span></a>
<a name="856"><span class="lineNum">     856 </span>                :<span class="lineCov">          3 :   reg  [13:0]      ptw_resp_bits_reg_s1_entry_vmid;</span></a>
<a name="857"><span class="lineNum">     857 </span>                :<span class="lineCov">          3 :   reg  [1:0]       ptw_resp_bits_reg_s1_entry_level;</span></a>
<a name="858"><span class="lineNum">     858 </span>                :<span class="lineCov">          3 :   reg  [2:0]       ptw_resp_bits_reg_s1_addr_low;</span></a>
<a name="859"><span class="lineNum">     859 </span>                :<span class="lineCov">          3 :   reg              ptw_resp_bits_reg_s1_valididx_0;</span></a>
<a name="860"><span class="lineNum">     860 </span>                :<span class="lineCov">          1 :   reg              ptw_resp_bits_reg_s1_valididx_1;</span></a>
<a name="861"><span class="lineNum">     861 </span>                :<span class="lineCov">          1 :   reg              ptw_resp_bits_reg_s1_valididx_2;</span></a>
<a name="862"><span class="lineNum">     862 </span>                :<span class="lineCov">          2 :   reg              ptw_resp_bits_reg_s1_valididx_3;</span></a>
<a name="863"><span class="lineNum">     863 </span>                :<span class="lineCov">          1 :   reg              ptw_resp_bits_reg_s1_valididx_4;</span></a>
<a name="864"><span class="lineNum">     864 </span>                :<span class="lineCov">          1 :   reg              ptw_resp_bits_reg_s1_valididx_5;</span></a>
<a name="865"><span class="lineNum">     865 </span>                :<span class="lineCov">          3 :   reg              ptw_resp_bits_reg_s1_valididx_6;</span></a>
<a name="866"><span class="lineNum">     866 </span>                :<span class="lineCov">          1 :   reg              ptw_resp_bits_reg_s1_valididx_7;</span></a>
<a name="867"><span class="lineNum">     867 </span>                :<span class="lineCov">          3 :   reg  [37:0]      ptw_resp_bits_reg_s2_entry_tag;</span></a>
<a name="868"><span class="lineNum">     868 </span>                :<span class="lineCov">          3 :   reg  [13:0]      ptw_resp_bits_reg_s2_entry_vmid;</span></a>
<a name="869"><span class="lineNum">     869 </span>                :<span class="lineCov">          1 :   reg  [1:0]       ptw_resp_bits_reg_s2_entry_level;</span></a>
<a name="870"><span class="lineNum">     870 </span>                :<span class="lineCov">          1 :   reg              ptw_already_back_last_REG;</span></a>
<a name="871"><span class="lineNum">     871 </span>                :<span class="lineCov">         38 :   wire             ptw_already_back_noS2_hit_tag_match_1 =</span></a>
<a name="872"><span class="lineNum">     872 </span>                :            :     ptw_resp_bits_reg_s1_entry_tag[14:6] == req_out_0_vaddr[29:21];</a>
<a name="873"><span class="lineNum">     873 </span>                :<span class="lineCov">         47 :   wire             ptw_already_back_noS2_hit_tag_match_2 =</span></a>
<a name="874"><span class="lineNum">     874 </span>                :            :     ptw_resp_bits_reg_s1_entry_tag[23:15] == req_out_0_vaddr[38:30];</a>
<a name="875"><span class="lineNum">     875 </span>                :<span class="lineCov">          9 :   wire             ptw_already_back_noS2_hit_tag_match_3 =</span></a>
<a name="876"><span class="lineNum">     876 </span>                :            :     ptw_resp_bits_reg_s1_entry_tag[34:24] == req_out_0_vaddr[49:39];</a>
<a name="877"><span class="lineNum">     877 </span>                :            :   wire             _ptw_already_back_noS2_hit_level_match_T_3 =</a>
<a name="878"><span class="lineNum">     878 </span>                :            :     ptw_already_back_noS2_hit_tag_match_3 &amp; ptw_already_back_noS2_hit_tag_match_2;</a>
<a name="879"><span class="lineNum">     879 </span>                :            :   wire [7:0]       _GEN_22 =</a>
<a name="880"><span class="lineNum">     880 </span>                :            :     {{ptw_resp_bits_reg_s1_valididx_7},</a>
<a name="881"><span class="lineNum">     881 </span>                :            :      {ptw_resp_bits_reg_s1_valididx_6},</a>
<a name="882"><span class="lineNum">     882 </span>                :            :      {ptw_resp_bits_reg_s1_valididx_5},</a>
<a name="883"><span class="lineNum">     883 </span>                :            :      {ptw_resp_bits_reg_s1_valididx_4},</a>
<a name="884"><span class="lineNum">     884 </span>                :            :      {ptw_resp_bits_reg_s1_valididx_3},</a>
<a name="885"><span class="lineNum">     885 </span>                :            :      {ptw_resp_bits_reg_s1_valididx_2},</a>
<a name="886"><span class="lineNum">     886 </span>                :            :      {ptw_resp_bits_reg_s1_valididx_1},</a>
<a name="887"><span class="lineNum">     887 </span>                :            :      {ptw_resp_bits_reg_s1_valididx_0}};</a>
<a name="888"><span class="lineNum">     888 </span>                :<span class="lineCov">          2 :   wire             ptw_already_back_onlyS2_hit_vmid_hit =</span></a>
<a name="889"><span class="lineNum">     889 </span>                :            :     {2'h0, ptw_resp_bits_reg_s2_entry_vmid} == io_csr_hgatp_vmid;</a>
<a name="890"><span class="lineNum">     890 </span>                :<span class="lineCov">         35 :   wire             ptw_already_back_onlyS2_hit_tag_match_1 =</span></a>
<a name="891"><span class="lineNum">     891 </span>                :            :     ptw_resp_bits_reg_s2_entry_tag[17:9] == req_out_0_vaddr[29:21];</a>
<a name="892"><span class="lineNum">     892 </span>                :<span class="lineCov">         43 :   wire             ptw_already_back_onlyS2_hit_tag_match_2 =</span></a>
<a name="893"><span class="lineNum">     893 </span>                :            :     ptw_resp_bits_reg_s2_entry_tag[26:18] == req_out_0_vaddr[38:30];</a>
<a name="894"><span class="lineNum">     894 </span>                :<span class="lineCov">         14 :   wire             ptw_already_back_onlyS2_hit_tag_match_3 =</span></a>
<a name="895"><span class="lineNum">     895 </span>                :            :     ptw_resp_bits_reg_s2_entry_tag[37:27] == req_out_0_vaddr[49:39];</a>
<a name="896"><span class="lineNum">     896 </span>                :            :   wire             _ptw_already_back_onlyS2_hit_level_match_T_3 =</a>
<a name="897"><span class="lineNum">     897 </span>                :            :     ptw_already_back_onlyS2_hit_tag_match_3 &amp; ptw_already_back_onlyS2_hit_tag_match_2;</a>
<a name="898"><span class="lineNum">     898 </span>                :<span class="lineCov">          3 :   wire [1:0]       ptw_already_back_level =</span></a>
<a name="899"><span class="lineNum">     899 </span>                :            :     ptw_resp_bits_reg_s2xlate == 2'h1</a>
<a name="900"><span class="lineNum">     900 </span>                :            :     | ptw_resp_bits_reg_s1_entry_level &lt; ptw_resp_bits_reg_s2_entry_level</a>
<a name="901"><span class="lineNum">     901 </span>                :            :       ? ptw_resp_bits_reg_s1_entry_level</a>
<a name="902"><span class="lineNum">     902 </span>                :            :       : ptw_resp_bits_reg_s2_entry_level;</a>
<a name="903"><span class="lineNum">     903 </span>                :<span class="lineCov">         39 :   wire             ptw_already_back_tag_match_1 =</span></a>
<a name="904"><span class="lineNum">     904 </span>                :            :     req_out_0_vaddr[29:21] == ptw_resp_bits_reg_s1_entry_tag[14:6];</a>
<a name="905"><span class="lineNum">     905 </span>                :<span class="lineCov">         48 :   wire             ptw_already_back_tag_match_2 =</span></a>
<a name="906"><span class="lineNum">     906 </span>                :            :     req_out_0_vaddr[38:30] == ptw_resp_bits_reg_s1_entry_tag[23:15];</a>
<a name="907"><span class="lineNum">     907 </span>                :<span class="lineCov">          7 :   wire             ptw_already_back_tag_match_3 =</span></a>
<a name="908"><span class="lineNum">     908 </span>                :            :     req_out_0_vaddr[49:39] == ptw_resp_bits_reg_s1_entry_tag[34:24];</a>
<a name="909"><span class="lineNum">     909 </span>                :            :   wire             _ptw_already_back_level_match_T_3 =</a>
<a name="910"><span class="lineNum">     910 </span>                :            :     ptw_already_back_tag_match_3 &amp; ptw_already_back_tag_match_2;</a>
<a name="911"><span class="lineNum">     911 </span>                :<span class="lineCov">          4 :   wire [1:0]       req_s2xlate_1 =</span></a>
<a name="912"><span class="lineNum">     912 </span>                :            :     virt_out_1</a>
<a name="913"><span class="lineNum">     913 </span>                :            :       ? ((|io_csr_vsatp_mode) &amp; (|io_csr_hgatp_mode)</a>
<a name="914"><span class="lineNum">     914 </span>                :            :            ? 2'h3</a>
<a name="915"><span class="lineNum">     915 </span>                :            :            : _miss_req_s2xlate_T_5 ? 2'h2 : {1'h0, _miss_req_s2xlate_T_6 | hasGpf_1})</a>
<a name="916"><span class="lineNum">     916 </span>                :            :       : 2'h0;</a>
<a name="917"><span class="lineNum">     917 </span>                :<span class="lineCov">         41 :   wire             ptw_just_back_noS2_hit_tag_match_1_1 =</span></a>
<a name="918"><span class="lineNum">     918 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[14:6] == req_out_1_vaddr[29:21];</a>
<a name="919"><span class="lineNum">     919 </span>                :<span class="lineCov">         43 :   wire             ptw_just_back_noS2_hit_tag_match_1_2 =</span></a>
<a name="920"><span class="lineNum">     920 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[23:15] == req_out_1_vaddr[38:30];</a>
<a name="921"><span class="lineNum">     921 </span>                :<span class="lineCov">          8 :   wire             ptw_just_back_noS2_hit_tag_match_1_3 =</span></a>
<a name="922"><span class="lineNum">     922 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[34:24] == req_out_1_vaddr[49:39];</a>
<a name="923"><span class="lineNum">     923 </span>                :            :   wire             _ptw_just_back_noS2_hit_level_match_T_14 =</a>
<a name="924"><span class="lineNum">     924 </span>                :            :     ptw_just_back_noS2_hit_tag_match_1_3 &amp; ptw_just_back_noS2_hit_tag_match_1_2;</a>
<a name="925"><span class="lineNum">     925 </span>                :<span class="lineCov">         39 :   wire             ptw_just_back_onlyS2_hit_tag_match_1_1 =</span></a>
<a name="926"><span class="lineNum">     926 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[17:9] == req_out_1_vaddr[29:21];</a>
<a name="927"><span class="lineNum">     927 </span>                :<span class="lineCov">         41 :   wire             ptw_just_back_onlyS2_hit_tag_match_1_2 =</span></a>
<a name="928"><span class="lineNum">     928 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[26:18] == req_out_1_vaddr[38:30];</a>
<a name="929"><span class="lineNum">     929 </span>                :<span class="lineCov">          7 :   wire             ptw_just_back_onlyS2_hit_tag_match_1_3 =</span></a>
<a name="930"><span class="lineNum">     930 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[37:27] == req_out_1_vaddr[49:39];</a>
<a name="931"><span class="lineNum">     931 </span>                :            :   wire             _ptw_just_back_onlyS2_hit_level_match_T_14 =</a>
<a name="932"><span class="lineNum">     932 </span>                :            :     ptw_just_back_onlyS2_hit_tag_match_1_3 &amp; ptw_just_back_onlyS2_hit_tag_match_1_2;</a>
<a name="933"><span class="lineNum">     933 </span>                :<span class="lineCov">          4 :   wire [1:0]       ptw_just_back_level_1 =</span></a>
<a name="934"><span class="lineNum">     934 </span>                :            :     _GEN_3 ? io_ptw_resp_bits_s1_entry_level : io_ptw_resp_bits_s2_entry_level;</a>
<a name="935"><span class="lineNum">     935 </span>                :<span class="lineCov">         41 :   wire             ptw_just_back_tag_match_1_1 =</span></a>
<a name="936"><span class="lineNum">     936 </span>                :            :     req_out_1_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];</a>
<a name="937"><span class="lineNum">     937 </span>                :<span class="lineCov">         41 :   wire             ptw_just_back_tag_match_1_2 =</span></a>
<a name="938"><span class="lineNum">     938 </span>                :            :     req_out_1_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];</a>
<a name="939"><span class="lineNum">     939 </span>                :<span class="lineCov">          8 :   wire             ptw_just_back_tag_match_1_3 =</span></a>
<a name="940"><span class="lineNum">     940 </span>                :            :     req_out_1_vaddr[49:39] == io_ptw_resp_bits_s1_entry_tag[34:24];</a>
<a name="941"><span class="lineNum">     941 </span>                :            :   wire             _ptw_just_back_level_match_T_14 =</a>
<a name="942"><span class="lineNum">     942 </span>                :            :     ptw_just_back_tag_match_1_3 &amp; ptw_just_back_tag_match_1_2;</a>
<a name="943"><span class="lineNum">     943 </span>                :<span class="lineCov">          2 :   reg  [1:0]       ptw_resp_bits_reg_1_s2xlate;</span></a>
<a name="944"><span class="lineNum">     944 </span>                :<span class="lineCov">          3 :   reg  [34:0]      ptw_resp_bits_reg_1_s1_entry_tag;</span></a>
<a name="945"><span class="lineNum">     945 </span>                :<span class="lineCov">          3 :   reg  [15:0]      ptw_resp_bits_reg_1_s1_entry_asid;</span></a>
<a name="946"><span class="lineNum">     946 </span>                :<span class="lineCov">          3 :   reg  [13:0]      ptw_resp_bits_reg_1_s1_entry_vmid;</span></a>
<a name="947"><span class="lineNum">     947 </span>                :<span class="lineCov">          2 :   reg  [1:0]       ptw_resp_bits_reg_1_s1_entry_level;</span></a>
<a name="948"><span class="lineNum">     948 </span>                :<span class="lineCov">          3 :   reg  [2:0]       ptw_resp_bits_reg_1_s1_addr_low;</span></a>
<a name="949"><span class="lineNum">     949 </span>                :<span class="lineCov">          1 :   reg              ptw_resp_bits_reg_1_s1_valididx_0;</span></a>
<a name="950"><span class="lineNum">     950 </span>                :<span class="lineNoCov">          0 :   reg              ptw_resp_bits_reg_1_s1_valididx_1;</span></a>
<a name="951"><span class="lineNum">     951 </span>                :<span class="lineCov">          2 :   reg              ptw_resp_bits_reg_1_s1_valididx_2;</span></a>
<a name="952"><span class="lineNum">     952 </span>                :<span class="lineCov">          2 :   reg              ptw_resp_bits_reg_1_s1_valididx_3;</span></a>
<a name="953"><span class="lineNum">     953 </span>                :<span class="lineCov">          2 :   reg              ptw_resp_bits_reg_1_s1_valididx_4;</span></a>
<a name="954"><span class="lineNum">     954 </span>                :<span class="lineCov">          1 :   reg              ptw_resp_bits_reg_1_s1_valididx_5;</span></a>
<a name="955"><span class="lineNum">     955 </span>                :<span class="lineCov">          2 :   reg              ptw_resp_bits_reg_1_s1_valididx_6;</span></a>
<a name="956"><span class="lineNum">     956 </span>                :<span class="lineCov">          1 :   reg              ptw_resp_bits_reg_1_s1_valididx_7;</span></a>
<a name="957"><span class="lineNum">     957 </span>                :<span class="lineCov">          3 :   reg  [37:0]      ptw_resp_bits_reg_1_s2_entry_tag;</span></a>
<a name="958"><span class="lineNum">     958 </span>                :<span class="lineCov">          3 :   reg  [13:0]      ptw_resp_bits_reg_1_s2_entry_vmid;</span></a>
<a name="959"><span class="lineNum">     959 </span>                :<span class="lineCov">          2 :   reg  [1:0]       ptw_resp_bits_reg_1_s2_entry_level;</span></a>
<a name="960"><span class="lineNum">     960 </span>                :<span class="lineCov">          1 :   reg              ptw_already_back_last_REG_1;</span></a>
<a name="961"><span class="lineNum">     961 </span>                :<span class="lineCov">         56 :   wire             ptw_already_back_noS2_hit_tag_match_1_1 =</span></a>
<a name="962"><span class="lineNum">     962 </span>                :            :     ptw_resp_bits_reg_1_s1_entry_tag[14:6] == req_out_1_vaddr[29:21];</a>
<a name="963"><span class="lineNum">     963 </span>                :<span class="lineCov">         46 :   wire             ptw_already_back_noS2_hit_tag_match_1_2 =</span></a>
<a name="964"><span class="lineNum">     964 </span>                :            :     ptw_resp_bits_reg_1_s1_entry_tag[23:15] == req_out_1_vaddr[38:30];</a>
<a name="965"><span class="lineNum">     965 </span>                :<span class="lineCov">         13 :   wire             ptw_already_back_noS2_hit_tag_match_1_3 =</span></a>
<a name="966"><span class="lineNum">     966 </span>                :            :     ptw_resp_bits_reg_1_s1_entry_tag[34:24] == req_out_1_vaddr[49:39];</a>
<a name="967"><span class="lineNum">     967 </span>                :            :   wire             _ptw_already_back_noS2_hit_level_match_T_14 =</a>
<a name="968"><span class="lineNum">     968 </span>                :            :     ptw_already_back_noS2_hit_tag_match_1_3 &amp; ptw_already_back_noS2_hit_tag_match_1_2;</a>
<a name="969"><span class="lineNum">     969 </span>                :            :   wire [7:0]       _GEN_23 =</a>
<a name="970"><span class="lineNum">     970 </span>                :            :     {{ptw_resp_bits_reg_1_s1_valididx_7},</a>
<a name="971"><span class="lineNum">     971 </span>                :            :      {ptw_resp_bits_reg_1_s1_valididx_6},</a>
<a name="972"><span class="lineNum">     972 </span>                :            :      {ptw_resp_bits_reg_1_s1_valididx_5},</a>
<a name="973"><span class="lineNum">     973 </span>                :            :      {ptw_resp_bits_reg_1_s1_valididx_4},</a>
<a name="974"><span class="lineNum">     974 </span>                :            :      {ptw_resp_bits_reg_1_s1_valididx_3},</a>
<a name="975"><span class="lineNum">     975 </span>                :            :      {ptw_resp_bits_reg_1_s1_valididx_2},</a>
<a name="976"><span class="lineNum">     976 </span>                :            :      {ptw_resp_bits_reg_1_s1_valididx_1},</a>
<a name="977"><span class="lineNum">     977 </span>                :            :      {ptw_resp_bits_reg_1_s1_valididx_0}};</a>
<a name="978"><span class="lineNum">     978 </span>                :<span class="lineCov">          1 :   wire             ptw_already_back_onlyS2_hit_vmid_hit_1 =</span></a>
<a name="979"><span class="lineNum">     979 </span>                :            :     {2'h0, ptw_resp_bits_reg_1_s2_entry_vmid} == io_csr_hgatp_vmid;</a>
<a name="980"><span class="lineNum">     980 </span>                :<span class="lineCov">         28 :   wire             ptw_already_back_onlyS2_hit_tag_match_1_1 =</span></a>
<a name="981"><span class="lineNum">     981 </span>                :            :     ptw_resp_bits_reg_1_s2_entry_tag[17:9] == req_out_1_vaddr[29:21];</a>
<a name="982"><span class="lineNum">     982 </span>                :<span class="lineCov">         42 :   wire             ptw_already_back_onlyS2_hit_tag_match_1_2 =</span></a>
<a name="983"><span class="lineNum">     983 </span>                :            :     ptw_resp_bits_reg_1_s2_entry_tag[26:18] == req_out_1_vaddr[38:30];</a>
<a name="984"><span class="lineNum">     984 </span>                :<span class="lineCov">          7 :   wire             ptw_already_back_onlyS2_hit_tag_match_1_3 =</span></a>
<a name="985"><span class="lineNum">     985 </span>                :            :     ptw_resp_bits_reg_1_s2_entry_tag[37:27] == req_out_1_vaddr[49:39];</a>
<a name="986"><span class="lineNum">     986 </span>                :            :   wire             _ptw_already_back_onlyS2_hit_level_match_T_14 =</a>
<a name="987"><span class="lineNum">     987 </span>                :            :     ptw_already_back_onlyS2_hit_tag_match_1_3 &amp; ptw_already_back_onlyS2_hit_tag_match_1_2;</a>
<a name="988"><span class="lineNum">     988 </span>                :<span class="lineCov">          2 :   wire [1:0]       ptw_already_back_level_1 =</span></a>
<a name="989"><span class="lineNum">     989 </span>                :            :     ptw_resp_bits_reg_1_s2xlate == 2'h1</a>
<a name="990"><span class="lineNum">     990 </span>                :            :     | ptw_resp_bits_reg_1_s1_entry_level &lt; ptw_resp_bits_reg_1_s2_entry_level</a>
<a name="991"><span class="lineNum">     991 </span>                :            :       ? ptw_resp_bits_reg_1_s1_entry_level</a>
<a name="992"><span class="lineNum">     992 </span>                :            :       : ptw_resp_bits_reg_1_s2_entry_level;</a>
<a name="993"><span class="lineNum">     993 </span>                :<span class="lineCov">         55 :   wire             ptw_already_back_tag_match_1_1 =</span></a>
<a name="994"><span class="lineNum">     994 </span>                :            :     req_out_1_vaddr[29:21] == ptw_resp_bits_reg_1_s1_entry_tag[14:6];</a>
<a name="995"><span class="lineNum">     995 </span>                :<span class="lineCov">         45 :   wire             ptw_already_back_tag_match_1_2 =</span></a>
<a name="996"><span class="lineNum">     996 </span>                :            :     req_out_1_vaddr[38:30] == ptw_resp_bits_reg_1_s1_entry_tag[23:15];</a>
<a name="997"><span class="lineNum">     997 </span>                :<span class="lineCov">         14 :   wire             ptw_already_back_tag_match_1_3 =</span></a>
<a name="998"><span class="lineNum">     998 </span>                :            :     req_out_1_vaddr[49:39] == ptw_resp_bits_reg_1_s1_entry_tag[34:24];</a>
<a name="999"><span class="lineNum">     999 </span>                :            :   wire             _ptw_already_back_level_match_T_14 =</a>
<a name="1000"><span class="lineNum">    1000 </span>                :            :     ptw_already_back_tag_match_1_3 &amp; ptw_already_back_tag_match_1_2;</a>
<a name="1001"><span class="lineNum">    1001 </span>                :            :   assign io_requestor_2_req_ready_0 = ~req_out_v_2 | _difftest_valid_T_31;</a>
<a name="1002"><span class="lineNum">    1002 </span>                :            :   wire             _miss_req_s2xlate_T_4 = (|io_csr_vsatp_mode) &amp; (|io_csr_hgatp_mode);</a>
<a name="1003"><span class="lineNum">    1003 </span>                :            :   wire [1:0]       _GEN_24 = {1'h0, _miss_req_s2xlate_T_6 | hasGpf_2};</a>
<a name="1004"><span class="lineNum">    1004 </span>                :            :   wire             _miss_req_v_T_4 = io_ptw_req_2_ready &amp; miss_req_v;</a>
<a name="1005"><span class="lineNum">    1005 </span>                :<span class="lineCov">          3 :   reg  [1:0]       miss_req_s2xlate_reg;</span></a>
<a name="1006"><span class="lineNum">    1006 </span>                :<span class="lineNoCov">          0 :   wire             hit_s1_tag_match_1 =</span></a>
<a name="1007"><span class="lineNum">    1007 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[14:6] == req_out_2_vaddr[29:21];</a>
<a name="1008"><span class="lineNum">    1008 </span>                :<span class="lineCov">          2 :   wire             hit_s1_tag_match_2 =</span></a>
<a name="1009"><span class="lineNum">    1009 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[23:15] == req_out_2_vaddr[38:30];</a>
<a name="1010"><span class="lineNum">    1010 </span>                :<span class="lineCov">          1 :   wire             hit_s1_tag_match_3 =</span></a>
<a name="1011"><span class="lineNum">    1011 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[34:24] == req_out_2_vaddr[49:39];</a>
<a name="1012"><span class="lineNum">    1012 </span>                :            :   wire             _hit_s1_level_match_T_3 = hit_s1_tag_match_3 &amp; hit_s1_tag_match_2;</a>
<a name="1013"><span class="lineNum">    1013 </span>                :<span class="lineCov">          1 :   wire             hit_s2_tag_match_1 =</span></a>
<a name="1014"><span class="lineNum">    1014 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[17:9] == req_out_2_vaddr[29:21];</a>
<a name="1015"><span class="lineNum">    1015 </span>                :<span class="lineCov">          1 :   wire             hit_s2_tag_match_2 =</span></a>
<a name="1016"><span class="lineNum">    1016 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[26:18] == req_out_2_vaddr[38:30];</a>
<a name="1017"><span class="lineNum">    1017 </span>                :<span class="lineCov">          1 :   wire             hit_s2_tag_match_3 =</span></a>
<a name="1018"><span class="lineNum">    1018 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[37:27] == req_out_2_vaddr[49:39];</a>
<a name="1019"><span class="lineNum">    1019 </span>                :            :   wire             _hit_s2_level_match_T_3 = hit_s2_tag_match_3 &amp; hit_s2_tag_match_2;</a>
<a name="1020"><span class="lineNum">    1020 </span>                :<span class="lineCov">          3 :   reg              new_coming_last_REG;</span></a>
<a name="1021"><span class="lineNum">    1021 </span>                :<span class="lineCov">          1 :   wire             miss_wire = new_coming_last_REG &amp; miss_read_2;</span></a>
<a name="1022"><span class="lineNum">    1022 </span>                :<span class="lineCov">          2 :   reg              miss_v_valid;</span></a>
<a name="1023"><span class="lineNum">    1023 </span>                :<span class="lineCov">          3 :   wire             miss_v = miss_v_valid | miss_wire;</span></a>
<a name="1024"><span class="lineNum">    1024 </span>                :            :   wire             _miss_req_v_T_3 =</a>
<a name="1025"><span class="lineNum">    1025 </span>                :            :     miss_wire | miss_v &amp; _flush_mmu_delay_io_out &amp; ~_mmu_flush_pipe_delay_io_out;</a>
<a name="1026"><span class="lineNum">    1026 </span>                :<span class="lineNoCov">          0 :   reg              miss_req_v_valid;</span></a>
<a name="1027"><span class="lineNum">    1027 </span>                :            :   assign miss_req_v = miss_req_v_valid | _miss_req_v_T_3;</a>
<a name="1028"><span class="lineNum">    1028 </span>                :            :   wire             _GEN_25 =</a>
<a name="1029"><span class="lineNum">    1029 </span>                :            :     io_ptw_resp_valid</a>
<a name="1030"><span class="lineNum">    1030 </span>                :            :     &amp; (miss_req_s2xlate_reg == 2'h2</a>
<a name="1031"><span class="lineNum">    1031 </span>                :            :          ? hit_s2_vmid_hit</a>
<a name="1032"><span class="lineNum">    1032 </span>                :            :            &amp; (_s2_paddr_T_20</a>
<a name="1033"><span class="lineNum">    1033 </span>                :            :                 ? _hit_s2_level_match_T_3 &amp; hit_s2_tag_match_1</a>
<a name="1034"><span class="lineNum">    1034 </span>                :            :                   &amp; io_ptw_resp_bits_s2_entry_tag[8:0] == req_out_2_vaddr[20:12]</a>
<a name="1035"><span class="lineNum">    1035 </span>                :            :                 : _s2_paddr_T_18</a>
<a name="1036"><span class="lineNum">    1036 </span>                :            :                     ? _hit_s2_level_match_T_3 &amp; hit_s2_tag_match_1</a>
<a name="1037"><span class="lineNum">    1037 </span>                :            :                     : (_GEN_2 | hit_s2_tag_match_2) &amp; hit_s2_tag_match_3)</a>
<a name="1038"><span class="lineNum">    1038 </span>                :            :          : io_ptw_resp_bits_s1_entry_asid == ((|miss_req_s2xlate_reg)</a>
<a name="1039"><span class="lineNum">    1039 </span>                :            :                                                 ? io_csr_vsatp_asid</a>
<a name="1040"><span class="lineNum">    1040 </span>                :            :                                                 : io_csr_satp_asid)</a>
<a name="1041"><span class="lineNum">    1041 </span>                :            :            &amp; (~(|miss_req_s2xlate_reg) | _hit_s1_vmid_hit_T)</a>
<a name="1042"><span class="lineNum">    1042 </span>                :            :            &amp; (_s1_paddr_T_22</a>
<a name="1043"><span class="lineNum">    1043 </span>                :            :                 ? _hit_s1_level_match_T_3 &amp; hit_s1_tag_match_1</a>
<a name="1044"><span class="lineNum">    1044 </span>                :            :                   &amp; io_ptw_resp_bits_s1_entry_tag[5:0] == req_out_2_vaddr[20:15]</a>
<a name="1045"><span class="lineNum">    1045 </span>                :            :                 : _s1_paddr_T_20</a>
<a name="1046"><span class="lineNum">    1046 </span>                :            :                     ? _hit_s1_level_match_T_3 &amp; hit_s1_tag_match_1</a>
<a name="1047"><span class="lineNum">    1047 </span>                :            :                     : (_GEN_0 | hit_s1_tag_match_2) &amp; hit_s1_tag_match_3)</a>
<a name="1048"><span class="lineNum">    1048 </span>                :            :            &amp; _GEN_1[req_out_2_vaddr[14:12]])</a>
<a name="1049"><span class="lineNum">    1049 </span>                :            :     &amp; miss_req_s2xlate_reg == io_ptw_resp_bits_s2xlate &amp; req_out_v_2</a>
<a name="1050"><span class="lineNum">    1050 </span>                :            :     &amp; _portTranslateEnable_T_4;</a>
<a name="1051"><span class="lineNum">    1051 </span>                :            :   wire [3:0][43:0] _GEN_26 =</a>
<a name="1052"><span class="lineNum">    1052 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_ppn[40:24], req_out_2_vaddr[38:12]}},</a>
<a name="1053"><span class="lineNum">    1053 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:15], req_out_2_vaddr[29:12]}},</a>
<a name="1054"><span class="lineNum">    1054 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:6], req_out_2_vaddr[20:12]}},</a>
<a name="1055"><span class="lineNum">    1055 </span>                :            :      {io_ptw_resp_bits_s1_entry_n</a>
<a name="1056"><span class="lineNum">    1056 </span>                :            :         ? {io_ptw_resp_bits_s1_entry_ppn[40:1], req_out_2_vaddr[15:12]}</a>
<a name="1057"><span class="lineNum">    1057 </span>                :            :         : {io_ptw_resp_bits_s1_entry_ppn, _GEN_4[req_out_2_vaddr[14:12]]}}};</a>
<a name="1058"><span class="lineNum">    1058 </span>                :            :   wire [3:0][37:0] _GEN_27 =</a>
<a name="1059"><span class="lineNum">    1059 </span>                :            :     {{{io_ptw_resp_bits_s2_entry_ppn[37:27], req_out_2_vaddr[38:12]}},</a>
<a name="1060"><span class="lineNum">    1060 </span>                :            :      {{io_ptw_resp_bits_s2_entry_ppn[37:18], req_out_2_vaddr[29:12]}},</a>
<a name="1061"><span class="lineNum">    1061 </span>                :            :      {{io_ptw_resp_bits_s2_entry_ppn[37:9], req_out_2_vaddr[20:12]}},</a>
<a name="1062"><span class="lineNum">    1062 </span>                :            :      {io_ptw_resp_bits_s2_entry_n</a>
<a name="1063"><span class="lineNum">    1063 </span>                :            :         ? {io_ptw_resp_bits_s2_entry_ppn[37:4], req_out_2_vaddr[15:12]}</a>
<a name="1064"><span class="lineNum">    1064 </span>                :            :         : io_ptw_resp_bits_s2_entry_ppn}};</a>
<a name="1065"><span class="lineNum">    1065 </span>                :<span class="lineCov">          7 :   wire [47:0]      io_requestor_2_resp_bits_paddr_0_0 =</span></a>
<a name="1066"><span class="lineNum">    1066 </span>                :            :     _GEN_25</a>
<a name="1067"><span class="lineNum">    1067 </span>                :            :       ? {(|io_ptw_resp_bits_s2xlate)</a>
<a name="1068"><span class="lineNum">    1068 </span>                :            :            ? _GEN_27[io_ptw_resp_bits_s2_entry_level][35:0]</a>
<a name="1069"><span class="lineNum">    1069 </span>                :            :            : _GEN_26[io_ptw_resp_bits_s1_entry_level][35:0],</a>
<a name="1070"><span class="lineNum">    1070 </span>                :            :          req_out_2_vaddr[11:0]}</a>
<a name="1071"><span class="lineNum">    1071 </span>                :            :       : _portTranslateEnable_T_4</a>
<a name="1072"><span class="lineNum">    1072 </span>                :            :           ? {readResult_p_hit_last_REG_2</a>
<a name="1073"><span class="lineNum">    1073 </span>                :            :                ? readResult_p_ppn_2[35:0]</a>
<a name="1074"><span class="lineNum">    1074 </span>                :            :                : _entries_io_r_resp_2_bits_ppn_0,</a>
<a name="1075"><span class="lineNum">    1075 </span>                :            :              req_out_2_vaddr[11:0]}</a>
<a name="1076"><span class="lineNum">    1076 </span>                :            :           : req_out_2_vaddr[47:0];</a>
<a name="1077"><span class="lineNum">    1077 </span>                :            :   wire             _s2_valid_T_3 = onlyS2_4 | (&amp;io_ptw_resp_bits_s2xlate);</a>
<a name="1078"><span class="lineNum">    1078 </span>                :<span class="lineCov">          4 :   wire             af_6 =</span></a>
<a name="1079"><span class="lineNum">    1079 </span>                :            :     ~onlyS2_4 &amp; io_ptw_resp_bits_s1_af | _s2_valid_T_3 &amp; io_ptw_resp_bits_s2_gaf;</a>
<a name="1080"><span class="lineNum">    1080 </span>                :            :   wire             _instrPf_T_3 =</a>
<a name="1081"><span class="lineNum">    1081 </span>                :            :     ~(~(~(|io_csr_priv_imode) &amp; ~io_ptw_resp_bits_s1_entry_perm_u | _modeCheck_T_30</a>
<a name="1082"><span class="lineNum">    1082 </span>                :            :         &amp; io_ptw_resp_bits_s1_entry_perm_u) &amp; io_ptw_resp_bits_s1_entry_perm_x)</a>
<a name="1083"><span class="lineNum">    1083 </span>                :            :     | io_ptw_resp_bits_s1_pf;</a>
<a name="1084"><span class="lineNum">    1084 </span>                :<span class="lineCov">          4 :   wire             isFakePte_3 =</span></a>
<a name="1085"><span class="lineNum">    1085 </span>                :            :     ~io_ptw_resp_bits_s1_entry_v &amp; ~io_ptw_resp_bits_s1_pf &amp; ~io_ptw_resp_bits_s1_af</a>
<a name="1086"><span class="lineNum">    1086 </span>                :            :     &amp; ~onlyS2_4;</a>
<a name="1087"><span class="lineNum">    1087 </span>                :<span class="lineCov">          2 :   wire             isNonLeaf_3 =</span></a>
<a name="1088"><span class="lineNum">    1088 </span>                :            :     ~(io_ptw_resp_bits_s1_entry_perm_r | io_ptw_resp_bits_s1_entry_perm_w</a>
<a name="1089"><span class="lineNum">    1089 </span>                :            :       | io_ptw_resp_bits_s1_entry_perm_x) &amp; io_ptw_resp_bits_s1_entry_v</a>
<a name="1090"><span class="lineNum">    1090 </span>                :            :     &amp; ~io_ptw_resp_bits_s1_pf &amp; ~io_ptw_resp_bits_s1_af;</a>
<a name="1091"><span class="lineNum">    1091 </span>                :<span class="lineCov">          2 :   wire             s1_valid_3 = _portTranslateEnable_T_4 &amp; ~onlyS2_4;</span></a>
<a name="1092"><span class="lineNum">    1092 </span>                :<span class="lineCov">          1 :   wire             s2_valid_3 = _portTranslateEnable_T_4 &amp; _s2_valid_T_3;</span></a>
<a name="1093"><span class="lineNum">    1093 </span>                :<span class="lineCov">          3 :   wire             io_requestor_2_resp_bits_miss_0 = ~_GEN_25 &amp; miss_read_2;</span></a>
<a name="1094"><span class="lineNum">    1094 </span>                :            :   assign io_requestor_2_resp_bits_excp_0_gpf_instr_0 =</a>
<a name="1095"><span class="lineNum">    1095 </span>                :            :     _GEN_25</a>
<a name="1096"><span class="lineNum">    1096 </span>                :            :       ? (~io_ptw_resp_bits_s2_entry_perm_x | io_ptw_resp_bits_s2_gpf</a>
<a name="1097"><span class="lineNum">    1097 </span>                :            :          | ~io_ptw_resp_bits_s2_entry_perm_a) &amp; s2_valid_3 &amp; ~af_6</a>
<a name="1098"><span class="lineNum">    1098 </span>                :            :         &amp; ~((_instrPf_T_3 | ~io_ptw_resp_bits_s1_entry_perm_a) &amp; s1_valid_3 &amp; ~af_6</a>
<a name="1099"><span class="lineNum">    1099 </span>                :            :             &amp; ~isFakePte_3 &amp; ~isNonLeaf_3)</a>
<a name="1100"><span class="lineNum">    1100 </span>                :            :       : (~(readResult_p_hit_last_REG_2</a>
<a name="1101"><span class="lineNum">    1101 </span>                :            :              ? readResult_p_g_perm_2_x</a>
<a name="1102"><span class="lineNum">    1102 </span>                :            :              : _entries_io_r_resp_2_bits_g_perm_0_x)</a>
<a name="1103"><span class="lineNum">    1103 </span>                :            :          | (readResult_p_hit_last_REG_2</a>
<a name="1104"><span class="lineNum">    1104 </span>                :            :               ? readResult_p_g_perm_2_pf</a>
<a name="1105"><span class="lineNum">    1105 </span>                :            :               : _entries_io_r_resp_2_bits_g_perm_0_pf)</a>
<a name="1106"><span class="lineNum">    1106 </span>                :            :          | ~(readResult_p_hit_last_REG_2</a>
<a name="1107"><span class="lineNum">    1107 </span>                :            :                ? readResult_p_g_perm_2_a</a>
<a name="1108"><span class="lineNum">    1108 </span>                :            :                : _entries_io_r_resp_2_bits_g_perm_0_a)) &amp; s2_valid_2 &amp; ~af_5</a>
<a name="1109"><span class="lineNum">    1109 </span>                :            :         &amp; ~((_instrPf_T_2 | ~readResult_2_4_0_a) &amp; s1_valid_2 &amp; ~af_5 &amp; ~isFakePte_2</a>
<a name="1110"><span class="lineNum">    1110 </span>                :            :             &amp; ~isNonLeaf_2);</a>
<a name="1111"><span class="lineNum">    1111 </span>                :<span class="lineCov">          2 :   wire             io_requestor_2_resp_bits_excp_0_af_instr_0 =</span></a>
<a name="1112"><span class="lineNum">    1112 </span>                :            :     _GEN_25 ? af_6 &amp; (s1_valid_3 | s2_valid_3) : af_5 &amp; (s1_valid_2 | s2_valid_2);</a>
<a name="1113"><span class="lineNum">    1113 </span>                :<span class="lineCov">          2 :   reg              REG_4;</span></a>
<a name="1114"><span class="lineNum">    1114 </span>                :<span class="lineCov">          1 :   reg              REG_5;</span></a>
<a name="1115"><span class="lineNum">    1115 </span>                :            :   `ifndef SYNTHESIS</a>
<a name="1116"><span class="lineNum">    1116 </span>                :<span class="lineCov">      80036 :     always @(posedge clock) begin</span></a>
<a name="1117"><span class="lineNum">    1117 </span>                :<span class="lineCov">      80036 :       if (~reset &amp; ~REG_4) begin</span></a>
<a name="1118"><span class="lineNum">    1118 </span>                :<span class="lineNoCov">          0 :         if (`ASSERT_VERBOSE_COND_)</span></a>
<a name="1119"><span class="lineNum">    1119 </span>                :<span class="lineNoCov">          0 :           $fwrite(32'h80000002, &quot;Assertion failed: when tlb resp valid, ready should be true, must\n    at TLB.scala:575 assert(RegNext(!resp(idx).valid || resp(idx).ready, true.B), \&quot;when tlb resp valid, ready should be true, must\&quot;)\n&quot;);</span></a>
<a name="1120"><span class="lineNum">    1120 </span>                :<span class="lineNoCov">          0 :         if (`STOP_COND_)</span></a>
<a name="1121"><span class="lineNum">    1121 </span>                :<span class="lineNoCov">          0 :           assert(1'b0);</span></a>
<a name="1122"><span class="lineNum">    1122 </span>                :            :       end</a>
<a name="1123"><span class="lineNum">    1123 </span>                :<span class="lineCov">      80036 :       if (~reset &amp; ~REG_5) begin</span></a>
<a name="1124"><span class="lineNum">    1124 </span>                :<span class="lineNoCov">          0 :         if (`ASSERT_VERBOSE_COND_)</span></a>
<a name="1125"><span class="lineNum">    1125 </span>                :<span class="lineNoCov">          0 :           $fwrite(32'h80000002, &quot;Assertion failed: when not req_out_v, should not set miss_v/miss_req_v\n    at TLB.scala:576 assert(RegNext(req_out_v(idx) || !(miss_v || miss_req_v), true.B), \&quot;when not req_out_v, should not set miss_v/miss_req_v\&quot;)\n&quot;);</span></a>
<a name="1126"><span class="lineNum">    1126 </span>                :<span class="lineNoCov">          0 :         if (`STOP_COND_)</span></a>
<a name="1127"><span class="lineNum">    1127 </span>                :<span class="lineNoCov">          0 :           assert(1'b0);</span></a>
<a name="1128"><span class="lineNum">    1128 </span>                :            :       end</a>
<a name="1129"><span class="lineNum">    1129 </span>                :            :     end // always @(posedge)</a>
<a name="1130"><span class="lineNum">    1130 </span>                :            :   `endif // not def SYNTHESIS</a>
<a name="1131"><span class="lineNum">    1131 </span>                :<span class="lineCov">          2 :   wire             io_requestor_2_resp_bits_excp_0_pf_st =</span></a>
<a name="1132"><span class="lineNum">    1132 </span>                :            :     req_out_v_2 &amp; io_flushPipe_2 &amp; _portTranslateEnable_T_4;</a>
<a name="1133"><span class="lineNum">    1133 </span>                :            :   assign io_requestor_2_resp_valid_0 =</a>
<a name="1134"><span class="lineNum">    1134 </span>                :            :     io_requestor_2_resp_bits_excp_0_pf_st | _GEN_25 | req_out_v_2</a>
<a name="1135"><span class="lineNum">    1135 </span>                :            :     &amp; ~(miss_v &amp; _portTranslateEnable_T_4);</a>
<a name="1136"><span class="lineNum">    1136 </span>                :<span class="lineCov">          2 :   wire             io_requestor_2_resp_bits_excp_0_pf_instr_0 =</span></a>
<a name="1137"><span class="lineNum">    1137 </span>                :            :     io_requestor_2_resp_bits_excp_0_pf_st</a>
<a name="1138"><span class="lineNum">    1138 </span>                :            :     | (_GEN_25</a>
<a name="1139"><span class="lineNum">    1139 </span>                :            :          ? (_instrPf_T_3 | ~io_ptw_resp_bits_s1_entry_perm_a) &amp; s1_valid_3 &amp; ~af_6</a>
<a name="1140"><span class="lineNum">    1140 </span>                :            :            &amp; ~isFakePte_3 &amp; ~isNonLeaf_3</a>
<a name="1141"><span class="lineNum">    1141 </span>                :            :          : (_instrPf_T_2 | ~readResult_2_4_0_a) &amp; s1_valid_2 &amp; ~af_5 &amp; ~isFakePte_2</a>
<a name="1142"><span class="lineNum">    1142 </span>                :            :            &amp; ~isNonLeaf_2);</a>
<a name="1143"><span class="lineNum">    1143 </span>                :<span class="lineCov">      10076 :   reg              result_ok_last_REG;</span></a>
<a name="1144"><span class="lineNum">    1144 </span>                :<span class="lineCov">      10002 :   reg              result_ok_last_REG_1;</span></a>
<a name="1145"><span class="lineNum">    1145 </span>                :<span class="lineCov">          2 :   reg              result_ok_last_REG_2;</span></a>
<a name="1146"><span class="lineNum">    1146 </span>                :            :   wire             _GEN_28 = result_ok_last_REG &amp; _portTranslateEnable_T;</a>
<a name="1147"><span class="lineNum">    1147 </span>                :            :   wire             _GEN_29 = _GEN_28 &amp; miss_read_0;</a>
<a name="1148"><span class="lineNum">    1148 </span>                :            :   wire             _GEN_30 = result_ok_last_REG_1 &amp; _portTranslateEnable_T_2;</a>
<a name="1149"><span class="lineNum">    1149 </span>                :            :   wire             _GEN_31 = _GEN_30 &amp; miss_read_1;</a>
<a name="1150"><span class="lineNum">    1150 </span>                :            :   wire             _GEN_32 = result_ok_last_REG_2 &amp; _portTranslateEnable_T_4;</a>
<a name="1151"><span class="lineNum">    1151 </span>                :            :   wire             _GEN_33 = result_ok_last_REG_2 &amp; miss_read_2;</a>
<a name="1152"><span class="lineNum">    1152 </span>                :            :   wire             _GEN_34 = io_ptw_resp_valid &amp; io_ptw_resp_bits_s1_pf;</a>
<a name="1153"><span class="lineNum">    1153 </span>                :<span class="lineCov">          4 :   wire [7:0]       difftest_coreid = {2'h0, io_hartId};</span></a>
<a name="1154"><span class="lineNum">    1154 </span>                :<span class="lineCov">      10080 :   reg              difftest_valid_REG;</span></a>
<a name="1155"><span class="lineNum">    1155 </span>                :<span class="lineCov">          2 :   wire             difftest_valid =</span></a>
<a name="1156"><span class="lineNum">    1156 </span>                :            :     difftest_valid_REG &amp; req_out_v_0 &amp; ~miss_read_0</a>
<a name="1157"><span class="lineNum">    1157 </span>                :            :     &amp; ~io_requestor_0_resp_bits_excp_0_pf_instr_0</a>
<a name="1158"><span class="lineNum">    1158 </span>                :            :     &amp; ~io_requestor_0_resp_bits_excp_0_af_instr_0</a>
<a name="1159"><span class="lineNum">    1159 </span>                :            :     &amp; ~io_requestor_0_resp_bits_excp_0_gpf_instr_0 &amp; _portTranslateEnable_T;</a>
<a name="1160"><span class="lineNum">    1160 </span>                :<span class="lineCov">       5127 :   reg  [37:0]      difftest_vpn_r;</span></a>
<a name="1161"><span class="lineNum">    1161 </span>                :<span class="lineCov">          5 :   reg              req_s2xlate_REG;</span></a>
<a name="1162"><span class="lineNum">    1162 </span>                :            :   wire             _req_s2xlate_T_53 = _vsatp_delay_io_out_mode == 4'h0;</a>
<a name="1163"><span class="lineNum">    1163 </span>                :            :   wire             _req_s2xlate_T_54 = _hgatp_delay_io_out_mode == 4'h0;</a>
<a name="1164"><span class="lineNum">    1164 </span>                :<span class="lineCov">      10006 :   reg              difftest_valid_REG_1;</span></a>
<a name="1165"><span class="lineNum">    1165 </span>                :<span class="lineCov">          1 :   wire             difftest_1_valid =</span></a>
<a name="1166"><span class="lineNum">    1166 </span>                :            :     difftest_valid_REG_1 &amp; req_out_v_1 &amp; ~miss_read_1</a>
<a name="1167"><span class="lineNum">    1167 </span>                :            :     &amp; ~io_requestor_1_resp_bits_excp_0_pf_instr_0</a>
<a name="1168"><span class="lineNum">    1168 </span>                :            :     &amp; ~io_requestor_1_resp_bits_excp_0_af_instr_0</a>
<a name="1169"><span class="lineNum">    1169 </span>                :            :     &amp; ~io_requestor_1_resp_bits_excp_0_gpf_instr_0 &amp; _portTranslateEnable_T_2;</a>
<a name="1170"><span class="lineNum">    1170 </span>                :<span class="lineCov">       5207 :   reg  [37:0]      difftest_vpn_r_1;</span></a>
<a name="1171"><span class="lineNum">    1171 </span>                :<span class="lineCov">          3 :   reg              req_s2xlate_REG_1;</span></a>
<a name="1172"><span class="lineNum">    1172 </span>                :<span class="lineCov">          5 :   reg              difftest_valid_REG_2;</span></a>
<a name="1173"><span class="lineNum">    1173 </span>                :<span class="lineCov">          2 :   wire             difftest_2_valid =</span></a>
<a name="1174"><span class="lineNum">    1174 </span>                :            :     difftest_valid_REG_2 &amp; _difftest_valid_T_31 &amp; ~io_requestor_2_resp_bits_miss_0</a>
<a name="1175"><span class="lineNum">    1175 </span>                :            :     &amp; ~(io_requestor_2_resp_bits_excp_0_pf_instr_0</a>
<a name="1176"><span class="lineNum">    1176 </span>                :            :         | io_requestor_2_resp_bits_excp_0_pf_st)</a>
<a name="1177"><span class="lineNum">    1177 </span>                :            :     &amp; ~io_requestor_2_resp_bits_excp_0_af_instr_0</a>
<a name="1178"><span class="lineNum">    1178 </span>                :            :     &amp; ~io_requestor_2_resp_bits_excp_0_gpf_instr_0 &amp; _portTranslateEnable_T_4;</a>
<a name="1179"><span class="lineNum">    1179 </span>                :<span class="lineCov">          5 :   reg  [37:0]      difftest_vpn_r_2;</span></a>
<a name="1180"><span class="lineNum">    1180 </span>                :<span class="lineCov">          6 :   reg              req_s2xlate_REG_2;</span></a>
<a name="1181"><span class="lineNum">    1181 </span>                :<span class="lineCov">         80 :   wire             readResult_resp_hit_noS2_hit_tag_match_1 =</span></a>
<a name="1182"><span class="lineNum">    1182 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[14:6] == io_requestor_0_req_bits_vaddr[29:21];</a>
<a name="1183"><span class="lineNum">    1183 </span>                :<span class="lineCov">         97 :   wire             readResult_resp_hit_noS2_hit_tag_match_2 =</span></a>
<a name="1184"><span class="lineNum">    1184 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[23:15] == io_requestor_0_req_bits_vaddr[38:30];</a>
<a name="1185"><span class="lineNum">    1185 </span>                :<span class="lineCov">         22 :   wire             readResult_resp_hit_noS2_hit_tag_match_3 =</span></a>
<a name="1186"><span class="lineNum">    1186 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[34:24] == io_requestor_0_req_bits_vaddr[49:39];</a>
<a name="1187"><span class="lineNum">    1187 </span>                :            :   wire             _readResult_resp_hit_noS2_hit_level_match_T_3 =</a>
<a name="1188"><span class="lineNum">    1188 </span>                :            :     readResult_resp_hit_noS2_hit_tag_match_3 &amp; readResult_resp_hit_noS2_hit_tag_match_2;</a>
<a name="1189"><span class="lineNum">    1189 </span>                :<span class="lineCov">         79 :   wire             readResult_resp_hit_onlyS2_hit_tag_match_1 =</span></a>
<a name="1190"><span class="lineNum">    1190 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[17:9] == io_requestor_0_req_bits_vaddr[29:21];</a>
<a name="1191"><span class="lineNum">    1191 </span>                :<span class="lineCov">         96 :   wire             readResult_resp_hit_onlyS2_hit_tag_match_2 =</span></a>
<a name="1192"><span class="lineNum">    1192 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[26:18] == io_requestor_0_req_bits_vaddr[38:30];</a>
<a name="1193"><span class="lineNum">    1193 </span>                :<span class="lineCov">         24 :   wire             readResult_resp_hit_onlyS2_hit_tag_match_3 =</span></a>
<a name="1194"><span class="lineNum">    1194 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[37:27] == io_requestor_0_req_bits_vaddr[49:39];</a>
<a name="1195"><span class="lineNum">    1195 </span>                :            :   wire             _readResult_resp_hit_onlyS2_hit_level_match_T_3 =</a>
<a name="1196"><span class="lineNum">    1196 </span>                :            :     readResult_resp_hit_onlyS2_hit_tag_match_3</a>
<a name="1197"><span class="lineNum">    1197 </span>                :            :     &amp; readResult_resp_hit_onlyS2_hit_tag_match_2;</a>
<a name="1198"><span class="lineNum">    1198 </span>                :<span class="lineCov">          4 :   wire [1:0]       readResult_resp_hit_level =</span></a>
<a name="1199"><span class="lineNum">    1199 </span>                :            :     _GEN_3 ? io_ptw_resp_bits_s1_entry_level : io_ptw_resp_bits_s2_entry_level;</a>
<a name="1200"><span class="lineNum">    1200 </span>                :<span class="lineCov">         81 :   wire             readResult_resp_hit_tag_match_1 =</span></a>
<a name="1201"><span class="lineNum">    1201 </span>                :            :     io_requestor_0_req_bits_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];</a>
<a name="1202"><span class="lineNum">    1202 </span>                :<span class="lineCov">         96 :   wire             readResult_resp_hit_tag_match_2 =</span></a>
<a name="1203"><span class="lineNum">    1203 </span>                :            :     io_requestor_0_req_bits_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];</a>
<a name="1204"><span class="lineNum">    1204 </span>                :<span class="lineCov">         23 :   wire             readResult_resp_hit_tag_match_3 =</span></a>
<a name="1205"><span class="lineNum">    1205 </span>                :            :     io_requestor_0_req_bits_vaddr[49:39] == io_ptw_resp_bits_s1_entry_tag[34:24];</a>
<a name="1206"><span class="lineNum">    1206 </span>                :            :   wire             _readResult_resp_hit_level_match_T_3 =</a>
<a name="1207"><span class="lineNum">    1207 </span>                :            :     readResult_resp_hit_tag_match_3 &amp; readResult_resp_hit_tag_match_2;</a>
<a name="1208"><span class="lineNum">    1208 </span>                :<span class="lineCov">         89 :   wire             readResult_resp_hit_noS2_hit_tag_match_1_1 =</span></a>
<a name="1209"><span class="lineNum">    1209 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[14:6] == io_requestor_1_req_bits_vaddr[29:21];</a>
<a name="1210"><span class="lineNum">    1210 </span>                :<span class="lineCov">         91 :   wire             readResult_resp_hit_noS2_hit_tag_match_1_2 =</span></a>
<a name="1211"><span class="lineNum">    1211 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[23:15] == io_requestor_1_req_bits_vaddr[38:30];</a>
<a name="1212"><span class="lineNum">    1212 </span>                :<span class="lineCov">         19 :   wire             readResult_resp_hit_noS2_hit_tag_match_1_3 =</span></a>
<a name="1213"><span class="lineNum">    1213 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[34:24] == io_requestor_1_req_bits_vaddr[49:39];</a>
<a name="1214"><span class="lineNum">    1214 </span>                :            :   wire             _readResult_resp_hit_noS2_hit_level_match_T_14 =</a>
<a name="1215"><span class="lineNum">    1215 </span>                :            :     readResult_resp_hit_noS2_hit_tag_match_1_3</a>
<a name="1216"><span class="lineNum">    1216 </span>                :            :     &amp; readResult_resp_hit_noS2_hit_tag_match_1_2;</a>
<a name="1217"><span class="lineNum">    1217 </span>                :<span class="lineCov">         89 :   wire             readResult_resp_hit_onlyS2_hit_tag_match_1_1 =</span></a>
<a name="1218"><span class="lineNum">    1218 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[17:9] == io_requestor_1_req_bits_vaddr[29:21];</a>
<a name="1219"><span class="lineNum">    1219 </span>                :<span class="lineCov">         90 :   wire             readResult_resp_hit_onlyS2_hit_tag_match_1_2 =</span></a>
<a name="1220"><span class="lineNum">    1220 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[26:18] == io_requestor_1_req_bits_vaddr[38:30];</a>
<a name="1221"><span class="lineNum">    1221 </span>                :<span class="lineCov">         20 :   wire             readResult_resp_hit_onlyS2_hit_tag_match_1_3 =</span></a>
<a name="1222"><span class="lineNum">    1222 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[37:27] == io_requestor_1_req_bits_vaddr[49:39];</a>
<a name="1223"><span class="lineNum">    1223 </span>                :            :   wire             _readResult_resp_hit_onlyS2_hit_level_match_T_14 =</a>
<a name="1224"><span class="lineNum">    1224 </span>                :            :     readResult_resp_hit_onlyS2_hit_tag_match_1_3</a>
<a name="1225"><span class="lineNum">    1225 </span>                :            :     &amp; readResult_resp_hit_onlyS2_hit_tag_match_1_2;</a>
<a name="1226"><span class="lineNum">    1226 </span>                :<span class="lineCov">          4 :   wire [1:0]       readResult_resp_hit_level_1 =</span></a>
<a name="1227"><span class="lineNum">    1227 </span>                :            :     _GEN_3 ? io_ptw_resp_bits_s1_entry_level : io_ptw_resp_bits_s2_entry_level;</a>
<a name="1228"><span class="lineNum">    1228 </span>                :<span class="lineCov">         88 :   wire             readResult_resp_hit_tag_match_1_1 =</span></a>
<a name="1229"><span class="lineNum">    1229 </span>                :            :     io_requestor_1_req_bits_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];</a>
<a name="1230"><span class="lineNum">    1230 </span>                :<span class="lineCov">         90 :   wire             readResult_resp_hit_tag_match_1_2 =</span></a>
<a name="1231"><span class="lineNum">    1231 </span>                :            :     io_requestor_1_req_bits_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];</a>
<a name="1232"><span class="lineNum">    1232 </span>                :<span class="lineCov">         18 :   wire             readResult_resp_hit_tag_match_1_3 =</span></a>
<a name="1233"><span class="lineNum">    1233 </span>                :            :     io_requestor_1_req_bits_vaddr[49:39] == io_ptw_resp_bits_s1_entry_tag[34:24];</a>
<a name="1234"><span class="lineNum">    1234 </span>                :            :   wire             _readResult_resp_hit_level_match_T_14 =</a>
<a name="1235"><span class="lineNum">    1235 </span>                :            :     readResult_resp_hit_tag_match_1_3 &amp; readResult_resp_hit_tag_match_1_2;</a>
<a name="1236"><span class="lineNum">    1236 </span>                :<span class="lineCov">          3 :   wire             readResult_resp_hit_noS2_hit_tag_match_2_1 =</span></a>
<a name="1237"><span class="lineNum">    1237 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[14:6] == io_requestor_2_req_bits_vaddr[29:21];</a>
<a name="1238"><span class="lineNum">    1238 </span>                :<span class="lineCov">          5 :   wire             readResult_resp_hit_noS2_hit_tag_match_2_2 =</span></a>
<a name="1239"><span class="lineNum">    1239 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[23:15] == io_requestor_2_req_bits_vaddr[38:30];</a>
<a name="1240"><span class="lineNum">    1240 </span>                :<span class="lineCov">          4 :   wire             readResult_resp_hit_noS2_hit_tag_match_2_3 =</span></a>
<a name="1241"><span class="lineNum">    1241 </span>                :            :     io_ptw_resp_bits_s1_entry_tag[34:24] == io_requestor_2_req_bits_vaddr[49:39];</a>
<a name="1242"><span class="lineNum">    1242 </span>                :            :   wire             _readResult_resp_hit_noS2_hit_level_match_T_25 =</a>
<a name="1243"><span class="lineNum">    1243 </span>                :            :     readResult_resp_hit_noS2_hit_tag_match_2_3</a>
<a name="1244"><span class="lineNum">    1244 </span>                :            :     &amp; readResult_resp_hit_noS2_hit_tag_match_2_2;</a>
<a name="1245"><span class="lineNum">    1245 </span>                :<span class="lineCov">          6 :   wire             readResult_resp_hit_onlyS2_hit_tag_match_2_1 =</span></a>
<a name="1246"><span class="lineNum">    1246 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[17:9] == io_requestor_2_req_bits_vaddr[29:21];</a>
<a name="1247"><span class="lineNum">    1247 </span>                :<span class="lineCov">          5 :   wire             readResult_resp_hit_onlyS2_hit_tag_match_2_2 =</span></a>
<a name="1248"><span class="lineNum">    1248 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[26:18] == io_requestor_2_req_bits_vaddr[38:30];</a>
<a name="1249"><span class="lineNum">    1249 </span>                :<span class="lineCov">          4 :   wire             readResult_resp_hit_onlyS2_hit_tag_match_2_3 =</span></a>
<a name="1250"><span class="lineNum">    1250 </span>                :            :     io_ptw_resp_bits_s2_entry_tag[37:27] == io_requestor_2_req_bits_vaddr[49:39];</a>
<a name="1251"><span class="lineNum">    1251 </span>                :            :   wire             _readResult_resp_hit_onlyS2_hit_level_match_T_25 =</a>
<a name="1252"><span class="lineNum">    1252 </span>                :            :     readResult_resp_hit_onlyS2_hit_tag_match_2_3</a>
<a name="1253"><span class="lineNum">    1253 </span>                :            :     &amp; readResult_resp_hit_onlyS2_hit_tag_match_2_2;</a>
<a name="1254"><span class="lineNum">    1254 </span>                :<span class="lineCov">          4 :   wire [1:0]       readResult_resp_hit_level_2 =</span></a>
<a name="1255"><span class="lineNum">    1255 </span>                :            :     _GEN_3 ? io_ptw_resp_bits_s1_entry_level : io_ptw_resp_bits_s2_entry_level;</a>
<a name="1256"><span class="lineNum">    1256 </span>                :<span class="lineCov">          5 :   wire             readResult_resp_hit_tag_match_2_1 =</span></a>
<a name="1257"><span class="lineNum">    1257 </span>                :            :     io_requestor_2_req_bits_vaddr[29:21] == io_ptw_resp_bits_s1_entry_tag[14:6];</a>
<a name="1258"><span class="lineNum">    1258 </span>                :<span class="lineCov">          4 :   wire             readResult_resp_hit_tag_match_2_2 =</span></a>
<a name="1259"><span class="lineNum">    1259 </span>                :            :     io_requestor_2_req_bits_vaddr[38:30] == io_ptw_resp_bits_s1_entry_tag[23:15];</a>
<a name="1260"><span class="lineNum">    1260 </span>                :<span class="lineCov">          5 :   wire             readResult_resp_hit_tag_match_2_3 =</span></a>
<a name="1261"><span class="lineNum">    1261 </span>                :            :     io_requestor_2_req_bits_vaddr[49:39] == io_ptw_resp_bits_s1_entry_tag[34:24];</a>
<a name="1262"><span class="lineNum">    1262 </span>                :            :   wire             _readResult_resp_hit_level_match_T_25 =</a>
<a name="1263"><span class="lineNum">    1263 </span>                :            :     readResult_resp_hit_tag_match_2_3 &amp; readResult_resp_hit_tag_match_2_2;</a>
<a name="1264"><span class="lineNum">    1264 </span>                :<span class="lineCov">      80039 :   always @(posedge clock or posedge reset) begin</span></a>
<a name="1265"><span class="lineNum">    1265 </span>                :<span class="lineCov">      80004 :     if (reset) begin</span></a>
<a name="1266"><span class="lineNum">    1266 </span>                :<span class="lineCov">         35 :       req_out_v_0 &lt;= 1'h0;</span></a>
<a name="1267"><span class="lineNum">    1267 </span>                :<span class="lineCov">         35 :       req_out_v_1 &lt;= 1'h0;</span></a>
<a name="1268"><span class="lineNum">    1268 </span>                :<span class="lineCov">         35 :       req_out_v_2 &lt;= 1'h0;</span></a>
<a name="1269"><span class="lineNum">    1269 </span>                :<span class="lineCov">         35 :       need_gpa &lt;= 1'h0;</span></a>
<a name="1270"><span class="lineNum">    1270 </span>                :<span class="lineCov">         35 :       resp_gpa_refill &lt;= 1'h0;</span></a>
<a name="1271"><span class="lineNum">    1271 </span>                :<span class="lineCov">         35 :       resp_s1_level &lt;= 2'h0;</span></a>
<a name="1272"><span class="lineNum">    1272 </span>                :<span class="lineCov">         35 :       resp_s1_isLeaf &lt;= 1'h0;</span></a>
<a name="1273"><span class="lineNum">    1273 </span>                :<span class="lineCov">         35 :       resp_s1_isFakePte &lt;= 1'h0;</span></a>
<a name="1274"><span class="lineNum">    1274 </span>                :<span class="lineCov">         35 :       readResult_p_hit_last_REG &lt;= 1'h0;</span></a>
<a name="1275"><span class="lineNum">    1275 </span>                :<span class="lineCov">         35 :       readResult_p_hit_last_REG_1 &lt;= 1'h0;</span></a>
<a name="1276"><span class="lineNum">    1276 </span>                :<span class="lineCov">         35 :       readResult_p_hit_last_REG_2 &lt;= 1'h0;</span></a>
<a name="1277"><span class="lineNum">    1277 </span>                :<span class="lineCov">         35 :       ptw_already_back_last_REG &lt;= 1'h0;</span></a>
<a name="1278"><span class="lineNum">    1278 </span>                :<span class="lineCov">         35 :       ptw_already_back_last_REG_1 &lt;= 1'h0;</span></a>
<a name="1279"><span class="lineNum">    1279 </span>                :<span class="lineCov">         35 :       new_coming_last_REG &lt;= 1'h0;</span></a>
<a name="1280"><span class="lineNum">    1280 </span>                :<span class="lineCov">         35 :       miss_v_valid &lt;= 1'h0;</span></a>
<a name="1281"><span class="lineNum">    1281 </span>                :<span class="lineCov">         35 :       miss_req_v_valid &lt;= 1'h0;</span></a>
<a name="1282"><span class="lineNum">    1282 </span>                :<span class="lineCov">         35 :       REG_4 &lt;= 1'h1;</span></a>
<a name="1283"><span class="lineNum">    1283 </span>                :<span class="lineCov">         35 :       REG_5 &lt;= 1'h1;</span></a>
<a name="1284"><span class="lineNum">    1284 </span>                :<span class="lineCov">         35 :       result_ok_last_REG &lt;= 1'h0;</span></a>
<a name="1285"><span class="lineNum">    1285 </span>                :<span class="lineCov">         35 :       result_ok_last_REG_1 &lt;= 1'h0;</span></a>
<a name="1286"><span class="lineNum">    1286 </span>                :<span class="lineCov">         35 :       result_ok_last_REG_2 &lt;= 1'h0;</span></a>
<a name="1287"><span class="lineNum">    1287 </span>                :            :     end</a>
<a name="1288"><span class="lineNum">    1288 </span>                :<span class="lineCov">      80004 :     else begin</span></a>
<a name="1289"><span class="lineNum">    1289 </span>                :<span class="lineCov">      80004 :       req_out_v_0 &lt;= ~io_flushPipe_0 &amp; io_requestor_0_req_valid;</span></a>
<a name="1290"><span class="lineNum">    1290 </span>                :<span class="lineCov">      80004 :       req_out_v_1 &lt;= ~io_flushPipe_1 &amp; io_requestor_1_req_valid;</span></a>
<a name="1291"><span class="lineNum">    1291 </span>                :<span class="lineCov">      80004 :       req_out_v_2 &lt;=</span></a>
<a name="1292"><span class="lineNum">    1292 </span>                :<span class="lineCov">      80004 :         ~io_flushPipe_2 &amp; (_difftest_valid_T_28 | ~_difftest_valid_T_31 &amp; req_out_v_2);</span></a>
<a name="1293"><span class="lineNum">    1293 </span>                :<span class="lineCov">      80004 :       need_gpa &lt;=</span></a>
<a name="1294"><span class="lineNum">    1294 </span>                :<span class="lineCov">      80004 :         ~(req_out_v_2 &amp; hasGpf_2 &amp; resp_gpa_refill &amp; readResult_need_gpa_vpn_hit_2</span></a>
<a name="1295"><span class="lineNum">    1295 </span>                :<span class="lineCov">      80004 :           | io_flushPipe_2)</span></a>
<a name="1296"><span class="lineNum">    1296 </span>                :<span class="lineCov">      80004 :         &amp; (_readResult_T_91</span></a>
<a name="1297"><span class="lineNum">    1297 </span>                :<span class="lineCov">      80004 :            | ~(req_out_v_1 &amp; hasGpf_1 &amp; resp_gpa_refill &amp; readResult_need_gpa_vpn_hit_1</span></a>
<a name="1298"><span class="lineNum">    1298 </span>                :<span class="lineCov">      80004 :                | io_flushPipe_1)</span></a>
<a name="1299"><span class="lineNum">    1299 </span>                :<span class="lineCov">      80004 :            &amp; (_readResult_T_54</span></a>
<a name="1300"><span class="lineNum">    1300 </span>                :<span class="lineCov">      80004 :               | ~(req_out_v_0 &amp; hasGpf_0 &amp; resp_gpa_refill &amp; readResult_need_gpa_vpn_hit</span></a>
<a name="1301"><span class="lineNum">    1301 </span>                :<span class="lineCov">      80004 :                   | io_flushPipe_0) &amp; (_readResult_T_17 | need_gpa)));</span></a>
<a name="1302"><span class="lineNum">    1302 </span>                :<span class="lineCov">      80004 :       resp_gpa_refill &lt;=</span></a>
<a name="1303"><span class="lineNum">    1303 </span>                :<span class="lineCov">      80004 :         ~_GEN_16</span></a>
<a name="1304"><span class="lineNum">    1304 </span>                :<span class="lineCov">      80004 :         &amp; (_readResult_T_107 | ~_GEN_12</span></a>
<a name="1305"><span class="lineNum">    1305 </span>                :<span class="lineCov">      80004 :            &amp; (_readResult_T_70 | ~_GEN_8 &amp; (_readResult_T_33 | resp_gpa_refill)));</span></a>
<a name="1306"><span class="lineNum">    1306 </span>                :<span class="lineCov">      80004 :       if (_GEN_17) begin</span></a>
<a name="1307"><span class="lineNum">    1307 </span>                :<span class="lineNoCov">          0 :         if (_GEN_12) begin</span></a>
<a name="1308"><span class="lineNum">    1308 </span>                :<span class="lineNoCov">          0 :           if (_GEN_9) begin</span></a>
<a name="1309"><span class="lineNum">    1309 </span>                :            :           end</a>
<a name="1310"><span class="lineNum">    1310 </span>                :            :           else</a>
<a name="1311"><span class="lineNum">    1311 </span>                :<span class="lineNoCov">          0 :             resp_s1_level &lt;= io_ptw_resp_bits_s1_entry_level;</span></a>
<a name="1312"><span class="lineNum">    1312 </span>                :            :         end</a>
<a name="1313"><span class="lineNum">    1313 </span>                :<span class="lineCov">      80004 :         else if (_readResult_T_70 | ~_GEN_9)</span></a>
<a name="1314"><span class="lineNum">    1314 </span>                :<span class="lineNoCov">          0 :           resp_s1_level &lt;= io_ptw_resp_bits_s1_entry_level;</span></a>
<a name="1315"><span class="lineNum">    1315 </span>                :<span class="lineCov">      80004 :         if (_GEN_13) begin</span></a>
<a name="1316"><span class="lineNum">    1316 </span>                :<span class="lineCov">      80004 :           if (_GEN_9) begin</span></a>
<a name="1317"><span class="lineNum">    1317 </span>                :            :           end</a>
<a name="1318"><span class="lineNum">    1318 </span>                :<span class="lineNoCov">          0 :           else begin</span></a>
<a name="1319"><span class="lineNum">    1319 </span>                :<span class="lineNoCov">          0 :             resp_s1_isLeaf &lt;=</span></a>
<a name="1320"><span class="lineNum">    1320 </span>                :<span class="lineNoCov">          0 :               (_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1321"><span class="lineNum">    1321 </span>                :<span class="lineNoCov">          0 :               &amp; io_ptw_resp_bits_s1_entry_v;</span></a>
<a name="1322"><span class="lineNum">    1322 </span>                :<span class="lineNoCov">          0 :             resp_s1_isFakePte &lt;=</span></a>
<a name="1323"><span class="lineNum">    1323 </span>                :<span class="lineNoCov">          0 :               ~io_ptw_resp_bits_s1_pf &amp; ~io_ptw_resp_bits_s1_entry_v</span></a>
<a name="1324"><span class="lineNum">    1324 </span>                :<span class="lineNoCov">          0 :               &amp; ~io_ptw_resp_bits_s1_af;</span></a>
<a name="1325"><span class="lineNum">    1325 </span>                :            :           end</a>
<a name="1326"><span class="lineNum">    1326 </span>                :            :         end</a>
<a name="1327"><span class="lineNum">    1327 </span>                :<span class="lineNoCov">          0 :         else begin</span></a>
<a name="1328"><span class="lineNum">    1328 </span>                :<span class="lineNoCov">          0 :           resp_s1_isLeaf &lt;=</span></a>
<a name="1329"><span class="lineNum">    1329 </span>                :<span class="lineNoCov">          0 :             (_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1330"><span class="lineNum">    1330 </span>                :<span class="lineNoCov">          0 :             &amp; io_ptw_resp_bits_s1_entry_v;</span></a>
<a name="1331"><span class="lineNum">    1331 </span>                :<span class="lineNoCov">          0 :           resp_s1_isFakePte &lt;=</span></a>
<a name="1332"><span class="lineNum">    1332 </span>                :<span class="lineNoCov">          0 :             ~io_ptw_resp_bits_s1_pf &amp; ~io_ptw_resp_bits_s1_entry_v</span></a>
<a name="1333"><span class="lineNum">    1333 </span>                :<span class="lineNoCov">          0 :             &amp; ~io_ptw_resp_bits_s1_af;</span></a>
<a name="1334"><span class="lineNum">    1334 </span>                :            :         end</a>
<a name="1335"><span class="lineNum">    1335 </span>                :            :       end</a>
<a name="1336"><span class="lineNum">    1336 </span>                :<span class="lineNoCov">          0 :       else begin</span></a>
<a name="1337"><span class="lineNum">    1337 </span>                :<span class="lineNoCov">          0 :         resp_s1_level &lt;= io_ptw_resp_bits_s1_entry_level;</span></a>
<a name="1338"><span class="lineNum">    1338 </span>                :<span class="lineNoCov">          0 :         resp_s1_isLeaf &lt;=</span></a>
<a name="1339"><span class="lineNum">    1339 </span>                :<span class="lineNoCov">          0 :           (_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1340"><span class="lineNum">    1340 </span>                :<span class="lineNoCov">          0 :           &amp; io_ptw_resp_bits_s1_entry_v;</span></a>
<a name="1341"><span class="lineNum">    1341 </span>                :<span class="lineNoCov">          0 :         resp_s1_isFakePte &lt;=</span></a>
<a name="1342"><span class="lineNum">    1342 </span>                :<span class="lineNoCov">          0 :           ~io_ptw_resp_bits_s1_pf &amp; ~io_ptw_resp_bits_s1_entry_v</span></a>
<a name="1343"><span class="lineNum">    1343 </span>                :<span class="lineNoCov">          0 :           &amp; ~io_ptw_resp_bits_s1_af;</span></a>
<a name="1344"><span class="lineNum">    1344 </span>                :            :       end</a>
<a name="1345"><span class="lineNum">    1345 </span>                :<span class="lineCov">      80004 :       readResult_p_hit_last_REG &lt;=</span></a>
<a name="1346"><span class="lineNum">    1346 </span>                :<span class="lineCov">      80004 :         ((|io_ptw_resp_bits_s2xlate)</span></a>
<a name="1347"><span class="lineNum">    1347 </span>                :<span class="lineCov">      80004 :            ? (onlyS2_4</span></a>
<a name="1348"><span class="lineNum">    1348 </span>                :<span class="lineCov">      80004 :                 ? hit_s2_vmid_hit</span></a>
<a name="1349"><span class="lineNum">    1349 </span>                :<span class="lineCov">      80004 :                   &amp; (_s2_paddr_T_20</span></a>
<a name="1350"><span class="lineNum">    1350 </span>                :<span class="lineCov">      80004 :                        ? _readResult_resp_hit_onlyS2_hit_level_match_T_3</span></a>
<a name="1351"><span class="lineNum">    1351 </span>                :<span class="lineCov">      80004 :                          &amp; readResult_resp_hit_onlyS2_hit_tag_match_1</span></a>
<a name="1352"><span class="lineNum">    1352 </span>                :<span class="lineCov">      80004 :                          &amp; io_ptw_resp_bits_s2_entry_tag[8:0] == io_requestor_0_req_bits_vaddr[20:12]</span></a>
<a name="1353"><span class="lineNum">    1353 </span>                :<span class="lineCov">      80004 :                        : _s2_paddr_T_18</span></a>
<a name="1354"><span class="lineNum">    1354 </span>                :<span class="lineCov">      80004 :                            ? _readResult_resp_hit_onlyS2_hit_level_match_T_3</span></a>
<a name="1355"><span class="lineNum">    1355 </span>                :<span class="lineCov">      80004 :                              &amp; readResult_resp_hit_onlyS2_hit_tag_match_1</span></a>
<a name="1356"><span class="lineNum">    1356 </span>                :<span class="lineCov">      80004 :                            : (_GEN_2 | readResult_resp_hit_onlyS2_hit_tag_match_2)</span></a>
<a name="1357"><span class="lineNum">    1357 </span>                :<span class="lineCov">      80004 :                              &amp; readResult_resp_hit_onlyS2_hit_tag_match_3)</span></a>
<a name="1358"><span class="lineNum">    1358 </span>                :<span class="lineCov">      80004 :                 : (readResult_resp_hit_level == 2'h0</span></a>
<a name="1359"><span class="lineNum">    1359 </span>                :<span class="lineCov">      80004 :                      ? _readResult_resp_hit_level_match_T_3</span></a>
<a name="1360"><span class="lineNum">    1360 </span>                :<span class="lineCov">      80004 :                        &amp; readResult_resp_hit_tag_match_1</span></a>
<a name="1361"><span class="lineNum">    1361 </span>                :<span class="lineCov">      80004 :                        &amp; io_requestor_0_req_bits_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],</span></a>
<a name="1362"><span class="lineNum">    1362 </span>                :<span class="lineCov">      80004 :                                                                   io_ptw_resp_bits_s1_addr_low}</span></a>
<a name="1363"><span class="lineNum">    1363 </span>                :<span class="lineCov">      80004 :                      : readResult_resp_hit_level == 2'h1</span></a>
<a name="1364"><span class="lineNum">    1364 </span>                :<span class="lineCov">      80004 :                          ? _readResult_resp_hit_level_match_T_3</span></a>
<a name="1365"><span class="lineNum">    1365 </span>                :<span class="lineCov">      80004 :                            &amp; readResult_resp_hit_tag_match_1</span></a>
<a name="1366"><span class="lineNum">    1366 </span>                :<span class="lineCov">      80004 :                          : (readResult_resp_hit_level != 2'h2</span></a>
<a name="1367"><span class="lineNum">    1367 </span>                :<span class="lineCov">      80004 :                             | readResult_resp_hit_tag_match_2)</span></a>
<a name="1368"><span class="lineNum">    1368 </span>                :<span class="lineCov">      80004 :                            &amp; readResult_resp_hit_tag_match_3)</span></a>
<a name="1369"><span class="lineNum">    1369 </span>                :<span class="lineCov">      80004 :                   &amp; (~(&amp;io_ptw_resp_bits_s2xlate) | hit_s2_vmid_hit)</span></a>
<a name="1370"><span class="lineNum">    1370 </span>                :<span class="lineCov">      80004 :                   &amp; ptw_just_back_vasid_hit)</span></a>
<a name="1371"><span class="lineNum">    1371 </span>                :<span class="lineCov">      80004 :            : io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)</span></a>
<a name="1372"><span class="lineNum">    1372 </span>                :<span class="lineCov">      80004 :                                                   ? io_csr_vsatp_asid</span></a>
<a name="1373"><span class="lineNum">    1373 </span>                :<span class="lineCov">      80004 :                                                   : io_csr_satp_asid)</span></a>
<a name="1374"><span class="lineNum">    1374 </span>                :<span class="lineCov">      80004 :              &amp; (~(|io_ptw_resp_bits_s2xlate) | _hit_s1_vmid_hit_T)</span></a>
<a name="1375"><span class="lineNum">    1375 </span>                :<span class="lineCov">      80004 :              &amp; (_s1_paddr_T_22</span></a>
<a name="1376"><span class="lineNum">    1376 </span>                :<span class="lineCov">      80004 :                   ? _readResult_resp_hit_noS2_hit_level_match_T_3</span></a>
<a name="1377"><span class="lineNum">    1377 </span>                :<span class="lineCov">      80004 :                     &amp; readResult_resp_hit_noS2_hit_tag_match_1</span></a>
<a name="1378"><span class="lineNum">    1378 </span>                :<span class="lineCov">      80004 :                     &amp; io_ptw_resp_bits_s1_entry_tag[5:0] == io_requestor_0_req_bits_vaddr[20:15]</span></a>
<a name="1379"><span class="lineNum">    1379 </span>                :<span class="lineCov">      80004 :                   : _s1_paddr_T_20</span></a>
<a name="1380"><span class="lineNum">    1380 </span>                :<span class="lineCov">      80004 :                       ? _readResult_resp_hit_noS2_hit_level_match_T_3</span></a>
<a name="1381"><span class="lineNum">    1381 </span>                :<span class="lineCov">      80004 :                         &amp; readResult_resp_hit_noS2_hit_tag_match_1</span></a>
<a name="1382"><span class="lineNum">    1382 </span>                :<span class="lineCov">      80004 :                       : (_GEN_0 | readResult_resp_hit_noS2_hit_tag_match_2)</span></a>
<a name="1383"><span class="lineNum">    1383 </span>                :<span class="lineCov">      80004 :                         &amp; readResult_resp_hit_noS2_hit_tag_match_3)</span></a>
<a name="1384"><span class="lineNum">    1384 </span>                :<span class="lineCov">      80004 :              &amp; _GEN_1[io_requestor_0_req_bits_vaddr[14:12]]) &amp; io_ptw_resp_valid</span></a>
<a name="1385"><span class="lineNum">    1385 </span>                :<span class="lineCov">      80004 :         &amp; req_in_s2xlate_0 == io_ptw_resp_bits_s2xlate;</span></a>
<a name="1386"><span class="lineNum">    1386 </span>                :<span class="lineCov">      80004 :       readResult_p_hit_last_REG_1 &lt;=</span></a>
<a name="1387"><span class="lineNum">    1387 </span>                :<span class="lineCov">      80004 :         ((|io_ptw_resp_bits_s2xlate)</span></a>
<a name="1388"><span class="lineNum">    1388 </span>                :<span class="lineCov">      80004 :            ? (onlyS2_4</span></a>
<a name="1389"><span class="lineNum">    1389 </span>                :<span class="lineCov">      80004 :                 ? hit_s2_vmid_hit</span></a>
<a name="1390"><span class="lineNum">    1390 </span>                :<span class="lineCov">      80004 :                   &amp; (_s2_paddr_T_20</span></a>
<a name="1391"><span class="lineNum">    1391 </span>                :<span class="lineCov">      80004 :                        ? _readResult_resp_hit_onlyS2_hit_level_match_T_14</span></a>
<a name="1392"><span class="lineNum">    1392 </span>                :<span class="lineCov">      80004 :                          &amp; readResult_resp_hit_onlyS2_hit_tag_match_1_1</span></a>
<a name="1393"><span class="lineNum">    1393 </span>                :<span class="lineCov">      80004 :                          &amp; io_ptw_resp_bits_s2_entry_tag[8:0] == io_requestor_1_req_bits_vaddr[20:12]</span></a>
<a name="1394"><span class="lineNum">    1394 </span>                :<span class="lineCov">      80004 :                        : _s2_paddr_T_18</span></a>
<a name="1395"><span class="lineNum">    1395 </span>                :<span class="lineCov">      80004 :                            ? _readResult_resp_hit_onlyS2_hit_level_match_T_14</span></a>
<a name="1396"><span class="lineNum">    1396 </span>                :<span class="lineCov">      80004 :                              &amp; readResult_resp_hit_onlyS2_hit_tag_match_1_1</span></a>
<a name="1397"><span class="lineNum">    1397 </span>                :<span class="lineCov">      80004 :                            : (_GEN_2 | readResult_resp_hit_onlyS2_hit_tag_match_1_2)</span></a>
<a name="1398"><span class="lineNum">    1398 </span>                :<span class="lineCov">      80004 :                              &amp; readResult_resp_hit_onlyS2_hit_tag_match_1_3)</span></a>
<a name="1399"><span class="lineNum">    1399 </span>                :<span class="lineCov">      80004 :                 : (readResult_resp_hit_level_1 == 2'h0</span></a>
<a name="1400"><span class="lineNum">    1400 </span>                :<span class="lineCov">      80004 :                      ? _readResult_resp_hit_level_match_T_14</span></a>
<a name="1401"><span class="lineNum">    1401 </span>                :<span class="lineCov">      80004 :                        &amp; readResult_resp_hit_tag_match_1_1</span></a>
<a name="1402"><span class="lineNum">    1402 </span>                :<span class="lineCov">      80004 :                        &amp; io_requestor_1_req_bits_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],</span></a>
<a name="1403"><span class="lineNum">    1403 </span>                :<span class="lineCov">      80004 :                                                                   io_ptw_resp_bits_s1_addr_low}</span></a>
<a name="1404"><span class="lineNum">    1404 </span>                :<span class="lineCov">      80004 :                      : readResult_resp_hit_level_1 == 2'h1</span></a>
<a name="1405"><span class="lineNum">    1405 </span>                :<span class="lineCov">      80004 :                          ? _readResult_resp_hit_level_match_T_14</span></a>
<a name="1406"><span class="lineNum">    1406 </span>                :<span class="lineCov">      80004 :                            &amp; readResult_resp_hit_tag_match_1_1</span></a>
<a name="1407"><span class="lineNum">    1407 </span>                :<span class="lineCov">      80004 :                          : (readResult_resp_hit_level_1 != 2'h2</span></a>
<a name="1408"><span class="lineNum">    1408 </span>                :<span class="lineCov">      80004 :                             | readResult_resp_hit_tag_match_1_2)</span></a>
<a name="1409"><span class="lineNum">    1409 </span>                :<span class="lineCov">      80004 :                            &amp; readResult_resp_hit_tag_match_1_3)</span></a>
<a name="1410"><span class="lineNum">    1410 </span>                :<span class="lineCov">      80004 :                   &amp; (~(&amp;io_ptw_resp_bits_s2xlate) | hit_s2_vmid_hit)</span></a>
<a name="1411"><span class="lineNum">    1411 </span>                :<span class="lineCov">      80004 :                   &amp; ptw_just_back_vasid_hit)</span></a>
<a name="1412"><span class="lineNum">    1412 </span>                :<span class="lineCov">      80004 :            : io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)</span></a>
<a name="1413"><span class="lineNum">    1413 </span>                :<span class="lineCov">      80004 :                                                   ? io_csr_vsatp_asid</span></a>
<a name="1414"><span class="lineNum">    1414 </span>                :<span class="lineCov">      80004 :                                                   : io_csr_satp_asid)</span></a>
<a name="1415"><span class="lineNum">    1415 </span>                :<span class="lineCov">      80004 :              &amp; (~(|io_ptw_resp_bits_s2xlate) | _hit_s1_vmid_hit_T)</span></a>
<a name="1416"><span class="lineNum">    1416 </span>                :<span class="lineCov">      80004 :              &amp; (_s1_paddr_T_22</span></a>
<a name="1417"><span class="lineNum">    1417 </span>                :<span class="lineCov">      80004 :                   ? _readResult_resp_hit_noS2_hit_level_match_T_14</span></a>
<a name="1418"><span class="lineNum">    1418 </span>                :<span class="lineCov">      80004 :                     &amp; readResult_resp_hit_noS2_hit_tag_match_1_1</span></a>
<a name="1419"><span class="lineNum">    1419 </span>                :<span class="lineCov">      80004 :                     &amp; io_ptw_resp_bits_s1_entry_tag[5:0] == io_requestor_1_req_bits_vaddr[20:15]</span></a>
<a name="1420"><span class="lineNum">    1420 </span>                :<span class="lineCov">      80004 :                   : _s1_paddr_T_20</span></a>
<a name="1421"><span class="lineNum">    1421 </span>                :<span class="lineCov">      80004 :                       ? _readResult_resp_hit_noS2_hit_level_match_T_14</span></a>
<a name="1422"><span class="lineNum">    1422 </span>                :<span class="lineCov">      80004 :                         &amp; readResult_resp_hit_noS2_hit_tag_match_1_1</span></a>
<a name="1423"><span class="lineNum">    1423 </span>                :<span class="lineCov">      80004 :                       : (_GEN_0 | readResult_resp_hit_noS2_hit_tag_match_1_2)</span></a>
<a name="1424"><span class="lineNum">    1424 </span>                :<span class="lineCov">      80004 :                         &amp; readResult_resp_hit_noS2_hit_tag_match_1_3)</span></a>
<a name="1425"><span class="lineNum">    1425 </span>                :<span class="lineCov">      80004 :              &amp; _GEN_1[io_requestor_1_req_bits_vaddr[14:12]]) &amp; io_ptw_resp_valid</span></a>
<a name="1426"><span class="lineNum">    1426 </span>                :<span class="lineCov">      80004 :         &amp; req_in_s2xlate_1 == io_ptw_resp_bits_s2xlate;</span></a>
<a name="1427"><span class="lineNum">    1427 </span>                :<span class="lineCov">      80004 :       readResult_p_hit_last_REG_2 &lt;=</span></a>
<a name="1428"><span class="lineNum">    1428 </span>                :<span class="lineCov">      80004 :         ((|io_ptw_resp_bits_s2xlate)</span></a>
<a name="1429"><span class="lineNum">    1429 </span>                :<span class="lineCov">      80004 :            ? (onlyS2_4</span></a>
<a name="1430"><span class="lineNum">    1430 </span>                :<span class="lineCov">      80004 :                 ? hit_s2_vmid_hit</span></a>
<a name="1431"><span class="lineNum">    1431 </span>                :<span class="lineCov">      80004 :                   &amp; (_s2_paddr_T_20</span></a>
<a name="1432"><span class="lineNum">    1432 </span>                :<span class="lineCov">      80004 :                        ? _readResult_resp_hit_onlyS2_hit_level_match_T_25</span></a>
<a name="1433"><span class="lineNum">    1433 </span>                :<span class="lineCov">      80004 :                          &amp; readResult_resp_hit_onlyS2_hit_tag_match_2_1</span></a>
<a name="1434"><span class="lineNum">    1434 </span>                :<span class="lineCov">      80004 :                          &amp; io_ptw_resp_bits_s2_entry_tag[8:0] == io_requestor_2_req_bits_vaddr[20:12]</span></a>
<a name="1435"><span class="lineNum">    1435 </span>                :<span class="lineCov">      80004 :                        : _s2_paddr_T_18</span></a>
<a name="1436"><span class="lineNum">    1436 </span>                :<span class="lineCov">      80004 :                            ? _readResult_resp_hit_onlyS2_hit_level_match_T_25</span></a>
<a name="1437"><span class="lineNum">    1437 </span>                :<span class="lineCov">      80004 :                              &amp; readResult_resp_hit_onlyS2_hit_tag_match_2_1</span></a>
<a name="1438"><span class="lineNum">    1438 </span>                :<span class="lineCov">      80004 :                            : (_GEN_2 | readResult_resp_hit_onlyS2_hit_tag_match_2_2)</span></a>
<a name="1439"><span class="lineNum">    1439 </span>                :<span class="lineCov">      80004 :                              &amp; readResult_resp_hit_onlyS2_hit_tag_match_2_3)</span></a>
<a name="1440"><span class="lineNum">    1440 </span>                :<span class="lineCov">      80004 :                 : (readResult_resp_hit_level_2 == 2'h0</span></a>
<a name="1441"><span class="lineNum">    1441 </span>                :<span class="lineCov">      80004 :                      ? _readResult_resp_hit_level_match_T_25</span></a>
<a name="1442"><span class="lineNum">    1442 </span>                :<span class="lineCov">      80004 :                        &amp; readResult_resp_hit_tag_match_2_1</span></a>
<a name="1443"><span class="lineNum">    1443 </span>                :<span class="lineCov">      80004 :                        &amp; io_requestor_2_req_bits_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],</span></a>
<a name="1444"><span class="lineNum">    1444 </span>                :<span class="lineCov">      80004 :                                                                   io_ptw_resp_bits_s1_addr_low}</span></a>
<a name="1445"><span class="lineNum">    1445 </span>                :<span class="lineCov">      80004 :                      : readResult_resp_hit_level_2 == 2'h1</span></a>
<a name="1446"><span class="lineNum">    1446 </span>                :<span class="lineCov">      80004 :                          ? _readResult_resp_hit_level_match_T_25</span></a>
<a name="1447"><span class="lineNum">    1447 </span>                :<span class="lineCov">      80004 :                            &amp; readResult_resp_hit_tag_match_2_1</span></a>
<a name="1448"><span class="lineNum">    1448 </span>                :<span class="lineCov">      80004 :                          : (readResult_resp_hit_level_2 != 2'h2</span></a>
<a name="1449"><span class="lineNum">    1449 </span>                :<span class="lineCov">      80004 :                             | readResult_resp_hit_tag_match_2_2)</span></a>
<a name="1450"><span class="lineNum">    1450 </span>                :<span class="lineCov">      80004 :                            &amp; readResult_resp_hit_tag_match_2_3)</span></a>
<a name="1451"><span class="lineNum">    1451 </span>                :<span class="lineCov">      80004 :                   &amp; (~(&amp;io_ptw_resp_bits_s2xlate) | hit_s2_vmid_hit)</span></a>
<a name="1452"><span class="lineNum">    1452 </span>                :<span class="lineCov">      80004 :                   &amp; ptw_just_back_vasid_hit)</span></a>
<a name="1453"><span class="lineNum">    1453 </span>                :<span class="lineCov">      80004 :            : io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)</span></a>
<a name="1454"><span class="lineNum">    1454 </span>                :<span class="lineCov">      80004 :                                                   ? io_csr_vsatp_asid</span></a>
<a name="1455"><span class="lineNum">    1455 </span>                :<span class="lineCov">      80004 :                                                   : io_csr_satp_asid)</span></a>
<a name="1456"><span class="lineNum">    1456 </span>                :<span class="lineCov">      80004 :              &amp; (~(|io_ptw_resp_bits_s2xlate) | _hit_s1_vmid_hit_T)</span></a>
<a name="1457"><span class="lineNum">    1457 </span>                :<span class="lineCov">      80004 :              &amp; (_s1_paddr_T_22</span></a>
<a name="1458"><span class="lineNum">    1458 </span>                :<span class="lineCov">      80004 :                   ? _readResult_resp_hit_noS2_hit_level_match_T_25</span></a>
<a name="1459"><span class="lineNum">    1459 </span>                :<span class="lineCov">      80004 :                     &amp; readResult_resp_hit_noS2_hit_tag_match_2_1</span></a>
<a name="1460"><span class="lineNum">    1460 </span>                :<span class="lineCov">      80004 :                     &amp; io_ptw_resp_bits_s1_entry_tag[5:0] == io_requestor_2_req_bits_vaddr[20:15]</span></a>
<a name="1461"><span class="lineNum">    1461 </span>                :<span class="lineCov">      80004 :                   : _s1_paddr_T_20</span></a>
<a name="1462"><span class="lineNum">    1462 </span>                :<span class="lineCov">      80004 :                       ? _readResult_resp_hit_noS2_hit_level_match_T_25</span></a>
<a name="1463"><span class="lineNum">    1463 </span>                :<span class="lineCov">      80004 :                         &amp; readResult_resp_hit_noS2_hit_tag_match_2_1</span></a>
<a name="1464"><span class="lineNum">    1464 </span>                :<span class="lineCov">      80004 :                       : (_GEN_0 | readResult_resp_hit_noS2_hit_tag_match_2_2)</span></a>
<a name="1465"><span class="lineNum">    1465 </span>                :<span class="lineCov">      80004 :                         &amp; readResult_resp_hit_noS2_hit_tag_match_2_3)</span></a>
<a name="1466"><span class="lineNum">    1466 </span>                :<span class="lineCov">      80004 :              &amp; _GEN_1[io_requestor_2_req_bits_vaddr[14:12]]) &amp; io_ptw_resp_valid</span></a>
<a name="1467"><span class="lineNum">    1467 </span>                :<span class="lineCov">      80004 :         &amp; req_in_s2xlate_2 == io_ptw_resp_bits_s2xlate;</span></a>
<a name="1468"><span class="lineNum">    1468 </span>                :<span class="lineCov">      80004 :       ptw_already_back_last_REG &lt;= io_ptw_resp_valid;</span></a>
<a name="1469"><span class="lineNum">    1469 </span>                :<span class="lineCov">      80004 :       ptw_already_back_last_REG_1 &lt;= io_ptw_resp_valid;</span></a>
<a name="1470"><span class="lineNum">    1470 </span>                :<span class="lineCov">      80004 :       new_coming_last_REG &lt;= _difftest_valid_T_28 &amp; ~io_flushPipe_2;</span></a>
<a name="1471"><span class="lineNum">    1471 </span>                :<span class="lineCov">      80004 :       miss_v_valid &lt;=</span></a>
<a name="1472"><span class="lineNum">    1472 </span>                :<span class="lineCov">      80004 :         ~(io_flushPipe_2 | _difftest_valid_T_31) &amp; (miss_wire | miss_v_valid);</span></a>
<a name="1473"><span class="lineNum">    1473 </span>                :<span class="lineCov">      80004 :       miss_req_v_valid &lt;=</span></a>
<a name="1474"><span class="lineNum">    1474 </span>                :<span class="lineCov">      80004 :         ~(io_flushPipe_2 | _miss_req_v_T_4 | _difftest_valid_T_31)</span></a>
<a name="1475"><span class="lineNum">    1475 </span>                :<span class="lineCov">      80004 :         &amp; (_miss_req_v_T_3 | miss_req_v_valid);</span></a>
<a name="1476"><span class="lineNum">    1476 </span>                :<span class="lineCov">      80004 :       REG_4 &lt;= ~io_requestor_2_resp_valid_0 | io_requestor_2_resp_ready;</span></a>
<a name="1477"><span class="lineNum">    1477 </span>                :<span class="lineCov">      80004 :       REG_5 &lt;= req_out_v_2 | ~(miss_v | miss_req_v);</span></a>
<a name="1478"><span class="lineNum">    1478 </span>                :<span class="lineCov">      80004 :       result_ok_last_REG &lt;= io_requestor_0_req_valid;</span></a>
<a name="1479"><span class="lineNum">    1479 </span>                :<span class="lineCov">      80004 :       result_ok_last_REG_1 &lt;= io_requestor_1_req_valid;</span></a>
<a name="1480"><span class="lineNum">    1480 </span>                :<span class="lineCov">      80004 :       result_ok_last_REG_2 &lt;= _difftest_valid_T_28;</span></a>
<a name="1481"><span class="lineNum">    1481 </span>                :            :     end</a>
<a name="1482"><span class="lineNum">    1482 </span>                :            :   end // always @(posedge, posedge)</a>
<a name="1483"><span class="lineNum">    1483 </span>                :            :   wire [2:0]       _GEN_35 = _GEN_4[need_gpa_vpn[2:0]];</a>
<a name="1484"><span class="lineNum">    1484 </span>                :            :   wire [3:0][43:0] _GEN_36 =</a>
<a name="1485"><span class="lineNum">    1485 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_ppn[40:24], need_gpa_vpn[26:0]}},</a>
<a name="1486"><span class="lineNum">    1486 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:15], need_gpa_vpn[17:0]}},</a>
<a name="1487"><span class="lineNum">    1487 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:6], need_gpa_vpn[8:0]}},</a>
<a name="1488"><span class="lineNum">    1488 </span>                :            :      {io_ptw_resp_bits_s1_entry_n</a>
<a name="1489"><span class="lineNum">    1489 </span>                :            :         ? {io_ptw_resp_bits_s1_entry_ppn[40:1], need_gpa_vpn[3:0]}</a>
<a name="1490"><span class="lineNum">    1490 </span>                :            :         : {io_ptw_resp_bits_s1_entry_ppn, _GEN_35}}};</a>
<a name="1491"><span class="lineNum">    1491 </span>                :            :   wire [2:0]       _GEN_37 = _GEN_4[need_gpa_vpn[2:0]];</a>
<a name="1492"><span class="lineNum">    1492 </span>                :            :   wire [3:0][43:0] _GEN_38 =</a>
<a name="1493"><span class="lineNum">    1493 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_ppn[40:24], need_gpa_vpn[26:0]}},</a>
<a name="1494"><span class="lineNum">    1494 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:15], need_gpa_vpn[17:0]}},</a>
<a name="1495"><span class="lineNum">    1495 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:6], need_gpa_vpn[8:0]}},</a>
<a name="1496"><span class="lineNum">    1496 </span>                :            :      {io_ptw_resp_bits_s1_entry_n</a>
<a name="1497"><span class="lineNum">    1497 </span>                :            :         ? {io_ptw_resp_bits_s1_entry_ppn[40:1], need_gpa_vpn[3:0]}</a>
<a name="1498"><span class="lineNum">    1498 </span>                :            :         : {io_ptw_resp_bits_s1_entry_ppn, _GEN_37}}};</a>
<a name="1499"><span class="lineNum">    1499 </span>                :            :   wire [2:0]       _GEN_39 = _GEN_4[need_gpa_vpn[2:0]];</a>
<a name="1500"><span class="lineNum">    1500 </span>                :            :   wire [3:0][43:0] _GEN_40 =</a>
<a name="1501"><span class="lineNum">    1501 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_ppn[40:24], need_gpa_vpn[26:0]}},</a>
<a name="1502"><span class="lineNum">    1502 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:15], need_gpa_vpn[17:0]}},</a>
<a name="1503"><span class="lineNum">    1503 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:6], need_gpa_vpn[8:0]}},</a>
<a name="1504"><span class="lineNum">    1504 </span>                :            :      {io_ptw_resp_bits_s1_entry_n</a>
<a name="1505"><span class="lineNum">    1505 </span>                :            :         ? {io_ptw_resp_bits_s1_entry_ppn[40:1], need_gpa_vpn[3:0]}</a>
<a name="1506"><span class="lineNum">    1506 </span>                :            :         : {io_ptw_resp_bits_s1_entry_ppn, _GEN_39}}};</a>
<a name="1507"><span class="lineNum">    1507 </span>                :<span class="lineCov">          2 :   wire             readResult_onlyS2 = req_in_s2xlate_0 == 2'h2;</span></a>
<a name="1508"><span class="lineNum">    1508 </span>                :            :   wire [2:0]       _GEN_41 = _GEN_4[io_requestor_0_req_bits_vaddr[14:12]];</a>
<a name="1509"><span class="lineNum">    1509 </span>                :            :   wire [3:0][43:0] _GEN_42 =</a>
<a name="1510"><span class="lineNum">    1510 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_ppn[40:24], io_requestor_0_req_bits_vaddr[38:12]}},</a>
<a name="1511"><span class="lineNum">    1511 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:15], io_requestor_0_req_bits_vaddr[29:12]}},</a>
<a name="1512"><span class="lineNum">    1512 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:6], io_requestor_0_req_bits_vaddr[20:12]}},</a>
<a name="1513"><span class="lineNum">    1513 </span>                :            :      {io_ptw_resp_bits_s1_entry_n</a>
<a name="1514"><span class="lineNum">    1514 </span>                :            :         ? {io_ptw_resp_bits_s1_entry_ppn[40:1], io_requestor_0_req_bits_vaddr[15:12]}</a>
<a name="1515"><span class="lineNum">    1515 </span>                :            :         : {io_ptw_resp_bits_s1_entry_ppn, _GEN_41}}};</a>
<a name="1516"><span class="lineNum">    1516 </span>                :<span class="lineCov">          6 :   wire [26:0]      readResult_gvpn =</span></a>
<a name="1517"><span class="lineNum">    1517 </span>                :            :     readResult_onlyS2</a>
<a name="1518"><span class="lineNum">    1518 </span>                :            :       ? io_requestor_0_req_bits_vaddr[38:12]</a>
<a name="1519"><span class="lineNum">    1519 </span>                :            :       : _GEN_42[io_ptw_resp_bits_s1_entry_level][26:0];</a>
<a name="1520"><span class="lineNum">    1520 </span>                :<span class="lineCov">          2 :   wire             readResult_onlyS2_1 = req_in_s2xlate_1 == 2'h2;</span></a>
<a name="1521"><span class="lineNum">    1521 </span>                :            :   wire [2:0]       _GEN_43 = _GEN_4[io_requestor_1_req_bits_vaddr[14:12]];</a>
<a name="1522"><span class="lineNum">    1522 </span>                :            :   wire [3:0][43:0] _GEN_44 =</a>
<a name="1523"><span class="lineNum">    1523 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_ppn[40:24], io_requestor_1_req_bits_vaddr[38:12]}},</a>
<a name="1524"><span class="lineNum">    1524 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:15], io_requestor_1_req_bits_vaddr[29:12]}},</a>
<a name="1525"><span class="lineNum">    1525 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:6], io_requestor_1_req_bits_vaddr[20:12]}},</a>
<a name="1526"><span class="lineNum">    1526 </span>                :            :      {io_ptw_resp_bits_s1_entry_n</a>
<a name="1527"><span class="lineNum">    1527 </span>                :            :         ? {io_ptw_resp_bits_s1_entry_ppn[40:1], io_requestor_1_req_bits_vaddr[15:12]}</a>
<a name="1528"><span class="lineNum">    1528 </span>                :            :         : {io_ptw_resp_bits_s1_entry_ppn, _GEN_43}}};</a>
<a name="1529"><span class="lineNum">    1529 </span>                :<span class="lineCov">          6 :   wire [26:0]      readResult_gvpn_2 =</span></a>
<a name="1530"><span class="lineNum">    1530 </span>                :            :     readResult_onlyS2_1</a>
<a name="1531"><span class="lineNum">    1531 </span>                :            :       ? io_requestor_1_req_bits_vaddr[38:12]</a>
<a name="1532"><span class="lineNum">    1532 </span>                :            :       : _GEN_44[io_ptw_resp_bits_s1_entry_level][26:0];</a>
<a name="1533"><span class="lineNum">    1533 </span>                :<span class="lineCov">          2 :   wire             readResult_onlyS2_2 = req_in_s2xlate_2 == 2'h2;</span></a>
<a name="1534"><span class="lineNum">    1534 </span>                :            :   wire [2:0]       _GEN_45 = _GEN_4[io_requestor_2_req_bits_vaddr[14:12]];</a>
<a name="1535"><span class="lineNum">    1535 </span>                :            :   wire [3:0][43:0] _GEN_46 =</a>
<a name="1536"><span class="lineNum">    1536 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_ppn[40:24], io_requestor_2_req_bits_vaddr[38:12]}},</a>
<a name="1537"><span class="lineNum">    1537 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:15], io_requestor_2_req_bits_vaddr[29:12]}},</a>
<a name="1538"><span class="lineNum">    1538 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:6], io_requestor_2_req_bits_vaddr[20:12]}},</a>
<a name="1539"><span class="lineNum">    1539 </span>                :            :      {io_ptw_resp_bits_s1_entry_n</a>
<a name="1540"><span class="lineNum">    1540 </span>                :            :         ? {io_ptw_resp_bits_s1_entry_ppn[40:1], io_requestor_2_req_bits_vaddr[15:12]}</a>
<a name="1541"><span class="lineNum">    1541 </span>                :            :         : {io_ptw_resp_bits_s1_entry_ppn, _GEN_45}}};</a>
<a name="1542"><span class="lineNum">    1542 </span>                :<span class="lineCov">          6 :   wire [26:0]      readResult_gvpn_4 =</span></a>
<a name="1543"><span class="lineNum">    1543 </span>                :            :     readResult_onlyS2_2</a>
<a name="1544"><span class="lineNum">    1544 </span>                :            :       ? io_requestor_2_req_bits_vaddr[38:12]</a>
<a name="1545"><span class="lineNum">    1545 </span>                :            :       : _GEN_46[io_ptw_resp_bits_s1_entry_level][26:0];</a>
<a name="1546"><span class="lineNum">    1546 </span>                :            :   wire [3:0][37:0] _GEN_47 =</a>
<a name="1547"><span class="lineNum">    1547 </span>                :            :     {{{io_ptw_resp_bits_s2_entry_ppn[37:27], readResult_gvpn}},</a>
<a name="1548"><span class="lineNum">    1548 </span>                :            :      {{io_ptw_resp_bits_s2_entry_ppn[37:18], readResult_gvpn[17:0]}},</a>
<a name="1549"><span class="lineNum">    1549 </span>                :            :      {{io_ptw_resp_bits_s2_entry_ppn[37:9], readResult_gvpn[8:0]}},</a>
<a name="1550"><span class="lineNum">    1550 </span>                :            :      {io_ptw_resp_bits_s2_entry_n</a>
<a name="1551"><span class="lineNum">    1551 </span>                :            :         ? {io_ptw_resp_bits_s2_entry_ppn[37:4], readResult_gvpn[3:0]}</a>
<a name="1552"><span class="lineNum">    1552 </span>                :            :         : io_ptw_resp_bits_s2_entry_ppn}};</a>
<a name="1553"><span class="lineNum">    1553 </span>                :            :   wire [3:0][43:0] _GEN_48 =</a>
<a name="1554"><span class="lineNum">    1554 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_ppn[40:24], io_requestor_0_req_bits_vaddr[38:12]}},</a>
<a name="1555"><span class="lineNum">    1555 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:15], io_requestor_0_req_bits_vaddr[29:12]}},</a>
<a name="1556"><span class="lineNum">    1556 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:6], io_requestor_0_req_bits_vaddr[20:12]}},</a>
<a name="1557"><span class="lineNum">    1557 </span>                :            :      {io_ptw_resp_bits_s1_entry_n</a>
<a name="1558"><span class="lineNum">    1558 </span>                :            :         ? {io_ptw_resp_bits_s1_entry_ppn[40:1], io_requestor_0_req_bits_vaddr[15:12]}</a>
<a name="1559"><span class="lineNum">    1559 </span>                :            :         : {io_ptw_resp_bits_s1_entry_ppn, _GEN_41}}};</a>
<a name="1560"><span class="lineNum">    1560 </span>                :            :   wire [3:0][37:0] _GEN_49 =</a>
<a name="1561"><span class="lineNum">    1561 </span>                :            :     {{{io_ptw_resp_bits_s2_entry_ppn[37:27], readResult_gvpn_2}},</a>
<a name="1562"><span class="lineNum">    1562 </span>                :            :      {{io_ptw_resp_bits_s2_entry_ppn[37:18], readResult_gvpn_2[17:0]}},</a>
<a name="1563"><span class="lineNum">    1563 </span>                :            :      {{io_ptw_resp_bits_s2_entry_ppn[37:9], readResult_gvpn_2[8:0]}},</a>
<a name="1564"><span class="lineNum">    1564 </span>                :            :      {io_ptw_resp_bits_s2_entry_n</a>
<a name="1565"><span class="lineNum">    1565 </span>                :            :         ? {io_ptw_resp_bits_s2_entry_ppn[37:4], readResult_gvpn_2[3:0]}</a>
<a name="1566"><span class="lineNum">    1566 </span>                :            :         : io_ptw_resp_bits_s2_entry_ppn}};</a>
<a name="1567"><span class="lineNum">    1567 </span>                :            :   wire [3:0][43:0] _GEN_50 =</a>
<a name="1568"><span class="lineNum">    1568 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_ppn[40:24], io_requestor_1_req_bits_vaddr[38:12]}},</a>
<a name="1569"><span class="lineNum">    1569 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:15], io_requestor_1_req_bits_vaddr[29:12]}},</a>
<a name="1570"><span class="lineNum">    1570 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:6], io_requestor_1_req_bits_vaddr[20:12]}},</a>
<a name="1571"><span class="lineNum">    1571 </span>                :            :      {io_ptw_resp_bits_s1_entry_n</a>
<a name="1572"><span class="lineNum">    1572 </span>                :            :         ? {io_ptw_resp_bits_s1_entry_ppn[40:1], io_requestor_1_req_bits_vaddr[15:12]}</a>
<a name="1573"><span class="lineNum">    1573 </span>                :            :         : {io_ptw_resp_bits_s1_entry_ppn, _GEN_43}}};</a>
<a name="1574"><span class="lineNum">    1574 </span>                :            :   wire [3:0][37:0] _GEN_51 =</a>
<a name="1575"><span class="lineNum">    1575 </span>                :            :     {{{io_ptw_resp_bits_s2_entry_ppn[37:27], readResult_gvpn_4}},</a>
<a name="1576"><span class="lineNum">    1576 </span>                :            :      {{io_ptw_resp_bits_s2_entry_ppn[37:18], readResult_gvpn_4[17:0]}},</a>
<a name="1577"><span class="lineNum">    1577 </span>                :            :      {{io_ptw_resp_bits_s2_entry_ppn[37:9], readResult_gvpn_4[8:0]}},</a>
<a name="1578"><span class="lineNum">    1578 </span>                :            :      {io_ptw_resp_bits_s2_entry_n</a>
<a name="1579"><span class="lineNum">    1579 </span>                :            :         ? {io_ptw_resp_bits_s2_entry_ppn[37:4], readResult_gvpn_4[3:0]}</a>
<a name="1580"><span class="lineNum">    1580 </span>                :            :         : io_ptw_resp_bits_s2_entry_ppn}};</a>
<a name="1581"><span class="lineNum">    1581 </span>                :            :   wire [3:0][43:0] _GEN_52 =</a>
<a name="1582"><span class="lineNum">    1582 </span>                :            :     {{{io_ptw_resp_bits_s1_entry_ppn[40:24], io_requestor_2_req_bits_vaddr[38:12]}},</a>
<a name="1583"><span class="lineNum">    1583 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:15], io_requestor_2_req_bits_vaddr[29:12]}},</a>
<a name="1584"><span class="lineNum">    1584 </span>                :            :      {{io_ptw_resp_bits_s1_entry_ppn[40:6], io_requestor_2_req_bits_vaddr[20:12]}},</a>
<a name="1585"><span class="lineNum">    1585 </span>                :            :      {io_ptw_resp_bits_s1_entry_n</a>
<a name="1586"><span class="lineNum">    1586 </span>                :            :         ? {io_ptw_resp_bits_s1_entry_ppn[40:1], io_requestor_2_req_bits_vaddr[15:12]}</a>
<a name="1587"><span class="lineNum">    1587 </span>                :            :         : {io_ptw_resp_bits_s1_entry_ppn, _GEN_45}}};</a>
<a name="1588"><span class="lineNum">    1588 </span>                :            :   wire [43:0]      _GEN_53 = {6'h0, io_ptw_resp_bits_s2_entry_tag};</a>
<a name="1589"><span class="lineNum">    1589 </span>                :<span class="lineCov">      80036 :   always @(posedge clock) begin</span></a>
<a name="1590"><span class="lineNum">    1590 </span>                :<span class="lineCov">      60263 :     if (io_requestor_0_req_valid) begin</span></a>
<a name="1591"><span class="lineNum">    1591 </span>                :<span class="lineCov">      19773 :       req_out_0_vaddr &lt;= io_requestor_0_req_bits_vaddr;</span></a>
<a name="1592"><span class="lineNum">    1592 </span>                :<span class="lineCov">      19773 :       virt_out_0 &lt;= io_csr_priv_virt;</span></a>
<a name="1593"><span class="lineNum">    1593 </span>                :<span class="lineCov">      19773 :       difftest_vpn_r &lt;= io_requestor_0_req_bits_vaddr[49:12];</span></a>
<a name="1594"><span class="lineNum">    1594 </span>                :            :     end</a>
<a name="1595"><span class="lineNum">    1595 </span>                :<span class="lineCov">      60041 :     if (io_requestor_1_req_valid) begin</span></a>
<a name="1596"><span class="lineNum">    1596 </span>                :<span class="lineCov">      20185 :       req_out_1_vaddr &lt;= io_requestor_1_req_bits_vaddr;</span></a>
<a name="1597"><span class="lineNum">    1597 </span>                :<span class="lineCov">      20185 :       virt_out_1 &lt;= io_csr_priv_virt;</span></a>
<a name="1598"><span class="lineNum">    1598 </span>                :<span class="lineCov">      20185 :       difftest_vpn_r_1 &lt;= io_requestor_1_req_bits_vaddr[49:12];</span></a>
<a name="1599"><span class="lineNum">    1599 </span>                :            :     end</a>
<a name="1600"><span class="lineNum">    1600 </span>                :<span class="lineCov">      80034 :     if (_difftest_valid_T_28) begin</span></a>
<a name="1601"><span class="lineNum">    1601 </span>                :<span class="lineCov">          2 :       req_out_2_vaddr &lt;= io_requestor_2_req_bits_vaddr;</span></a>
<a name="1602"><span class="lineNum">    1602 </span>                :<span class="lineCov">          2 :       virt_out_2 &lt;= io_csr_priv_virt;</span></a>
<a name="1603"><span class="lineNum">    1603 </span>                :            :     end</a>
<a name="1604"><span class="lineNum">    1604 </span>                :<span class="lineCov">      80036 :     if (_GEN_17) begin</span></a>
<a name="1605"><span class="lineNum">    1605 </span>                :<span class="lineCov">      80036 :       if (_GEN_13) begin</span></a>
<a name="1606"><span class="lineNum">    1606 </span>                :<span class="lineCov">      80036 :         if (_GEN_9) begin</span></a>
<a name="1607"><span class="lineNum">    1607 </span>                :            :         end</a>
<a name="1608"><span class="lineNum">    1608 </span>                :            :         else</a>
<a name="1609"><span class="lineNum">    1609 </span>                :<span class="lineNoCov">          0 :           resp_gpa_gvpn &lt;=</span></a>
<a name="1610"><span class="lineNum">    1610 </span>                :<span class="lineNoCov">          0 :             onlyS2_4</span></a>
<a name="1611"><span class="lineNum">    1611 </span>                :<span class="lineNoCov">          0 :               ? _GEN_53</span></a>
<a name="1612"><span class="lineNum">    1612 </span>                :<span class="lineNoCov">          0 :               : ~(_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1613"><span class="lineNum">    1613 </span>                :<span class="lineNoCov">          0 :                 &amp; io_ptw_resp_bits_s1_entry_v &amp; ~io_ptw_resp_bits_s1_pf</span></a>
<a name="1614"><span class="lineNum">    1614 </span>                :<span class="lineNoCov">          0 :                 &amp; ~io_ptw_resp_bits_s1_af</span></a>
<a name="1615"><span class="lineNum">    1615 </span>                :<span class="lineNoCov">          0 :                   ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_35}</span></a>
<a name="1616"><span class="lineNum">    1616 </span>                :<span class="lineNoCov">          0 :                   : _GEN_36[io_ptw_resp_bits_s1_entry_level];</span></a>
<a name="1617"><span class="lineNum">    1617 </span>                :            :       end</a>
<a name="1618"><span class="lineNum">    1618 </span>                :            :       else</a>
<a name="1619"><span class="lineNum">    1619 </span>                :<span class="lineNoCov">          0 :         resp_gpa_gvpn &lt;=</span></a>
<a name="1620"><span class="lineNum">    1620 </span>                :<span class="lineNoCov">          0 :           onlyS2_4</span></a>
<a name="1621"><span class="lineNum">    1621 </span>                :<span class="lineNoCov">          0 :             ? _GEN_53</span></a>
<a name="1622"><span class="lineNum">    1622 </span>                :<span class="lineNoCov">          0 :             : ~(_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1623"><span class="lineNum">    1623 </span>                :<span class="lineNoCov">          0 :               &amp; io_ptw_resp_bits_s1_entry_v &amp; ~io_ptw_resp_bits_s1_pf</span></a>
<a name="1624"><span class="lineNum">    1624 </span>                :<span class="lineNoCov">          0 :               &amp; ~io_ptw_resp_bits_s1_af</span></a>
<a name="1625"><span class="lineNum">    1625 </span>                :<span class="lineNoCov">          0 :                 ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_37}</span></a>
<a name="1626"><span class="lineNum">    1626 </span>                :<span class="lineNoCov">          0 :                 : _GEN_38[io_ptw_resp_bits_s1_entry_level];</span></a>
<a name="1627"><span class="lineNum">    1627 </span>                :            :     end</a>
<a name="1628"><span class="lineNum">    1628 </span>                :            :     else</a>
<a name="1629"><span class="lineNum">    1629 </span>                :<span class="lineNoCov">          0 :       resp_gpa_gvpn &lt;=</span></a>
<a name="1630"><span class="lineNum">    1630 </span>                :<span class="lineNoCov">          0 :         onlyS2_4</span></a>
<a name="1631"><span class="lineNum">    1631 </span>                :<span class="lineNoCov">          0 :           ? _GEN_53</span></a>
<a name="1632"><span class="lineNum">    1632 </span>                :<span class="lineNoCov">          0 :           : ~(_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1633"><span class="lineNum">    1633 </span>                :<span class="lineNoCov">          0 :             &amp; io_ptw_resp_bits_s1_entry_v &amp; ~io_ptw_resp_bits_s1_pf</span></a>
<a name="1634"><span class="lineNum">    1634 </span>                :<span class="lineNoCov">          0 :             &amp; ~io_ptw_resp_bits_s1_af</span></a>
<a name="1635"><span class="lineNum">    1635 </span>                :<span class="lineNoCov">          0 :               ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_39}</span></a>
<a name="1636"><span class="lineNum">    1636 </span>                :<span class="lineNoCov">          0 :               : _GEN_40[io_ptw_resp_bits_s1_entry_level];</span></a>
<a name="1637"><span class="lineNum">    1637 </span>                :<span class="lineCov">      80036 :     if (io_ptw_resp_valid) begin</span></a>
<a name="1638"><span class="lineNum">    1638 </span>                :<span class="lineNoCov">          0 :       readResult_p_ppn &lt;=</span></a>
<a name="1639"><span class="lineNum">    1639 </span>                :<span class="lineNoCov">          0 :         readResult_onlyS2 | (&amp;req_in_s2xlate_0)</span></a>
<a name="1640"><span class="lineNum">    1640 </span>                :<span class="lineNoCov">          0 :           ? {6'h0, _GEN_47[io_ptw_resp_bits_s2_entry_level]}</span></a>
<a name="1641"><span class="lineNum">    1641 </span>                :<span class="lineNoCov">          0 :           : _GEN_42[io_ptw_resp_bits_s1_entry_level];</span></a>
<a name="1642"><span class="lineNum">    1642 </span>                :<span class="lineNoCov">          0 :       readResult_p_pbmt &lt;= io_ptw_resp_bits_s1_entry_pbmt;</span></a>
<a name="1643"><span class="lineNum">    1643 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_pf &lt;= io_ptw_resp_bits_s1_pf;</span></a>
<a name="1644"><span class="lineNum">    1644 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_af &lt;= io_ptw_resp_bits_s1_af;</span></a>
<a name="1645"><span class="lineNum">    1645 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_v &lt;= io_ptw_resp_bits_s1_entry_v;</span></a>
<a name="1646"><span class="lineNum">    1646 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_a &lt;= io_ptw_resp_bits_s1_entry_perm_a;</span></a>
<a name="1647"><span class="lineNum">    1647 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_u &lt;= io_ptw_resp_bits_s1_entry_perm_u;</span></a>
<a name="1648"><span class="lineNum">    1648 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_x &lt;= io_ptw_resp_bits_s1_entry_perm_x;</span></a>
<a name="1649"><span class="lineNum">    1649 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_w &lt;= io_ptw_resp_bits_s1_entry_perm_w;</span></a>
<a name="1650"><span class="lineNum">    1650 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_r &lt;= io_ptw_resp_bits_s1_entry_perm_r;</span></a>
<a name="1651"><span class="lineNum">    1651 </span>                :<span class="lineNoCov">          0 :       readResult_p_gvpn &lt;=</span></a>
<a name="1652"><span class="lineNum">    1652 </span>                :<span class="lineNoCov">          0 :         readResult_onlyS2</span></a>
<a name="1653"><span class="lineNum">    1653 </span>                :<span class="lineNoCov">          0 :           ? _GEN_53</span></a>
<a name="1654"><span class="lineNum">    1654 </span>                :<span class="lineNoCov">          0 :           : ~(_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1655"><span class="lineNum">    1655 </span>                :<span class="lineNoCov">          0 :             &amp; io_ptw_resp_bits_s1_entry_v &amp; ~io_ptw_resp_bits_s1_pf</span></a>
<a name="1656"><span class="lineNum">    1656 </span>                :<span class="lineNoCov">          0 :             &amp; ~io_ptw_resp_bits_s1_af</span></a>
<a name="1657"><span class="lineNum">    1657 </span>                :<span class="lineNoCov">          0 :               ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_41}</span></a>
<a name="1658"><span class="lineNum">    1658 </span>                :<span class="lineNoCov">          0 :               : _GEN_48[io_ptw_resp_bits_s1_entry_level];</span></a>
<a name="1659"><span class="lineNum">    1659 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_pbmt &lt;= io_ptw_resp_bits_s2_entry_pbmt;</span></a>
<a name="1660"><span class="lineNum">    1660 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_pf &lt;= io_ptw_resp_bits_s2_gpf;</span></a>
<a name="1661"><span class="lineNum">    1661 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_af &lt;= io_ptw_resp_bits_s2_gaf;</span></a>
<a name="1662"><span class="lineNum">    1662 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_a &lt;= io_ptw_resp_bits_s2_entry_perm_a;</span></a>
<a name="1663"><span class="lineNum">    1663 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_x &lt;= io_ptw_resp_bits_s2_entry_perm_x;</span></a>
<a name="1664"><span class="lineNum">    1664 </span>                :<span class="lineNoCov">          0 :       readResult_p_s2xlate &lt;= io_ptw_resp_bits_s2xlate;</span></a>
<a name="1665"><span class="lineNum">    1665 </span>                :<span class="lineNoCov">          0 :       readResult_p_s1_level &lt;= io_ptw_resp_bits_s1_entry_level;</span></a>
<a name="1666"><span class="lineNum">    1666 </span>                :<span class="lineNoCov">          0 :       readResult_p_s1_isLeaf &lt;=</span></a>
<a name="1667"><span class="lineNum">    1667 </span>                :<span class="lineNoCov">          0 :         (_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1668"><span class="lineNum">    1668 </span>                :<span class="lineNoCov">          0 :         &amp; io_ptw_resp_bits_s1_entry_v;</span></a>
<a name="1669"><span class="lineNum">    1669 </span>                :<span class="lineNoCov">          0 :       readResult_p_s1_isFakePte &lt;=</span></a>
<a name="1670"><span class="lineNum">    1670 </span>                :<span class="lineNoCov">          0 :         ~io_ptw_resp_bits_s1_pf &amp; ~io_ptw_resp_bits_s1_entry_v &amp; ~io_ptw_resp_bits_s1_af;</span></a>
<a name="1671"><span class="lineNum">    1671 </span>                :<span class="lineNoCov">          0 :       readResult_p_ppn_1 &lt;=</span></a>
<a name="1672"><span class="lineNum">    1672 </span>                :<span class="lineNoCov">          0 :         readResult_onlyS2_1 | (&amp;req_in_s2xlate_1)</span></a>
<a name="1673"><span class="lineNum">    1673 </span>                :<span class="lineNoCov">          0 :           ? {6'h0, _GEN_49[io_ptw_resp_bits_s2_entry_level]}</span></a>
<a name="1674"><span class="lineNum">    1674 </span>                :<span class="lineNoCov">          0 :           : _GEN_44[io_ptw_resp_bits_s1_entry_level];</span></a>
<a name="1675"><span class="lineNum">    1675 </span>                :<span class="lineNoCov">          0 :       readResult_p_pbmt_1 &lt;= io_ptw_resp_bits_s1_entry_pbmt;</span></a>
<a name="1676"><span class="lineNum">    1676 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_1_pf &lt;= io_ptw_resp_bits_s1_pf;</span></a>
<a name="1677"><span class="lineNum">    1677 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_1_af &lt;= io_ptw_resp_bits_s1_af;</span></a>
<a name="1678"><span class="lineNum">    1678 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_1_v &lt;= io_ptw_resp_bits_s1_entry_v;</span></a>
<a name="1679"><span class="lineNum">    1679 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_1_a &lt;= io_ptw_resp_bits_s1_entry_perm_a;</span></a>
<a name="1680"><span class="lineNum">    1680 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_1_u &lt;= io_ptw_resp_bits_s1_entry_perm_u;</span></a>
<a name="1681"><span class="lineNum">    1681 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_1_x &lt;= io_ptw_resp_bits_s1_entry_perm_x;</span></a>
<a name="1682"><span class="lineNum">    1682 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_1_w &lt;= io_ptw_resp_bits_s1_entry_perm_w;</span></a>
<a name="1683"><span class="lineNum">    1683 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_1_r &lt;= io_ptw_resp_bits_s1_entry_perm_r;</span></a>
<a name="1684"><span class="lineNum">    1684 </span>                :<span class="lineNoCov">          0 :       readResult_p_gvpn_1 &lt;=</span></a>
<a name="1685"><span class="lineNum">    1685 </span>                :<span class="lineNoCov">          0 :         readResult_onlyS2_1</span></a>
<a name="1686"><span class="lineNum">    1686 </span>                :<span class="lineNoCov">          0 :           ? _GEN_53</span></a>
<a name="1687"><span class="lineNum">    1687 </span>                :<span class="lineNoCov">          0 :           : ~(_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1688"><span class="lineNum">    1688 </span>                :<span class="lineNoCov">          0 :             &amp; io_ptw_resp_bits_s1_entry_v &amp; ~io_ptw_resp_bits_s1_pf</span></a>
<a name="1689"><span class="lineNum">    1689 </span>                :<span class="lineNoCov">          0 :             &amp; ~io_ptw_resp_bits_s1_af</span></a>
<a name="1690"><span class="lineNum">    1690 </span>                :<span class="lineNoCov">          0 :               ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_43}</span></a>
<a name="1691"><span class="lineNum">    1691 </span>                :<span class="lineNoCov">          0 :               : _GEN_50[io_ptw_resp_bits_s1_entry_level];</span></a>
<a name="1692"><span class="lineNum">    1692 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_pbmt_1 &lt;= io_ptw_resp_bits_s2_entry_pbmt;</span></a>
<a name="1693"><span class="lineNum">    1693 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_1_pf &lt;= io_ptw_resp_bits_s2_gpf;</span></a>
<a name="1694"><span class="lineNum">    1694 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_1_af &lt;= io_ptw_resp_bits_s2_gaf;</span></a>
<a name="1695"><span class="lineNum">    1695 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_1_a &lt;= io_ptw_resp_bits_s2_entry_perm_a;</span></a>
<a name="1696"><span class="lineNum">    1696 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_1_x &lt;= io_ptw_resp_bits_s2_entry_perm_x;</span></a>
<a name="1697"><span class="lineNum">    1697 </span>                :<span class="lineNoCov">          0 :       readResult_p_s2xlate_1 &lt;= io_ptw_resp_bits_s2xlate;</span></a>
<a name="1698"><span class="lineNum">    1698 </span>                :<span class="lineNoCov">          0 :       readResult_p_s1_level_1 &lt;= io_ptw_resp_bits_s1_entry_level;</span></a>
<a name="1699"><span class="lineNum">    1699 </span>                :<span class="lineNoCov">          0 :       readResult_p_s1_isLeaf_1 &lt;=</span></a>
<a name="1700"><span class="lineNum">    1700 </span>                :<span class="lineNoCov">          0 :         (_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1701"><span class="lineNum">    1701 </span>                :<span class="lineNoCov">          0 :         &amp; io_ptw_resp_bits_s1_entry_v;</span></a>
<a name="1702"><span class="lineNum">    1702 </span>                :<span class="lineNoCov">          0 :       readResult_p_s1_isFakePte_1 &lt;=</span></a>
<a name="1703"><span class="lineNum">    1703 </span>                :<span class="lineNoCov">          0 :         ~io_ptw_resp_bits_s1_pf &amp; ~io_ptw_resp_bits_s1_entry_v &amp; ~io_ptw_resp_bits_s1_af;</span></a>
<a name="1704"><span class="lineNum">    1704 </span>                :<span class="lineNoCov">          0 :       readResult_p_ppn_2 &lt;=</span></a>
<a name="1705"><span class="lineNum">    1705 </span>                :<span class="lineNoCov">          0 :         readResult_onlyS2_2 | (&amp;req_in_s2xlate_2)</span></a>
<a name="1706"><span class="lineNum">    1706 </span>                :<span class="lineNoCov">          0 :           ? {6'h0, _GEN_51[io_ptw_resp_bits_s2_entry_level]}</span></a>
<a name="1707"><span class="lineNum">    1707 </span>                :<span class="lineNoCov">          0 :           : _GEN_46[io_ptw_resp_bits_s1_entry_level];</span></a>
<a name="1708"><span class="lineNum">    1708 </span>                :<span class="lineNoCov">          0 :       readResult_p_pbmt_2 &lt;= io_ptw_resp_bits_s1_entry_pbmt;</span></a>
<a name="1709"><span class="lineNum">    1709 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_2_pf &lt;= io_ptw_resp_bits_s1_pf;</span></a>
<a name="1710"><span class="lineNum">    1710 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_2_af &lt;= io_ptw_resp_bits_s1_af;</span></a>
<a name="1711"><span class="lineNum">    1711 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_2_v &lt;= io_ptw_resp_bits_s1_entry_v;</span></a>
<a name="1712"><span class="lineNum">    1712 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_2_a &lt;= io_ptw_resp_bits_s1_entry_perm_a;</span></a>
<a name="1713"><span class="lineNum">    1713 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_2_u &lt;= io_ptw_resp_bits_s1_entry_perm_u;</span></a>
<a name="1714"><span class="lineNum">    1714 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_2_x &lt;= io_ptw_resp_bits_s1_entry_perm_x;</span></a>
<a name="1715"><span class="lineNum">    1715 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_2_w &lt;= io_ptw_resp_bits_s1_entry_perm_w;</span></a>
<a name="1716"><span class="lineNum">    1716 </span>                :<span class="lineNoCov">          0 :       readResult_p_perm_2_r &lt;= io_ptw_resp_bits_s1_entry_perm_r;</span></a>
<a name="1717"><span class="lineNum">    1717 </span>                :<span class="lineNoCov">          0 :       readResult_p_gvpn_2 &lt;=</span></a>
<a name="1718"><span class="lineNum">    1718 </span>                :<span class="lineNoCov">          0 :         readResult_onlyS2_2</span></a>
<a name="1719"><span class="lineNum">    1719 </span>                :<span class="lineNoCov">          0 :           ? _GEN_53</span></a>
<a name="1720"><span class="lineNum">    1720 </span>                :<span class="lineNoCov">          0 :           : ~(_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1721"><span class="lineNum">    1721 </span>                :<span class="lineNoCov">          0 :             &amp; io_ptw_resp_bits_s1_entry_v &amp; ~io_ptw_resp_bits_s1_pf</span></a>
<a name="1722"><span class="lineNum">    1722 </span>                :<span class="lineNoCov">          0 :             &amp; ~io_ptw_resp_bits_s1_af</span></a>
<a name="1723"><span class="lineNum">    1723 </span>                :<span class="lineNoCov">          0 :               ? {io_ptw_resp_bits_s1_entry_ppn, _GEN_45}</span></a>
<a name="1724"><span class="lineNum">    1724 </span>                :<span class="lineNoCov">          0 :               : _GEN_52[io_ptw_resp_bits_s1_entry_level];</span></a>
<a name="1725"><span class="lineNum">    1725 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_pbmt_2 &lt;= io_ptw_resp_bits_s2_entry_pbmt;</span></a>
<a name="1726"><span class="lineNum">    1726 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_2_pf &lt;= io_ptw_resp_bits_s2_gpf;</span></a>
<a name="1727"><span class="lineNum">    1727 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_2_af &lt;= io_ptw_resp_bits_s2_gaf;</span></a>
<a name="1728"><span class="lineNum">    1728 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_2_a &lt;= io_ptw_resp_bits_s2_entry_perm_a;</span></a>
<a name="1729"><span class="lineNum">    1729 </span>                :<span class="lineNoCov">          0 :       readResult_p_g_perm_2_x &lt;= io_ptw_resp_bits_s2_entry_perm_x;</span></a>
<a name="1730"><span class="lineNum">    1730 </span>                :<span class="lineNoCov">          0 :       readResult_p_s2xlate_2 &lt;= io_ptw_resp_bits_s2xlate;</span></a>
<a name="1731"><span class="lineNum">    1731 </span>                :<span class="lineNoCov">          0 :       readResult_p_s1_level_2 &lt;= io_ptw_resp_bits_s1_entry_level;</span></a>
<a name="1732"><span class="lineNum">    1732 </span>                :<span class="lineNoCov">          0 :       readResult_p_s1_isLeaf_2 &lt;=</span></a>
<a name="1733"><span class="lineNum">    1733 </span>                :<span class="lineNoCov">          0 :         (_readResult_resp_s1_isLeaf_T_6 | io_ptw_resp_bits_s1_entry_perm_w)</span></a>
<a name="1734"><span class="lineNum">    1734 </span>                :<span class="lineNoCov">          0 :         &amp; io_ptw_resp_bits_s1_entry_v;</span></a>
<a name="1735"><span class="lineNum">    1735 </span>                :<span class="lineNoCov">          0 :       readResult_p_s1_isFakePte_2 &lt;=</span></a>
<a name="1736"><span class="lineNum">    1736 </span>                :<span class="lineNoCov">          0 :         ~io_ptw_resp_bits_s1_pf &amp; ~io_ptw_resp_bits_s1_entry_v &amp; ~io_ptw_resp_bits_s1_af;</span></a>
<a name="1737"><span class="lineNum">    1737 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s2xlate &lt;= io_ptw_resp_bits_s2xlate;</span></a>
<a name="1738"><span class="lineNum">    1738 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_entry_tag &lt;= io_ptw_resp_bits_s1_entry_tag;</span></a>
<a name="1739"><span class="lineNum">    1739 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_entry_asid &lt;= io_ptw_resp_bits_s1_entry_asid;</span></a>
<a name="1740"><span class="lineNum">    1740 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_entry_vmid &lt;= io_ptw_resp_bits_s1_entry_vmid;</span></a>
<a name="1741"><span class="lineNum">    1741 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_entry_level &lt;= io_ptw_resp_bits_s1_entry_level;</span></a>
<a name="1742"><span class="lineNum">    1742 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_addr_low &lt;= io_ptw_resp_bits_s1_addr_low;</span></a>
<a name="1743"><span class="lineNum">    1743 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_valididx_0 &lt;= io_ptw_resp_bits_s1_valididx_0;</span></a>
<a name="1744"><span class="lineNum">    1744 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_valididx_1 &lt;= io_ptw_resp_bits_s1_valididx_1;</span></a>
<a name="1745"><span class="lineNum">    1745 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_valididx_2 &lt;= io_ptw_resp_bits_s1_valididx_2;</span></a>
<a name="1746"><span class="lineNum">    1746 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_valididx_3 &lt;= io_ptw_resp_bits_s1_valididx_3;</span></a>
<a name="1747"><span class="lineNum">    1747 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_valididx_4 &lt;= io_ptw_resp_bits_s1_valididx_4;</span></a>
<a name="1748"><span class="lineNum">    1748 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_valididx_5 &lt;= io_ptw_resp_bits_s1_valididx_5;</span></a>
<a name="1749"><span class="lineNum">    1749 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_valididx_6 &lt;= io_ptw_resp_bits_s1_valididx_6;</span></a>
<a name="1750"><span class="lineNum">    1750 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s1_valididx_7 &lt;= io_ptw_resp_bits_s1_valididx_7;</span></a>
<a name="1751"><span class="lineNum">    1751 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s2_entry_tag &lt;= io_ptw_resp_bits_s2_entry_tag;</span></a>
<a name="1752"><span class="lineNum">    1752 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s2_entry_vmid &lt;= io_ptw_resp_bits_s2_entry_vmid;</span></a>
<a name="1753"><span class="lineNum">    1753 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_s2_entry_level &lt;= io_ptw_resp_bits_s2_entry_level;</span></a>
<a name="1754"><span class="lineNum">    1754 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s2xlate &lt;= io_ptw_resp_bits_s2xlate;</span></a>
<a name="1755"><span class="lineNum">    1755 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_entry_tag &lt;= io_ptw_resp_bits_s1_entry_tag;</span></a>
<a name="1756"><span class="lineNum">    1756 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_entry_asid &lt;= io_ptw_resp_bits_s1_entry_asid;</span></a>
<a name="1757"><span class="lineNum">    1757 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_entry_vmid &lt;= io_ptw_resp_bits_s1_entry_vmid;</span></a>
<a name="1758"><span class="lineNum">    1758 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_entry_level &lt;= io_ptw_resp_bits_s1_entry_level;</span></a>
<a name="1759"><span class="lineNum">    1759 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_addr_low &lt;= io_ptw_resp_bits_s1_addr_low;</span></a>
<a name="1760"><span class="lineNum">    1760 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_valididx_0 &lt;= io_ptw_resp_bits_s1_valididx_0;</span></a>
<a name="1761"><span class="lineNum">    1761 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_valididx_1 &lt;= io_ptw_resp_bits_s1_valididx_1;</span></a>
<a name="1762"><span class="lineNum">    1762 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_valididx_2 &lt;= io_ptw_resp_bits_s1_valididx_2;</span></a>
<a name="1763"><span class="lineNum">    1763 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_valididx_3 &lt;= io_ptw_resp_bits_s1_valididx_3;</span></a>
<a name="1764"><span class="lineNum">    1764 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_valididx_4 &lt;= io_ptw_resp_bits_s1_valididx_4;</span></a>
<a name="1765"><span class="lineNum">    1765 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_valididx_5 &lt;= io_ptw_resp_bits_s1_valididx_5;</span></a>
<a name="1766"><span class="lineNum">    1766 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_valididx_6 &lt;= io_ptw_resp_bits_s1_valididx_6;</span></a>
<a name="1767"><span class="lineNum">    1767 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s1_valididx_7 &lt;= io_ptw_resp_bits_s1_valididx_7;</span></a>
<a name="1768"><span class="lineNum">    1768 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s2_entry_tag &lt;= io_ptw_resp_bits_s2_entry_tag;</span></a>
<a name="1769"><span class="lineNum">    1769 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s2_entry_vmid &lt;= io_ptw_resp_bits_s2_entry_vmid;</span></a>
<a name="1770"><span class="lineNum">    1770 </span>                :<span class="lineNoCov">          0 :       ptw_resp_bits_reg_1_s2_entry_level &lt;= io_ptw_resp_bits_s2_entry_level;</span></a>
<a name="1771"><span class="lineNum">    1771 </span>                :            :     end</a>
<a name="1772"><span class="lineNum">    1772 </span>                :<span class="lineCov">      80036 :     if (_miss_req_v_T_4) begin</span></a>
<a name="1773"><span class="lineNum">    1773 </span>                :<span class="lineNoCov">          0 :       if (virt_out_2) begin</span></a>
<a name="1774"><span class="lineNum">    1774 </span>                :<span class="lineNoCov">          0 :         if (_miss_req_s2xlate_T_4)</span></a>
<a name="1775"><span class="lineNum">    1775 </span>                :<span class="lineNoCov">          0 :           miss_req_s2xlate_reg &lt;= 2'h3;</span></a>
<a name="1776"><span class="lineNum">    1776 </span>                :<span class="lineNoCov">          0 :         else if (_miss_req_s2xlate_T_5)</span></a>
<a name="1777"><span class="lineNum">    1777 </span>                :<span class="lineNoCov">          0 :           miss_req_s2xlate_reg &lt;= 2'h2;</span></a>
<a name="1778"><span class="lineNum">    1778 </span>                :            :         else</a>
<a name="1779"><span class="lineNum">    1779 </span>                :<span class="lineNoCov">          0 :           miss_req_s2xlate_reg &lt;= _GEN_24;</span></a>
<a name="1780"><span class="lineNum">    1780 </span>                :            :       end</a>
<a name="1781"><span class="lineNum">    1781 </span>                :            :       else</a>
<a name="1782"><span class="lineNum">    1782 </span>                :<span class="lineNoCov">          0 :         miss_req_s2xlate_reg &lt;= 2'h0;</span></a>
<a name="1783"><span class="lineNum">    1783 </span>                :            :     end</a>
<a name="1784"><span class="lineNum">    1784 </span>                :<span class="lineCov">      80036 :     difftest_valid_REG &lt;= io_requestor_0_req_valid;</span></a>
<a name="1785"><span class="lineNum">    1785 </span>                :<span class="lineCov">      80036 :     req_s2xlate_REG &lt;= io_csr_priv_virt;</span></a>
<a name="1786"><span class="lineNum">    1786 </span>                :<span class="lineCov">      80036 :     difftest_valid_REG_1 &lt;= io_requestor_1_req_valid;</span></a>
<a name="1787"><span class="lineNum">    1787 </span>                :<span class="lineCov">      80036 :     req_s2xlate_REG_1 &lt;= io_csr_priv_virt;</span></a>
<a name="1788"><span class="lineNum">    1788 </span>                :<span class="lineCov">      80036 :     difftest_valid_REG_2 &lt;= _difftest_valid_T_28;</span></a>
<a name="1789"><span class="lineNum">    1789 </span>                :<span class="lineCov">      80034 :     if (io_requestor_2_req_valid)</span></a>
<a name="1790"><span class="lineNum">    1790 </span>                :<span class="lineCov">          2 :       difftest_vpn_r_2 &lt;= io_requestor_2_req_bits_vaddr[49:12];</span></a>
<a name="1791"><span class="lineNum">    1791 </span>                :<span class="lineCov">      80036 :     req_s2xlate_REG_2 &lt;= io_csr_priv_virt;</span></a>
<a name="1792"><span class="lineNum">    1792 </span>                :<span class="lineCov">          2 :     if (io_flushPipe_2)</span></a>
<a name="1793"><span class="lineNum">    1793 </span>                :<span class="lineCov">          2 :       need_gpa_vpn &lt;= 38'h0;</span></a>
<a name="1794"><span class="lineNum">    1794 </span>                :<span class="lineNoCov">          0 :     else if (_readResult_T_91)</span></a>
<a name="1795"><span class="lineNum">    1795 </span>                :<span class="lineNoCov">          0 :       need_gpa_vpn &lt;= req_out_2_vaddr[49:12];</span></a>
<a name="1796"><span class="lineNum">    1796 </span>                :<span class="lineNoCov">          0 :     else if (io_flushPipe_1)</span></a>
<a name="1797"><span class="lineNum">    1797 </span>                :<span class="lineNoCov">          0 :       need_gpa_vpn &lt;= 38'h0;</span></a>
<a name="1798"><span class="lineNum">    1798 </span>                :<span class="lineNoCov">          0 :     else if (_readResult_T_54)</span></a>
<a name="1799"><span class="lineNum">    1799 </span>                :<span class="lineNoCov">          0 :       need_gpa_vpn &lt;= req_out_1_vaddr[49:12];</span></a>
<a name="1800"><span class="lineNum">    1800 </span>                :<span class="lineCov">          1 :     else if (io_flushPipe_0)</span></a>
<a name="1801"><span class="lineNum">    1801 </span>                :<span class="lineCov">          1 :       need_gpa_vpn &lt;= 38'h0;</span></a>
<a name="1802"><span class="lineNum">    1802 </span>                :<span class="lineCov">      80033 :     else if (_readResult_T_17)</span></a>
<a name="1803"><span class="lineNum">    1803 </span>                :<span class="lineNoCov">          0 :       need_gpa_vpn &lt;= req_out_0_vaddr[49:12];</span></a>
<a name="1804"><span class="lineNum">    1804 </span>                :            :   end // always @(posedge)</a>
<a name="1805"><span class="lineNum">    1805 </span>                :            :   `ifdef ENABLE_INITIAL_REG_</a>
<a name="1806"><span class="lineNum">    1806 </span>                :            :     `ifdef FIRRTL_BEFORE_INITIAL</a>
<a name="1807"><span class="lineNum">    1807 </span>                :            :       `FIRRTL_BEFORE_INITIAL</a>
<a name="1808"><span class="lineNum">    1808 </span>                :            :     `endif // FIRRTL_BEFORE_INITIAL</a>
<a name="1809"><span class="lineNum">    1809 </span>                :            :     logic [31:0] _RANDOM[0:123];</a>
<a name="1810"><span class="lineNum">    1810 </span>                :<span class="lineCov">          3 :     initial begin</span></a>
<a name="1811"><span class="lineNum">    1811 </span>                :            :       `ifdef INIT_RANDOM_PROLOG_</a>
<a name="1812"><span class="lineNum">    1812 </span>                :            :         `INIT_RANDOM_PROLOG_</a>
<a name="1813"><span class="lineNum">    1813 </span>                :            :       `endif // INIT_RANDOM_PROLOG_</a>
<a name="1814"><span class="lineNum">    1814 </span>                :            :       `ifdef RANDOMIZE_REG_INIT</a>
<a name="1815"><span class="lineNum">    1815 </span>                :            :         for (logic [6:0] i = 7'h0; i &lt; 7'h7C; i += 7'h1) begin</a>
<a name="1816"><span class="lineNum">    1816 </span>                :            :           _RANDOM[i] = `RANDOM;</a>
<a name="1817"><span class="lineNum">    1817 </span>                :            :         end</a>
<a name="1818"><span class="lineNum">    1818 </span>                :            :         req_out_0_vaddr = {_RANDOM[7'h0], _RANDOM[7'h1][17:0]};</a>
<a name="1819"><span class="lineNum">    1819 </span>                :            :         req_out_1_vaddr = {_RANDOM[7'h8][31:1], _RANDOM[7'h9][18:0]};</a>
<a name="1820"><span class="lineNum">    1820 </span>                :            :         req_out_2_vaddr = {_RANDOM[7'h10][31:2], _RANDOM[7'h11][19:0]};</a>
<a name="1821"><span class="lineNum">    1821 </span>                :            :         req_out_v_0 = _RANDOM[7'h18][3];</a>
<a name="1822"><span class="lineNum">    1822 </span>                :            :         req_out_v_1 = _RANDOM[7'h18][4];</a>
<a name="1823"><span class="lineNum">    1823 </span>                :            :         req_out_v_2 = _RANDOM[7'h18][5];</a>
<a name="1824"><span class="lineNum">    1824 </span>                :            :         virt_out_0 = _RANDOM[7'h18][6];</a>
<a name="1825"><span class="lineNum">    1825 </span>                :            :         virt_out_1 = _RANDOM[7'h18][7];</a>
<a name="1826"><span class="lineNum">    1826 </span>                :            :         virt_out_2 = _RANDOM[7'h18][8];</a>
<a name="1827"><span class="lineNum">    1827 </span>                :            :         need_gpa = _RANDOM[7'h18][9];</a>
<a name="1828"><span class="lineNum">    1828 </span>                :            :         need_gpa_vpn = {_RANDOM[7'h18][31:19], _RANDOM[7'h19][24:0]};</a>
<a name="1829"><span class="lineNum">    1829 </span>                :            :         resp_gpa_gvpn = {_RANDOM[7'h19][31:25], _RANDOM[7'h1A], _RANDOM[7'h1B][4:0]};</a>
<a name="1830"><span class="lineNum">    1830 </span>                :            :         resp_gpa_refill = _RANDOM[7'h1B][5];</a>
<a name="1831"><span class="lineNum">    1831 </span>                :            :         resp_s1_level = _RANDOM[7'h1B][7:6];</a>
<a name="1832"><span class="lineNum">    1832 </span>                :            :         resp_s1_isLeaf = _RANDOM[7'h1B][8];</a>
<a name="1833"><span class="lineNum">    1833 </span>                :            :         resp_s1_isFakePte = _RANDOM[7'h1B][9];</a>
<a name="1834"><span class="lineNum">    1834 </span>                :            :         readResult_p_hit_last_REG = _RANDOM[7'h22][11];</a>
<a name="1835"><span class="lineNum">    1835 </span>                :            :         readResult_p_ppn = {_RANDOM[7'h22][31:12], _RANDOM[7'h23][23:0]};</a>
<a name="1836"><span class="lineNum">    1836 </span>                :            :         readResult_p_pbmt = _RANDOM[7'h23][25:24];</a>
<a name="1837"><span class="lineNum">    1837 </span>                :            :         readResult_p_perm_pf = _RANDOM[7'h23][26];</a>
<a name="1838"><span class="lineNum">    1838 </span>                :            :         readResult_p_perm_af = _RANDOM[7'h23][27];</a>
<a name="1839"><span class="lineNum">    1839 </span>                :            :         readResult_p_perm_v = _RANDOM[7'h23][28];</a>
<a name="1840"><span class="lineNum">    1840 </span>                :            :         readResult_p_perm_a = _RANDOM[7'h23][30];</a>
<a name="1841"><span class="lineNum">    1841 </span>                :            :         readResult_p_perm_u = _RANDOM[7'h24][0];</a>
<a name="1842"><span class="lineNum">    1842 </span>                :            :         readResult_p_perm_x = _RANDOM[7'h24][1];</a>
<a name="1843"><span class="lineNum">    1843 </span>                :            :         readResult_p_perm_w = _RANDOM[7'h24][2];</a>
<a name="1844"><span class="lineNum">    1844 </span>                :            :         readResult_p_perm_r = _RANDOM[7'h24][3];</a>
<a name="1845"><span class="lineNum">    1845 </span>                :            :         readResult_p_gvpn = {_RANDOM[7'h24][31:4], _RANDOM[7'h25][15:0]};</a>
<a name="1846"><span class="lineNum">    1846 </span>                :            :         readResult_p_g_pbmt = _RANDOM[7'h25][17:16];</a>
<a name="1847"><span class="lineNum">    1847 </span>                :            :         readResult_p_g_perm_pf = _RANDOM[7'h25][18];</a>
<a name="1848"><span class="lineNum">    1848 </span>                :            :         readResult_p_g_perm_af = _RANDOM[7'h25][19];</a>
<a name="1849"><span class="lineNum">    1849 </span>                :            :         readResult_p_g_perm_a = _RANDOM[7'h25][22];</a>
<a name="1850"><span class="lineNum">    1850 </span>                :            :         readResult_p_g_perm_x = _RANDOM[7'h25][25];</a>
<a name="1851"><span class="lineNum">    1851 </span>                :            :         readResult_p_s2xlate = _RANDOM[7'h25][29:28];</a>
<a name="1852"><span class="lineNum">    1852 </span>                :            :         readResult_p_s1_level = _RANDOM[7'h25][31:30];</a>
<a name="1853"><span class="lineNum">    1853 </span>                :            :         readResult_p_s1_isLeaf = _RANDOM[7'h26][0];</a>
<a name="1854"><span class="lineNum">    1854 </span>                :            :         readResult_p_s1_isFakePte = _RANDOM[7'h26][1];</a>
<a name="1855"><span class="lineNum">    1855 </span>                :            :         readResult_p_hit_last_REG_1 = _RANDOM[7'h38][1];</a>
<a name="1856"><span class="lineNum">    1856 </span>                :            :         readResult_p_ppn_1 = {_RANDOM[7'h38][31:2], _RANDOM[7'h39][13:0]};</a>
<a name="1857"><span class="lineNum">    1857 </span>                :            :         readResult_p_pbmt_1 = _RANDOM[7'h39][15:14];</a>
<a name="1858"><span class="lineNum">    1858 </span>                :            :         readResult_p_perm_1_pf = _RANDOM[7'h39][16];</a>
<a name="1859"><span class="lineNum">    1859 </span>                :            :         readResult_p_perm_1_af = _RANDOM[7'h39][17];</a>
<a name="1860"><span class="lineNum">    1860 </span>                :            :         readResult_p_perm_1_v = _RANDOM[7'h39][18];</a>
<a name="1861"><span class="lineNum">    1861 </span>                :            :         readResult_p_perm_1_a = _RANDOM[7'h39][20];</a>
<a name="1862"><span class="lineNum">    1862 </span>                :            :         readResult_p_perm_1_u = _RANDOM[7'h39][22];</a>
<a name="1863"><span class="lineNum">    1863 </span>                :            :         readResult_p_perm_1_x = _RANDOM[7'h39][23];</a>
<a name="1864"><span class="lineNum">    1864 </span>                :            :         readResult_p_perm_1_w = _RANDOM[7'h39][24];</a>
<a name="1865"><span class="lineNum">    1865 </span>                :            :         readResult_p_perm_1_r = _RANDOM[7'h39][25];</a>
<a name="1866"><span class="lineNum">    1866 </span>                :            :         readResult_p_gvpn_1 =</a>
<a name="1867"><span class="lineNum">    1867 </span>                :            :           {_RANDOM[7'h39][31:26], _RANDOM[7'h3A], _RANDOM[7'h3B][5:0]};</a>
<a name="1868"><span class="lineNum">    1868 </span>                :            :         readResult_p_g_pbmt_1 = _RANDOM[7'h3B][7:6];</a>
<a name="1869"><span class="lineNum">    1869 </span>                :            :         readResult_p_g_perm_1_pf = _RANDOM[7'h3B][8];</a>
<a name="1870"><span class="lineNum">    1870 </span>                :            :         readResult_p_g_perm_1_af = _RANDOM[7'h3B][9];</a>
<a name="1871"><span class="lineNum">    1871 </span>                :            :         readResult_p_g_perm_1_a = _RANDOM[7'h3B][12];</a>
<a name="1872"><span class="lineNum">    1872 </span>                :            :         readResult_p_g_perm_1_x = _RANDOM[7'h3B][15];</a>
<a name="1873"><span class="lineNum">    1873 </span>                :            :         readResult_p_s2xlate_1 = _RANDOM[7'h3B][19:18];</a>
<a name="1874"><span class="lineNum">    1874 </span>                :            :         readResult_p_s1_level_1 = _RANDOM[7'h3B][21:20];</a>
<a name="1875"><span class="lineNum">    1875 </span>                :            :         readResult_p_s1_isLeaf_1 = _RANDOM[7'h3B][22];</a>
<a name="1876"><span class="lineNum">    1876 </span>                :            :         readResult_p_s1_isFakePte_1 = _RANDOM[7'h3B][23];</a>
<a name="1877"><span class="lineNum">    1877 </span>                :            :         readResult_p_hit_last_REG_2 = _RANDOM[7'h4D][23];</a>
<a name="1878"><span class="lineNum">    1878 </span>                :            :         readResult_p_ppn_2 = {_RANDOM[7'h4D][31:24], _RANDOM[7'h4E], _RANDOM[7'h4F][3:0]};</a>
<a name="1879"><span class="lineNum">    1879 </span>                :            :         readResult_p_pbmt_2 = _RANDOM[7'h4F][5:4];</a>
<a name="1880"><span class="lineNum">    1880 </span>                :            :         readResult_p_perm_2_pf = _RANDOM[7'h4F][6];</a>
<a name="1881"><span class="lineNum">    1881 </span>                :            :         readResult_p_perm_2_af = _RANDOM[7'h4F][7];</a>
<a name="1882"><span class="lineNum">    1882 </span>                :            :         readResult_p_perm_2_v = _RANDOM[7'h4F][8];</a>
<a name="1883"><span class="lineNum">    1883 </span>                :            :         readResult_p_perm_2_a = _RANDOM[7'h4F][10];</a>
<a name="1884"><span class="lineNum">    1884 </span>                :            :         readResult_p_perm_2_u = _RANDOM[7'h4F][12];</a>
<a name="1885"><span class="lineNum">    1885 </span>                :            :         readResult_p_perm_2_x = _RANDOM[7'h4F][13];</a>
<a name="1886"><span class="lineNum">    1886 </span>                :            :         readResult_p_perm_2_w = _RANDOM[7'h4F][14];</a>
<a name="1887"><span class="lineNum">    1887 </span>                :            :         readResult_p_perm_2_r = _RANDOM[7'h4F][15];</a>
<a name="1888"><span class="lineNum">    1888 </span>                :            :         readResult_p_gvpn_2 = {_RANDOM[7'h4F][31:16], _RANDOM[7'h50][27:0]};</a>
<a name="1889"><span class="lineNum">    1889 </span>                :            :         readResult_p_g_pbmt_2 = _RANDOM[7'h50][29:28];</a>
<a name="1890"><span class="lineNum">    1890 </span>                :            :         readResult_p_g_perm_2_pf = _RANDOM[7'h50][30];</a>
<a name="1891"><span class="lineNum">    1891 </span>                :            :         readResult_p_g_perm_2_af = _RANDOM[7'h50][31];</a>
<a name="1892"><span class="lineNum">    1892 </span>                :            :         readResult_p_g_perm_2_a = _RANDOM[7'h51][2];</a>
<a name="1893"><span class="lineNum">    1893 </span>                :            :         readResult_p_g_perm_2_x = _RANDOM[7'h51][5];</a>
<a name="1894"><span class="lineNum">    1894 </span>                :            :         readResult_p_s2xlate_2 = _RANDOM[7'h51][9:8];</a>
<a name="1895"><span class="lineNum">    1895 </span>                :            :         readResult_p_s1_level_2 = _RANDOM[7'h51][11:10];</a>
<a name="1896"><span class="lineNum">    1896 </span>                :            :         readResult_p_s1_isLeaf_2 = _RANDOM[7'h51][12];</a>
<a name="1897"><span class="lineNum">    1897 </span>                :            :         readResult_p_s1_isFakePte_2 = _RANDOM[7'h51][13];</a>
<a name="1898"><span class="lineNum">    1898 </span>                :            :         ptw_resp_bits_reg_s2xlate = _RANDOM[7'h64][6:5];</a>
<a name="1899"><span class="lineNum">    1899 </span>                :            :         ptw_resp_bits_reg_s1_entry_tag = {_RANDOM[7'h64][31:7], _RANDOM[7'h65][9:0]};</a>
<a name="1900"><span class="lineNum">    1900 </span>                :            :         ptw_resp_bits_reg_s1_entry_asid = _RANDOM[7'h65][25:10];</a>
<a name="1901"><span class="lineNum">    1901 </span>                :            :         ptw_resp_bits_reg_s1_entry_vmid = {_RANDOM[7'h65][31:26], _RANDOM[7'h66][7:0]};</a>
<a name="1902"><span class="lineNum">    1902 </span>                :            :         ptw_resp_bits_reg_s1_entry_level = _RANDOM[7'h66][19:18];</a>
<a name="1903"><span class="lineNum">    1903 </span>                :            :         ptw_resp_bits_reg_s1_addr_low = {_RANDOM[7'h67][31], _RANDOM[7'h68][1:0]};</a>
<a name="1904"><span class="lineNum">    1904 </span>                :            :         ptw_resp_bits_reg_s1_valididx_0 = _RANDOM[7'h68][26];</a>
<a name="1905"><span class="lineNum">    1905 </span>                :            :         ptw_resp_bits_reg_s1_valididx_1 = _RANDOM[7'h68][27];</a>
<a name="1906"><span class="lineNum">    1906 </span>                :            :         ptw_resp_bits_reg_s1_valididx_2 = _RANDOM[7'h68][28];</a>
<a name="1907"><span class="lineNum">    1907 </span>                :            :         ptw_resp_bits_reg_s1_valididx_3 = _RANDOM[7'h68][29];</a>
<a name="1908"><span class="lineNum">    1908 </span>                :            :         ptw_resp_bits_reg_s1_valididx_4 = _RANDOM[7'h68][30];</a>
<a name="1909"><span class="lineNum">    1909 </span>                :            :         ptw_resp_bits_reg_s1_valididx_5 = _RANDOM[7'h68][31];</a>
<a name="1910"><span class="lineNum">    1910 </span>                :            :         ptw_resp_bits_reg_s1_valididx_6 = _RANDOM[7'h69][0];</a>
<a name="1911"><span class="lineNum">    1911 </span>                :            :         ptw_resp_bits_reg_s1_valididx_7 = _RANDOM[7'h69][1];</a>
<a name="1912"><span class="lineNum">    1912 </span>                :            :         ptw_resp_bits_reg_s2_entry_tag = {_RANDOM[7'h69][31:12], _RANDOM[7'h6A][17:0]};</a>
<a name="1913"><span class="lineNum">    1913 </span>                :            :         ptw_resp_bits_reg_s2_entry_vmid = _RANDOM[7'h6B][15:2];</a>
<a name="1914"><span class="lineNum">    1914 </span>                :            :         ptw_resp_bits_reg_s2_entry_level = _RANDOM[7'h6D][1:0];</a>
<a name="1915"><span class="lineNum">    1915 </span>                :            :         ptw_already_back_last_REG = _RANDOM[7'h6D][16];</a>
<a name="1916"><span class="lineNum">    1916 </span>                :            :         ptw_resp_bits_reg_1_s2xlate = _RANDOM[7'h6D][19:18];</a>
<a name="1917"><span class="lineNum">    1917 </span>                :            :         ptw_resp_bits_reg_1_s1_entry_tag = {_RANDOM[7'h6D][31:20], _RANDOM[7'h6E][22:0]};</a>
<a name="1918"><span class="lineNum">    1918 </span>                :            :         ptw_resp_bits_reg_1_s1_entry_asid = {_RANDOM[7'h6E][31:23], _RANDOM[7'h6F][6:0]};</a>
<a name="1919"><span class="lineNum">    1919 </span>                :            :         ptw_resp_bits_reg_1_s1_entry_vmid = _RANDOM[7'h6F][20:7];</a>
<a name="1920"><span class="lineNum">    1920 </span>                :            :         ptw_resp_bits_reg_1_s1_entry_level = {_RANDOM[7'h6F][31], _RANDOM[7'h70][0]};</a>
<a name="1921"><span class="lineNum">    1921 </span>                :            :         ptw_resp_bits_reg_1_s1_addr_low = _RANDOM[7'h71][14:12];</a>
<a name="1922"><span class="lineNum">    1922 </span>                :            :         ptw_resp_bits_reg_1_s1_valididx_0 = _RANDOM[7'h72][7];</a>
<a name="1923"><span class="lineNum">    1923 </span>                :            :         ptw_resp_bits_reg_1_s1_valididx_1 = _RANDOM[7'h72][8];</a>
<a name="1924"><span class="lineNum">    1924 </span>                :            :         ptw_resp_bits_reg_1_s1_valididx_2 = _RANDOM[7'h72][9];</a>
<a name="1925"><span class="lineNum">    1925 </span>                :            :         ptw_resp_bits_reg_1_s1_valididx_3 = _RANDOM[7'h72][10];</a>
<a name="1926"><span class="lineNum">    1926 </span>                :            :         ptw_resp_bits_reg_1_s1_valididx_4 = _RANDOM[7'h72][11];</a>
<a name="1927"><span class="lineNum">    1927 </span>                :            :         ptw_resp_bits_reg_1_s1_valididx_5 = _RANDOM[7'h72][12];</a>
<a name="1928"><span class="lineNum">    1928 </span>                :            :         ptw_resp_bits_reg_1_s1_valididx_6 = _RANDOM[7'h72][13];</a>
<a name="1929"><span class="lineNum">    1929 </span>                :            :         ptw_resp_bits_reg_1_s1_valididx_7 = _RANDOM[7'h72][14];</a>
<a name="1930"><span class="lineNum">    1930 </span>                :            :         ptw_resp_bits_reg_1_s2_entry_tag = {_RANDOM[7'h72][31:25], _RANDOM[7'h73][30:0]};</a>
<a name="1931"><span class="lineNum">    1931 </span>                :            :         ptw_resp_bits_reg_1_s2_entry_vmid = _RANDOM[7'h74][28:15];</a>
<a name="1932"><span class="lineNum">    1932 </span>                :            :         ptw_resp_bits_reg_1_s2_entry_level = _RANDOM[7'h76][14:13];</a>
<a name="1933"><span class="lineNum">    1933 </span>                :            :         ptw_already_back_last_REG_1 = _RANDOM[7'h76][29];</a>
<a name="1934"><span class="lineNum">    1934 </span>                :            :         miss_req_s2xlate_reg = {_RANDOM[7'h76][31], _RANDOM[7'h77][0]};</a>
<a name="1935"><span class="lineNum">    1935 </span>                :            :         new_coming_last_REG = _RANDOM[7'h77][1];</a>
<a name="1936"><span class="lineNum">    1936 </span>                :            :         miss_v_valid = _RANDOM[7'h77][2];</a>
<a name="1937"><span class="lineNum">    1937 </span>                :            :         miss_req_v_valid = _RANDOM[7'h77][3];</a>
<a name="1938"><span class="lineNum">    1938 </span>                :            :         REG_4 = _RANDOM[7'h77][11];</a>
<a name="1939"><span class="lineNum">    1939 </span>                :            :         REG_5 = _RANDOM[7'h77][12];</a>
<a name="1940"><span class="lineNum">    1940 </span>                :            :         result_ok_last_REG = _RANDOM[7'h77][13];</a>
<a name="1941"><span class="lineNum">    1941 </span>                :            :         result_ok_last_REG_1 = _RANDOM[7'h77][14];</a>
<a name="1942"><span class="lineNum">    1942 </span>                :            :         result_ok_last_REG_2 = _RANDOM[7'h77][15];</a>
<a name="1943"><span class="lineNum">    1943 </span>                :            :         difftest_valid_REG = _RANDOM[7'h77][28];</a>
<a name="1944"><span class="lineNum">    1944 </span>                :            :         difftest_vpn_r = {_RANDOM[7'h77][31:29], _RANDOM[7'h78], _RANDOM[7'h79][2:0]};</a>
<a name="1945"><span class="lineNum">    1945 </span>                :            :         req_s2xlate_REG = _RANDOM[7'h79][3];</a>
<a name="1946"><span class="lineNum">    1946 </span>                :            :         difftest_valid_REG_1 = _RANDOM[7'h79][4];</a>
<a name="1947"><span class="lineNum">    1947 </span>                :            :         difftest_vpn_r_1 = {_RANDOM[7'h79][31:5], _RANDOM[7'h7A][10:0]};</a>
<a name="1948"><span class="lineNum">    1948 </span>                :            :         req_s2xlate_REG_1 = _RANDOM[7'h7A][11];</a>
<a name="1949"><span class="lineNum">    1949 </span>                :            :         difftest_valid_REG_2 = _RANDOM[7'h7A][12];</a>
<a name="1950"><span class="lineNum">    1950 </span>                :            :         difftest_vpn_r_2 = {_RANDOM[7'h7A][31:13], _RANDOM[7'h7B][18:0]};</a>
<a name="1951"><span class="lineNum">    1951 </span>                :            :         req_s2xlate_REG_2 = _RANDOM[7'h7B][19];</a>
<a name="1952"><span class="lineNum">    1952 </span>                :            :       `endif // RANDOMIZE_REG_INIT</a>
<a name="1953"><span class="lineNum">    1953 </span>                :<span class="lineCov">          3 :       if (reset) begin</span></a>
<a name="1954"><span class="lineNum">    1954 </span>                :<span class="lineCov">          2 :         req_out_v_0 = 1'h0;</span></a>
<a name="1955"><span class="lineNum">    1955 </span>                :<span class="lineCov">          2 :         req_out_v_1 = 1'h0;</span></a>
<a name="1956"><span class="lineNum">    1956 </span>                :<span class="lineCov">          2 :         req_out_v_2 = 1'h0;</span></a>
<a name="1957"><span class="lineNum">    1957 </span>                :<span class="lineCov">          2 :         need_gpa = 1'h0;</span></a>
<a name="1958"><span class="lineNum">    1958 </span>                :<span class="lineCov">          2 :         resp_gpa_refill = 1'h0;</span></a>
<a name="1959"><span class="lineNum">    1959 </span>                :<span class="lineCov">          2 :         resp_s1_level = 2'h0;</span></a>
<a name="1960"><span class="lineNum">    1960 </span>                :<span class="lineCov">          2 :         resp_s1_isLeaf = 1'h0;</span></a>
<a name="1961"><span class="lineNum">    1961 </span>                :<span class="lineCov">          2 :         resp_s1_isFakePte = 1'h0;</span></a>
<a name="1962"><span class="lineNum">    1962 </span>                :<span class="lineCov">          2 :         readResult_p_hit_last_REG = 1'h0;</span></a>
<a name="1963"><span class="lineNum">    1963 </span>                :<span class="lineCov">          2 :         readResult_p_hit_last_REG_1 = 1'h0;</span></a>
<a name="1964"><span class="lineNum">    1964 </span>                :<span class="lineCov">          2 :         readResult_p_hit_last_REG_2 = 1'h0;</span></a>
<a name="1965"><span class="lineNum">    1965 </span>                :<span class="lineCov">          2 :         ptw_already_back_last_REG = 1'h0;</span></a>
<a name="1966"><span class="lineNum">    1966 </span>                :<span class="lineCov">          2 :         ptw_already_back_last_REG_1 = 1'h0;</span></a>
<a name="1967"><span class="lineNum">    1967 </span>                :<span class="lineCov">          2 :         new_coming_last_REG = 1'h0;</span></a>
<a name="1968"><span class="lineNum">    1968 </span>                :<span class="lineCov">          2 :         miss_v_valid = 1'h0;</span></a>
<a name="1969"><span class="lineNum">    1969 </span>                :<span class="lineCov">          2 :         miss_req_v_valid = 1'h0;</span></a>
<a name="1970"><span class="lineNum">    1970 </span>                :<span class="lineCov">          2 :         REG_4 = 1'h1;</span></a>
<a name="1971"><span class="lineNum">    1971 </span>                :<span class="lineCov">          2 :         REG_5 = 1'h1;</span></a>
<a name="1972"><span class="lineNum">    1972 </span>                :<span class="lineCov">          2 :         result_ok_last_REG = 1'h0;</span></a>
<a name="1973"><span class="lineNum">    1973 </span>                :<span class="lineCov">          2 :         result_ok_last_REG_1 = 1'h0;</span></a>
<a name="1974"><span class="lineNum">    1974 </span>                :<span class="lineCov">          2 :         result_ok_last_REG_2 = 1'h0;</span></a>
<a name="1975"><span class="lineNum">    1975 </span>                :            :       end</a>
<a name="1976"><span class="lineNum">    1976 </span>                :            :     end // initial</a>
<a name="1977"><span class="lineNum">    1977 </span>                :            :     `ifdef FIRRTL_AFTER_INITIAL</a>
<a name="1978"><span class="lineNum">    1978 </span>                :            :       `FIRRTL_AFTER_INITIAL</a>
<a name="1979"><span class="lineNum">    1979 </span>                :            :     `endif // FIRRTL_AFTER_INITIAL</a>
<a name="1980"><span class="lineNum">    1980 </span>                :            :   `endif // ENABLE_INITIAL_REG_</a>
<a name="1981"><span class="lineNum">    1981 </span>                :            :   DelayN_9 sfence_delay (</a>
<a name="1982"><span class="lineNum">    1982 </span>                :            :     .clock                 (clock),</a>
<a name="1983"><span class="lineNum">    1983 </span>                :            :     .io_in_valid           (io_sfence_valid),</a>
<a name="1984"><span class="lineNum">    1984 </span>                :            :     .io_in_bits_rs1        (io_sfence_bits_rs1),</a>
<a name="1985"><span class="lineNum">    1985 </span>                :            :     .io_in_bits_rs2        (io_sfence_bits_rs2),</a>
<a name="1986"><span class="lineNum">    1986 </span>                :            :     .io_in_bits_addr       (io_sfence_bits_addr),</a>
<a name="1987"><span class="lineNum">    1987 </span>                :            :     .io_in_bits_id         (io_sfence_bits_id),</a>
<a name="1988"><span class="lineNum">    1988 </span>                :            :     .io_in_bits_flushPipe  (io_sfence_bits_flushPipe),</a>
<a name="1989"><span class="lineNum">    1989 </span>                :            :     .io_in_bits_hv         (io_sfence_bits_hv),</a>
<a name="1990"><span class="lineNum">    1990 </span>                :            :     .io_in_bits_hg         (io_sfence_bits_hg),</a>
<a name="1991"><span class="lineNum">    1991 </span>                :            :     .io_out_valid          (_sfence_delay_io_out_valid),</a>
<a name="1992"><span class="lineNum">    1992 </span>                :            :     .io_out_bits_rs1       (_sfence_delay_io_out_bits_rs1),</a>
<a name="1993"><span class="lineNum">    1993 </span>                :            :     .io_out_bits_rs2       (_sfence_delay_io_out_bits_rs2),</a>
<a name="1994"><span class="lineNum">    1994 </span>                :            :     .io_out_bits_addr      (_sfence_delay_io_out_bits_addr),</a>
<a name="1995"><span class="lineNum">    1995 </span>                :            :     .io_out_bits_id        (_sfence_delay_io_out_bits_id),</a>
<a name="1996"><span class="lineNum">    1996 </span>                :            :     .io_out_bits_flushPipe (_sfence_delay_io_out_bits_flushPipe),</a>
<a name="1997"><span class="lineNum">    1997 </span>                :            :     .io_out_bits_hv        (_sfence_delay_io_out_bits_hv),</a>
<a name="1998"><span class="lineNum">    1998 </span>                :            :     .io_out_bits_hg        (_sfence_delay_io_out_bits_hg)</a>
<a name="1999"><span class="lineNum">    1999 </span>                :            :   );</a>
<a name="2000"><span class="lineNum">    2000 </span>                :            :   DelayN_10 satp_delay (</a>
<a name="2001"><span class="lineNum">    2001 </span>                :            :     .clock       (clock),</a>
<a name="2002"><span class="lineNum">    2002 </span>                :            :     .io_in_mode  (io_csr_satp_mode),</a>
<a name="2003"><span class="lineNum">    2003 </span>                :            :     .io_in_asid  (io_csr_satp_asid),</a>
<a name="2004"><span class="lineNum">    2004 </span>                :            :     .io_out_mode (_satp_delay_io_out_mode),</a>
<a name="2005"><span class="lineNum">    2005 </span>                :            :     .io_out_asid (_satp_delay_io_out_asid)</a>
<a name="2006"><span class="lineNum">    2006 </span>                :            :   );</a>
<a name="2007"><span class="lineNum">    2007 </span>                :            :   DelayN_10 vsatp_delay (</a>
<a name="2008"><span class="lineNum">    2008 </span>                :            :     .clock       (clock),</a>
<a name="2009"><span class="lineNum">    2009 </span>                :            :     .io_in_mode  (io_csr_vsatp_mode),</a>
<a name="2010"><span class="lineNum">    2010 </span>                :            :     .io_in_asid  (io_csr_vsatp_asid),</a>
<a name="2011"><span class="lineNum">    2011 </span>                :            :     .io_out_mode (_vsatp_delay_io_out_mode),</a>
<a name="2012"><span class="lineNum">    2012 </span>                :            :     .io_out_asid (/* unused */)</a>
<a name="2013"><span class="lineNum">    2013 </span>                :            :   );</a>
<a name="2014"><span class="lineNum">    2014 </span>                :            :   DelayN_10 hgatp_delay (</a>
<a name="2015"><span class="lineNum">    2015 </span>                :            :     .clock       (clock),</a>
<a name="2016"><span class="lineNum">    2016 </span>                :            :     .io_in_mode  (io_csr_hgatp_mode),</a>
<a name="2017"><span class="lineNum">    2017 </span>                :            :     .io_in_asid  (io_csr_hgatp_vmid),</a>
<a name="2018"><span class="lineNum">    2018 </span>                :            :     .io_out_mode (_hgatp_delay_io_out_mode),</a>
<a name="2019"><span class="lineNum">    2019 </span>                :            :     .io_out_asid (/* unused */)</a>
<a name="2020"><span class="lineNum">    2020 </span>                :            :   );</a>
<a name="2021"><span class="lineNum">    2021 </span>                :            :   DelayN_1 flush_mmu_delay (</a>
<a name="2022"><span class="lineNum">    2022 </span>                :            :     .clock  (clock),</a>
<a name="2023"><span class="lineNum">    2023 </span>                :            :     .io_in</a>
<a name="2024"><span class="lineNum">    2024 </span>                :            :       (_sfence_delay_io_out_valid | io_csr_satp_changed | io_csr_vsatp_changed</a>
<a name="2025"><span class="lineNum">    2025 </span>                :            :        | io_csr_hgatp_changed),</a>
<a name="2026"><span class="lineNum">    2026 </span>                :            :     .io_out (_flush_mmu_delay_io_out)</a>
<a name="2027"><span class="lineNum">    2027 </span>                :            :   );</a>
<a name="2028"><span class="lineNum">    2028 </span>                :            :   DelayN_1 mmu_flush_pipe_delay (</a>
<a name="2029"><span class="lineNum">    2029 </span>                :            :     .clock  (clock),</a>
<a name="2030"><span class="lineNum">    2030 </span>                :            :     .io_in  (_sfence_delay_io_out_valid &amp; _sfence_delay_io_out_bits_flushPipe),</a>
<a name="2031"><span class="lineNum">    2031 </span>                :            :     .io_out (_mmu_flush_pipe_delay_io_out)</a>
<a name="2032"><span class="lineNum">    2032 </span>                :            :   );</a>
<a name="2033"><span class="lineNum">    2033 </span>                :            :   TlbStorageWrapper entries (</a>
<a name="2034"><span class="lineNum">    2034 </span>                :            :     .clock                          (clock),</a>
<a name="2035"><span class="lineNum">    2035 </span>                :            :     .reset                          (reset),</a>
<a name="2036"><span class="lineNum">    2036 </span>                :            :     .io_sfence_valid                (_sfence_delay_io_out_valid),</a>
<a name="2037"><span class="lineNum">    2037 </span>                :            :     .io_sfence_bits_rs1             (_sfence_delay_io_out_bits_rs1),</a>
<a name="2038"><span class="lineNum">    2038 </span>                :            :     .io_sfence_bits_rs2             (_sfence_delay_io_out_bits_rs2),</a>
<a name="2039"><span class="lineNum">    2039 </span>                :            :     .io_sfence_bits_addr            (_sfence_delay_io_out_bits_addr),</a>
<a name="2040"><span class="lineNum">    2040 </span>                :            :     .io_sfence_bits_id              (_sfence_delay_io_out_bits_id),</a>
<a name="2041"><span class="lineNum">    2041 </span>                :            :     .io_sfence_bits_hv              (_sfence_delay_io_out_bits_hv),</a>
<a name="2042"><span class="lineNum">    2042 </span>                :            :     .io_sfence_bits_hg              (_sfence_delay_io_out_bits_hg),</a>
<a name="2043"><span class="lineNum">    2043 </span>                :            :     .io_csr_satp_asid               (_satp_delay_io_out_asid),</a>
<a name="2044"><span class="lineNum">    2044 </span>                :            :     .io_csr_vsatp_asid              (io_csr_vsatp_asid),</a>
<a name="2045"><span class="lineNum">    2045 </span>                :            :     .io_csr_hgatp_vmid              (io_csr_hgatp_vmid),</a>
<a name="2046"><span class="lineNum">    2046 </span>                :            :     .io_csr_priv_virt               (io_csr_priv_virt),</a>
<a name="2047"><span class="lineNum">    2047 </span>                :            :     .io_r_req_0_valid               (io_requestor_0_req_valid),</a>
<a name="2048"><span class="lineNum">    2048 </span>                :            :     .io_r_req_0_bits_vpn            (io_requestor_0_req_bits_vaddr[49:12]),</a>
<a name="2049"><span class="lineNum">    2049 </span>                :            :     .io_r_req_0_bits_s2xlate        (req_in_s2xlate_0),</a>
<a name="2050"><span class="lineNum">    2050 </span>                :            :     .io_r_req_1_valid               (io_requestor_1_req_valid),</a>
<a name="2051"><span class="lineNum">    2051 </span>                :            :     .io_r_req_1_bits_vpn            (io_requestor_1_req_bits_vaddr[49:12]),</a>
<a name="2052"><span class="lineNum">    2052 </span>                :            :     .io_r_req_1_bits_s2xlate        (req_in_s2xlate_1),</a>
<a name="2053"><span class="lineNum">    2053 </span>                :            :     .io_r_req_2_valid               (io_requestor_2_req_valid),</a>
<a name="2054"><span class="lineNum">    2054 </span>                :            :     .io_r_req_2_bits_vpn            (io_requestor_2_req_bits_vaddr[49:12]),</a>
<a name="2055"><span class="lineNum">    2055 </span>                :            :     .io_r_req_2_bits_s2xlate        (req_in_s2xlate_2),</a>
<a name="2056"><span class="lineNum">    2056 </span>                :            :     .io_r_resp_0_bits_hit           (_entries_io_r_resp_0_bits_hit),</a>
<a name="2057"><span class="lineNum">    2057 </span>                :            :     .io_r_resp_0_bits_ppn_0         (_entries_io_r_resp_0_bits_ppn_0),</a>
<a name="2058"><span class="lineNum">    2058 </span>                :            :     .io_r_resp_0_bits_pbmt_0        (_entries_io_r_resp_0_bits_pbmt_0),</a>
<a name="2059"><span class="lineNum">    2059 </span>                :            :     .io_r_resp_0_bits_g_pbmt_0      (_entries_io_r_resp_0_bits_g_pbmt_0),</a>
<a name="2060"><span class="lineNum">    2060 </span>                :            :     .io_r_resp_0_bits_perm_0_pf     (_entries_io_r_resp_0_bits_perm_0_pf),</a>
<a name="2061"><span class="lineNum">    2061 </span>                :            :     .io_r_resp_0_bits_perm_0_af     (_entries_io_r_resp_0_bits_perm_0_af),</a>
<a name="2062"><span class="lineNum">    2062 </span>                :            :     .io_r_resp_0_bits_perm_0_v      (_entries_io_r_resp_0_bits_perm_0_v),</a>
<a name="2063"><span class="lineNum">    2063 </span>                :            :     .io_r_resp_0_bits_perm_0_a      (_entries_io_r_resp_0_bits_perm_0_a),</a>
<a name="2064"><span class="lineNum">    2064 </span>                :            :     .io_r_resp_0_bits_perm_0_u      (_entries_io_r_resp_0_bits_perm_0_u),</a>
<a name="2065"><span class="lineNum">    2065 </span>                :            :     .io_r_resp_0_bits_perm_0_x      (_entries_io_r_resp_0_bits_perm_0_x),</a>
<a name="2066"><span class="lineNum">    2066 </span>                :            :     .io_r_resp_0_bits_perm_0_w      (_entries_io_r_resp_0_bits_perm_0_w),</a>
<a name="2067"><span class="lineNum">    2067 </span>                :            :     .io_r_resp_0_bits_perm_0_r      (_entries_io_r_resp_0_bits_perm_0_r),</a>
<a name="2068"><span class="lineNum">    2068 </span>                :            :     .io_r_resp_0_bits_g_perm_0_pf   (_entries_io_r_resp_0_bits_g_perm_0_pf),</a>
<a name="2069"><span class="lineNum">    2069 </span>                :            :     .io_r_resp_0_bits_g_perm_0_af   (_entries_io_r_resp_0_bits_g_perm_0_af),</a>
<a name="2070"><span class="lineNum">    2070 </span>                :            :     .io_r_resp_0_bits_g_perm_0_a    (_entries_io_r_resp_0_bits_g_perm_0_a),</a>
<a name="2071"><span class="lineNum">    2071 </span>                :            :     .io_r_resp_0_bits_g_perm_0_x    (_entries_io_r_resp_0_bits_g_perm_0_x),</a>
<a name="2072"><span class="lineNum">    2072 </span>                :            :     .io_r_resp_0_bits_s2xlate_0     (_entries_io_r_resp_0_bits_s2xlate_0),</a>
<a name="2073"><span class="lineNum">    2073 </span>                :            :     .io_r_resp_1_bits_hit           (_entries_io_r_resp_1_bits_hit),</a>
<a name="2074"><span class="lineNum">    2074 </span>                :            :     .io_r_resp_1_bits_ppn_0         (_entries_io_r_resp_1_bits_ppn_0),</a>
<a name="2075"><span class="lineNum">    2075 </span>                :            :     .io_r_resp_1_bits_pbmt_0        (_entries_io_r_resp_1_bits_pbmt_0),</a>
<a name="2076"><span class="lineNum">    2076 </span>                :            :     .io_r_resp_1_bits_g_pbmt_0      (_entries_io_r_resp_1_bits_g_pbmt_0),</a>
<a name="2077"><span class="lineNum">    2077 </span>                :            :     .io_r_resp_1_bits_perm_0_pf     (_entries_io_r_resp_1_bits_perm_0_pf),</a>
<a name="2078"><span class="lineNum">    2078 </span>                :            :     .io_r_resp_1_bits_perm_0_af     (_entries_io_r_resp_1_bits_perm_0_af),</a>
<a name="2079"><span class="lineNum">    2079 </span>                :            :     .io_r_resp_1_bits_perm_0_v      (_entries_io_r_resp_1_bits_perm_0_v),</a>
<a name="2080"><span class="lineNum">    2080 </span>                :            :     .io_r_resp_1_bits_perm_0_a      (_entries_io_r_resp_1_bits_perm_0_a),</a>
<a name="2081"><span class="lineNum">    2081 </span>                :            :     .io_r_resp_1_bits_perm_0_u      (_entries_io_r_resp_1_bits_perm_0_u),</a>
<a name="2082"><span class="lineNum">    2082 </span>                :            :     .io_r_resp_1_bits_perm_0_x      (_entries_io_r_resp_1_bits_perm_0_x),</a>
<a name="2083"><span class="lineNum">    2083 </span>                :            :     .io_r_resp_1_bits_perm_0_w      (_entries_io_r_resp_1_bits_perm_0_w),</a>
<a name="2084"><span class="lineNum">    2084 </span>                :            :     .io_r_resp_1_bits_perm_0_r      (_entries_io_r_resp_1_bits_perm_0_r),</a>
<a name="2085"><span class="lineNum">    2085 </span>                :            :     .io_r_resp_1_bits_g_perm_0_pf   (_entries_io_r_resp_1_bits_g_perm_0_pf),</a>
<a name="2086"><span class="lineNum">    2086 </span>                :            :     .io_r_resp_1_bits_g_perm_0_af   (_entries_io_r_resp_1_bits_g_perm_0_af),</a>
<a name="2087"><span class="lineNum">    2087 </span>                :            :     .io_r_resp_1_bits_g_perm_0_a    (_entries_io_r_resp_1_bits_g_perm_0_a),</a>
<a name="2088"><span class="lineNum">    2088 </span>                :            :     .io_r_resp_1_bits_g_perm_0_x    (_entries_io_r_resp_1_bits_g_perm_0_x),</a>
<a name="2089"><span class="lineNum">    2089 </span>                :            :     .io_r_resp_1_bits_s2xlate_0     (_entries_io_r_resp_1_bits_s2xlate_0),</a>
<a name="2090"><span class="lineNum">    2090 </span>                :            :     .io_r_resp_2_bits_hit           (_entries_io_r_resp_2_bits_hit),</a>
<a name="2091"><span class="lineNum">    2091 </span>                :            :     .io_r_resp_2_bits_ppn_0         (_entries_io_r_resp_2_bits_ppn_0),</a>
<a name="2092"><span class="lineNum">    2092 </span>                :            :     .io_r_resp_2_bits_pbmt_0        (_entries_io_r_resp_2_bits_pbmt_0),</a>
<a name="2093"><span class="lineNum">    2093 </span>                :            :     .io_r_resp_2_bits_g_pbmt_0      (_entries_io_r_resp_2_bits_g_pbmt_0),</a>
<a name="2094"><span class="lineNum">    2094 </span>                :            :     .io_r_resp_2_bits_perm_0_pf     (_entries_io_r_resp_2_bits_perm_0_pf),</a>
<a name="2095"><span class="lineNum">    2095 </span>                :            :     .io_r_resp_2_bits_perm_0_af     (_entries_io_r_resp_2_bits_perm_0_af),</a>
<a name="2096"><span class="lineNum">    2096 </span>                :            :     .io_r_resp_2_bits_perm_0_v      (_entries_io_r_resp_2_bits_perm_0_v),</a>
<a name="2097"><span class="lineNum">    2097 </span>                :            :     .io_r_resp_2_bits_perm_0_a      (_entries_io_r_resp_2_bits_perm_0_a),</a>
<a name="2098"><span class="lineNum">    2098 </span>                :            :     .io_r_resp_2_bits_perm_0_u      (_entries_io_r_resp_2_bits_perm_0_u),</a>
<a name="2099"><span class="lineNum">    2099 </span>                :            :     .io_r_resp_2_bits_perm_0_x      (_entries_io_r_resp_2_bits_perm_0_x),</a>
<a name="2100"><span class="lineNum">    2100 </span>                :            :     .io_r_resp_2_bits_perm_0_w      (_entries_io_r_resp_2_bits_perm_0_w),</a>
<a name="2101"><span class="lineNum">    2101 </span>                :            :     .io_r_resp_2_bits_perm_0_r      (_entries_io_r_resp_2_bits_perm_0_r),</a>
<a name="2102"><span class="lineNum">    2102 </span>                :            :     .io_r_resp_2_bits_g_perm_0_pf   (_entries_io_r_resp_2_bits_g_perm_0_pf),</a>
<a name="2103"><span class="lineNum">    2103 </span>                :            :     .io_r_resp_2_bits_g_perm_0_af   (_entries_io_r_resp_2_bits_g_perm_0_af),</a>
<a name="2104"><span class="lineNum">    2104 </span>                :            :     .io_r_resp_2_bits_g_perm_0_a    (_entries_io_r_resp_2_bits_g_perm_0_a),</a>
<a name="2105"><span class="lineNum">    2105 </span>                :            :     .io_r_resp_2_bits_g_perm_0_x    (_entries_io_r_resp_2_bits_g_perm_0_x),</a>
<a name="2106"><span class="lineNum">    2106 </span>                :            :     .io_r_resp_2_bits_s2xlate_0     (_entries_io_r_resp_2_bits_s2xlate_0),</a>
<a name="2107"><span class="lineNum">    2107 </span>                :            :     .io_w_valid</a>
<a name="2108"><span class="lineNum">    2108 </span>                :            :       (io_ptw_resp_valid &amp; ~io_ptw_resp_bits_getGpa &amp; ~need_gpa &amp; ~need_gpa_wire</a>
<a name="2109"><span class="lineNum">    2109 </span>                :            :        &amp; ~_flush_mmu_delay_io_out),</a>
<a name="2110"><span class="lineNum">    2110 </span>                :            :     .io_w_bits_data_s2xlate         (io_ptw_resp_bits_s2xlate),</a>
<a name="2111"><span class="lineNum">    2111 </span>                :            :     .io_w_bits_data_s1_entry_tag    (io_ptw_resp_bits_s1_entry_tag),</a>
<a name="2112"><span class="lineNum">    2112 </span>                :            :     .io_w_bits_data_s1_entry_asid   (io_ptw_resp_bits_s1_entry_asid),</a>
<a name="2113"><span class="lineNum">    2113 </span>                :            :     .io_w_bits_data_s1_entry_vmid   (io_ptw_resp_bits_s1_entry_vmid),</a>
<a name="2114"><span class="lineNum">    2114 </span>                :            :     .io_w_bits_data_s1_entry_n      (io_ptw_resp_bits_s1_entry_n),</a>
<a name="2115"><span class="lineNum">    2115 </span>                :            :     .io_w_bits_data_s1_entry_pbmt   (io_ptw_resp_bits_s1_entry_pbmt),</a>
<a name="2116"><span class="lineNum">    2116 </span>                :            :     .io_w_bits_data_s1_entry_perm_d (io_ptw_resp_bits_s1_entry_perm_d),</a>
<a name="2117"><span class="lineNum">    2117 </span>                :            :     .io_w_bits_data_s1_entry_perm_a (io_ptw_resp_bits_s1_entry_perm_a),</a>
<a name="2118"><span class="lineNum">    2118 </span>                :            :     .io_w_bits_data_s1_entry_perm_g (io_ptw_resp_bits_s1_entry_perm_g),</a>
<a name="2119"><span class="lineNum">    2119 </span>                :            :     .io_w_bits_data_s1_entry_perm_u (io_ptw_resp_bits_s1_entry_perm_u),</a>
<a name="2120"><span class="lineNum">    2120 </span>                :            :     .io_w_bits_data_s1_entry_perm_x (io_ptw_resp_bits_s1_entry_perm_x),</a>
<a name="2121"><span class="lineNum">    2121 </span>                :            :     .io_w_bits_data_s1_entry_perm_w (io_ptw_resp_bits_s1_entry_perm_w),</a>
<a name="2122"><span class="lineNum">    2122 </span>                :            :     .io_w_bits_data_s1_entry_perm_r (io_ptw_resp_bits_s1_entry_perm_r),</a>
<a name="2123"><span class="lineNum">    2123 </span>                :            :     .io_w_bits_data_s1_entry_level  (io_ptw_resp_bits_s1_entry_level),</a>
<a name="2124"><span class="lineNum">    2124 </span>                :            :     .io_w_bits_data_s1_entry_v      (io_ptw_resp_bits_s1_entry_v),</a>
<a name="2125"><span class="lineNum">    2125 </span>                :            :     .io_w_bits_data_s1_entry_ppn    (io_ptw_resp_bits_s1_entry_ppn),</a>
<a name="2126"><span class="lineNum">    2126 </span>                :            :     .io_w_bits_data_s1_ppn_low_0    (io_ptw_resp_bits_s1_ppn_low_0),</a>
<a name="2127"><span class="lineNum">    2127 </span>                :            :     .io_w_bits_data_s1_ppn_low_1    (io_ptw_resp_bits_s1_ppn_low_1),</a>
<a name="2128"><span class="lineNum">    2128 </span>                :            :     .io_w_bits_data_s1_ppn_low_2    (io_ptw_resp_bits_s1_ppn_low_2),</a>
<a name="2129"><span class="lineNum">    2129 </span>                :            :     .io_w_bits_data_s1_ppn_low_3    (io_ptw_resp_bits_s1_ppn_low_3),</a>
<a name="2130"><span class="lineNum">    2130 </span>                :            :     .io_w_bits_data_s1_ppn_low_4    (io_ptw_resp_bits_s1_ppn_low_4),</a>
<a name="2131"><span class="lineNum">    2131 </span>                :            :     .io_w_bits_data_s1_ppn_low_5    (io_ptw_resp_bits_s1_ppn_low_5),</a>
<a name="2132"><span class="lineNum">    2132 </span>                :            :     .io_w_bits_data_s1_ppn_low_6    (io_ptw_resp_bits_s1_ppn_low_6),</a>
<a name="2133"><span class="lineNum">    2133 </span>                :            :     .io_w_bits_data_s1_ppn_low_7    (io_ptw_resp_bits_s1_ppn_low_7),</a>
<a name="2134"><span class="lineNum">    2134 </span>                :            :     .io_w_bits_data_s1_valididx_0   (io_ptw_resp_bits_s1_valididx_0),</a>
<a name="2135"><span class="lineNum">    2135 </span>                :            :     .io_w_bits_data_s1_valididx_1   (io_ptw_resp_bits_s1_valididx_1),</a>
<a name="2136"><span class="lineNum">    2136 </span>                :            :     .io_w_bits_data_s1_valididx_2   (io_ptw_resp_bits_s1_valididx_2),</a>
<a name="2137"><span class="lineNum">    2137 </span>                :            :     .io_w_bits_data_s1_valididx_3   (io_ptw_resp_bits_s1_valididx_3),</a>
<a name="2138"><span class="lineNum">    2138 </span>                :            :     .io_w_bits_data_s1_valididx_4   (io_ptw_resp_bits_s1_valididx_4),</a>
<a name="2139"><span class="lineNum">    2139 </span>                :            :     .io_w_bits_data_s1_valididx_5   (io_ptw_resp_bits_s1_valididx_5),</a>
<a name="2140"><span class="lineNum">    2140 </span>                :            :     .io_w_bits_data_s1_valididx_6   (io_ptw_resp_bits_s1_valididx_6),</a>
<a name="2141"><span class="lineNum">    2141 </span>                :            :     .io_w_bits_data_s1_valididx_7   (io_ptw_resp_bits_s1_valididx_7),</a>
<a name="2142"><span class="lineNum">    2142 </span>                :            :     .io_w_bits_data_s1_pteidx_0     (io_ptw_resp_bits_s1_pteidx_0),</a>
<a name="2143"><span class="lineNum">    2143 </span>                :            :     .io_w_bits_data_s1_pteidx_1     (io_ptw_resp_bits_s1_pteidx_1),</a>
<a name="2144"><span class="lineNum">    2144 </span>                :            :     .io_w_bits_data_s1_pteidx_2     (io_ptw_resp_bits_s1_pteidx_2),</a>
<a name="2145"><span class="lineNum">    2145 </span>                :            :     .io_w_bits_data_s1_pteidx_3     (io_ptw_resp_bits_s1_pteidx_3),</a>
<a name="2146"><span class="lineNum">    2146 </span>                :            :     .io_w_bits_data_s1_pteidx_4     (io_ptw_resp_bits_s1_pteidx_4),</a>
<a name="2147"><span class="lineNum">    2147 </span>                :            :     .io_w_bits_data_s1_pteidx_5     (io_ptw_resp_bits_s1_pteidx_5),</a>
<a name="2148"><span class="lineNum">    2148 </span>                :            :     .io_w_bits_data_s1_pteidx_6     (io_ptw_resp_bits_s1_pteidx_6),</a>
<a name="2149"><span class="lineNum">    2149 </span>                :            :     .io_w_bits_data_s1_pteidx_7     (io_ptw_resp_bits_s1_pteidx_7),</a>
<a name="2150"><span class="lineNum">    2150 </span>                :            :     .io_w_bits_data_s1_pf           (io_ptw_resp_bits_s1_pf),</a>
<a name="2151"><span class="lineNum">    2151 </span>                :            :     .io_w_bits_data_s1_af           (io_ptw_resp_bits_s1_af),</a>
<a name="2152"><span class="lineNum">    2152 </span>                :            :     .io_w_bits_data_s2_entry_tag    (io_ptw_resp_bits_s2_entry_tag),</a>
<a name="2153"><span class="lineNum">    2153 </span>                :            :     .io_w_bits_data_s2_entry_n      (io_ptw_resp_bits_s2_entry_n),</a>
<a name="2154"><span class="lineNum">    2154 </span>                :            :     .io_w_bits_data_s2_entry_pbmt   (io_ptw_resp_bits_s2_entry_pbmt),</a>
<a name="2155"><span class="lineNum">    2155 </span>                :            :     .io_w_bits_data_s2_entry_ppn    (io_ptw_resp_bits_s2_entry_ppn),</a>
<a name="2156"><span class="lineNum">    2156 </span>                :            :     .io_w_bits_data_s2_entry_perm_d (io_ptw_resp_bits_s2_entry_perm_d),</a>
<a name="2157"><span class="lineNum">    2157 </span>                :            :     .io_w_bits_data_s2_entry_perm_a (io_ptw_resp_bits_s2_entry_perm_a),</a>
<a name="2158"><span class="lineNum">    2158 </span>                :            :     .io_w_bits_data_s2_entry_perm_g (io_ptw_resp_bits_s2_entry_perm_g),</a>
<a name="2159"><span class="lineNum">    2159 </span>                :            :     .io_w_bits_data_s2_entry_perm_u (io_ptw_resp_bits_s2_entry_perm_u),</a>
<a name="2160"><span class="lineNum">    2160 </span>                :            :     .io_w_bits_data_s2_entry_perm_x (io_ptw_resp_bits_s2_entry_perm_x),</a>
<a name="2161"><span class="lineNum">    2161 </span>                :            :     .io_w_bits_data_s2_entry_perm_w (io_ptw_resp_bits_s2_entry_perm_w),</a>
<a name="2162"><span class="lineNum">    2162 </span>                :            :     .io_w_bits_data_s2_entry_perm_r (io_ptw_resp_bits_s2_entry_perm_r),</a>
<a name="2163"><span class="lineNum">    2163 </span>                :            :     .io_w_bits_data_s2_entry_level  (io_ptw_resp_bits_s2_entry_level),</a>
<a name="2164"><span class="lineNum">    2164 </span>                :            :     .io_w_bits_data_s2_gpf          (io_ptw_resp_bits_s2_gpf),</a>
<a name="2165"><span class="lineNum">    2165 </span>                :            :     .io_w_bits_data_s2_gaf          (io_ptw_resp_bits_s2_gaf)</a>
<a name="2166"><span class="lineNum">    2166 </span>                :            :   );</a>
<a name="2167"><span class="lineNum">    2167 </span>                :            :   DummyDPICWrapper_9 difftest_module (</a>
<a name="2168"><span class="lineNum">    2168 </span>                :            :     .clock           (clock),</a>
<a name="2169"><span class="lineNum">    2169 </span>                :            :     .io_valid        (difftest_valid),</a>
<a name="2170"><span class="lineNum">    2170 </span>                :            :     .io_bits_valid   (difftest_valid),</a>
<a name="2171"><span class="lineNum">    2171 </span>                :            :     .io_bits_satp    ({io_csr_satp_mode, io_csr_satp_asid, io_csr_satp_ppn}),</a>
<a name="2172"><span class="lineNum">    2172 </span>                :            :     .io_bits_vpn     ({26'h0, difftest_vpn_r}),</a>
<a name="2173"><span class="lineNum">    2173 </span>                :            :     .io_bits_ppn     ({28'h0, io_requestor_0_resp_bits_paddr_0_0[47:12]}),</a>
<a name="2174"><span class="lineNum">    2174 </span>                :            :     .io_bits_vsatp   ({io_csr_vsatp_mode, io_csr_vsatp_asid, io_csr_vsatp_ppn}),</a>
<a name="2175"><span class="lineNum">    2175 </span>                :            :     .io_bits_hgatp   ({io_csr_hgatp_mode, io_csr_hgatp_vmid, io_csr_hgatp_ppn}),</a>
<a name="2176"><span class="lineNum">    2176 </span>                :            :     .io_bits_s2xlate</a>
<a name="2177"><span class="lineNum">    2177 </span>                :            :       (req_s2xlate_REG</a>
<a name="2178"><span class="lineNum">    2178 </span>                :            :          ? ((|_vsatp_delay_io_out_mode) &amp; (|_hgatp_delay_io_out_mode)</a>
<a name="2179"><span class="lineNum">    2179 </span>                :            :               ? 2'h3</a>
<a name="2180"><span class="lineNum">    2180 </span>                :            :               : _req_s2xlate_T_53</a>
<a name="2181"><span class="lineNum">    2181 </span>                :            :                   ? 2'h2</a>
<a name="2182"><span class="lineNum">    2182 </span>                :            :                   : {1'h0,</a>
<a name="2183"><span class="lineNum">    2183 </span>                :            :                      _req_s2xlate_T_54 | io_requestor_0_resp_bits_excp_0_gpf_instr_0})</a>
<a name="2184"><span class="lineNum">    2184 </span>                :            :          : 2'h0),</a>
<a name="2185"><span class="lineNum">    2185 </span>                :            :     .io_bits_coreid  (difftest_coreid),</a>
<a name="2186"><span class="lineNum">    2186 </span>                :            :     .io_bits_index   (8'h0)</a>
<a name="2187"><span class="lineNum">    2187 </span>                :            :   );</a>
<a name="2188"><span class="lineNum">    2188 </span>                :            :   DummyDPICWrapper_9 difftest_module_1 (</a>
<a name="2189"><span class="lineNum">    2189 </span>                :            :     .clock           (clock),</a>
<a name="2190"><span class="lineNum">    2190 </span>                :            :     .io_valid        (difftest_1_valid),</a>
<a name="2191"><span class="lineNum">    2191 </span>                :            :     .io_bits_valid   (difftest_1_valid),</a>
<a name="2192"><span class="lineNum">    2192 </span>                :            :     .io_bits_satp    ({io_csr_satp_mode, io_csr_satp_asid, io_csr_satp_ppn}),</a>
<a name="2193"><span class="lineNum">    2193 </span>                :            :     .io_bits_vpn     ({26'h0, difftest_vpn_r_1}),</a>
<a name="2194"><span class="lineNum">    2194 </span>                :            :     .io_bits_ppn     ({28'h0, io_requestor_1_resp_bits_paddr_0_0[47:12]}),</a>
<a name="2195"><span class="lineNum">    2195 </span>                :            :     .io_bits_vsatp   ({io_csr_vsatp_mode, io_csr_vsatp_asid, io_csr_vsatp_ppn}),</a>
<a name="2196"><span class="lineNum">    2196 </span>                :            :     .io_bits_hgatp   ({io_csr_hgatp_mode, io_csr_hgatp_vmid, io_csr_hgatp_ppn}),</a>
<a name="2197"><span class="lineNum">    2197 </span>                :            :     .io_bits_s2xlate</a>
<a name="2198"><span class="lineNum">    2198 </span>                :            :       (req_s2xlate_REG_1</a>
<a name="2199"><span class="lineNum">    2199 </span>                :            :          ? ((|_vsatp_delay_io_out_mode) &amp; (|_hgatp_delay_io_out_mode)</a>
<a name="2200"><span class="lineNum">    2200 </span>                :            :               ? 2'h3</a>
<a name="2201"><span class="lineNum">    2201 </span>                :            :               : _req_s2xlate_T_53</a>
<a name="2202"><span class="lineNum">    2202 </span>                :            :                   ? 2'h2</a>
<a name="2203"><span class="lineNum">    2203 </span>                :            :                   : {1'h0,</a>
<a name="2204"><span class="lineNum">    2204 </span>                :            :                      _req_s2xlate_T_54 | io_requestor_1_resp_bits_excp_0_gpf_instr_0})</a>
<a name="2205"><span class="lineNum">    2205 </span>                :            :          : 2'h0),</a>
<a name="2206"><span class="lineNum">    2206 </span>                :            :     .io_bits_coreid  (difftest_coreid),</a>
<a name="2207"><span class="lineNum">    2207 </span>                :            :     .io_bits_index   (8'h1)</a>
<a name="2208"><span class="lineNum">    2208 </span>                :            :   );</a>
<a name="2209"><span class="lineNum">    2209 </span>                :            :   DummyDPICWrapper_9 difftest_module_2 (</a>
<a name="2210"><span class="lineNum">    2210 </span>                :            :     .clock           (clock),</a>
<a name="2211"><span class="lineNum">    2211 </span>                :            :     .io_valid        (difftest_2_valid),</a>
<a name="2212"><span class="lineNum">    2212 </span>                :            :     .io_bits_valid   (difftest_2_valid),</a>
<a name="2213"><span class="lineNum">    2213 </span>                :            :     .io_bits_satp    ({io_csr_satp_mode, io_csr_satp_asid, io_csr_satp_ppn}),</a>
<a name="2214"><span class="lineNum">    2214 </span>                :            :     .io_bits_vpn     ({26'h0, difftest_vpn_r_2}),</a>
<a name="2215"><span class="lineNum">    2215 </span>                :            :     .io_bits_ppn     ({28'h0, io_requestor_2_resp_bits_paddr_0_0[47:12]}),</a>
<a name="2216"><span class="lineNum">    2216 </span>                :            :     .io_bits_vsatp   ({io_csr_vsatp_mode, io_csr_vsatp_asid, io_csr_vsatp_ppn}),</a>
<a name="2217"><span class="lineNum">    2217 </span>                :            :     .io_bits_hgatp   ({io_csr_hgatp_mode, io_csr_hgatp_vmid, io_csr_hgatp_ppn}),</a>
<a name="2218"><span class="lineNum">    2218 </span>                :            :     .io_bits_s2xlate</a>
<a name="2219"><span class="lineNum">    2219 </span>                :            :       (req_s2xlate_REG_2</a>
<a name="2220"><span class="lineNum">    2220 </span>                :            :          ? ((|_vsatp_delay_io_out_mode) &amp; (|_hgatp_delay_io_out_mode)</a>
<a name="2221"><span class="lineNum">    2221 </span>                :            :               ? 2'h3</a>
<a name="2222"><span class="lineNum">    2222 </span>                :            :               : _req_s2xlate_T_53</a>
<a name="2223"><span class="lineNum">    2223 </span>                :            :                   ? 2'h2</a>
<a name="2224"><span class="lineNum">    2224 </span>                :            :                   : {1'h0,</a>
<a name="2225"><span class="lineNum">    2225 </span>                :            :                      _req_s2xlate_T_54 | io_requestor_2_resp_bits_excp_0_gpf_instr_0})</a>
<a name="2226"><span class="lineNum">    2226 </span>                :            :          : 2'h0),</a>
<a name="2227"><span class="lineNum">    2227 </span>                :            :     .io_bits_coreid  (difftest_coreid),</a>
<a name="2228"><span class="lineNum">    2228 </span>                :            :     .io_bits_index   (8'h2)</a>
<a name="2229"><span class="lineNum">    2229 </span>                :            :   );</a>
<a name="2230"><span class="lineNum">    2230 </span>                :            :   assign io_requestor_0_resp_bits_paddr_0 = io_requestor_0_resp_bits_paddr_0_0;</a>
<a name="2231"><span class="lineNum">    2231 </span>                :            :   assign io_requestor_0_resp_bits_gpaddr_0 =</a>
<a name="2232"><span class="lineNum">    2232 </span>                :            :     (readResult_p_hit_last_REG</a>
<a name="2233"><span class="lineNum">    2233 </span>                :            :        ? readResult_p_s2xlate</a>
<a name="2234"><span class="lineNum">    2234 </span>                :            :        : _entries_io_r_resp_0_bits_s2xlate_0) == 2'h2</a>
<a name="2235"><span class="lineNum">    2235 </span>                :            :       ? {16'h0, req_out_0_vaddr[47:0]}</a>
<a name="2236"><span class="lineNum">    2236 </span>                :            :       : {8'h0,</a>
<a name="2237"><span class="lineNum">    2237 </span>                :            :          readResult_p_hit_last_REG ? readResult_p_gvpn : resp_gpa_gvpn,</a>
<a name="2238"><span class="lineNum">    2238 </span>                :            :          (readResult_p_hit_last_REG ? readResult_p_s1_isLeaf : resp_s1_isLeaf)</a>
<a name="2239"><span class="lineNum">    2239 </span>                :            :            ? req_out_0_vaddr[11:0]</a>
<a name="2240"><span class="lineNum">    2240 </span>                :            :            : {_GEN_10[{readResult_isFakePte_0 &amp; _readResult_vpn_idx_T_24, 1'h0}</a>
<a name="2241"><span class="lineNum">    2241 </span>                :            :                 | {2{readResult_isFakePte_0 &amp; _readResult_vpn_idx_T_26}}</a>
<a name="2242"><span class="lineNum">    2242 </span>                :            :                 | (readResult_isFakePte_0</a>
<a name="2243"><span class="lineNum">    2243 </span>                :            :                      ? 2'h0</a>
<a name="2244"><span class="lineNum">    2244 </span>                :            :                      : 2'((readResult_p_hit_last_REG</a>
<a name="2245"><span class="lineNum">    2245 </span>                :            :                              ? readResult_p_s1_level</a>
<a name="2246"><span class="lineNum">    2246 </span>                :            :                              : resp_s1_level) - 2'h1))],</a>
<a name="2247"><span class="lineNum">    2247 </span>                :            :               3'h0}};</a>
<a name="2248"><span class="lineNum">    2248 </span>                :            :   assign io_requestor_0_resp_bits_pbmt_0 =</a>
<a name="2249"><span class="lineNum">    2249 </span>                :            :     _portTranslateEnable_T ? _GEN_19[req_out_s2xlate_0] : 2'h0;</a>
<a name="2250"><span class="lineNum">    2250 </span>                :            :   assign io_requestor_0_resp_bits_miss = miss_read_0;</a>
<a name="2251"><span class="lineNum">    2251 </span>                :            :   assign io_requestor_0_resp_bits_isForVSnonLeafPTE = isNonLeaf | isFakePte;</a>
<a name="2252"><span class="lineNum">    2252 </span>                :            :   assign io_requestor_0_resp_bits_excp_0_gpf_instr =</a>
<a name="2253"><span class="lineNum">    2253 </span>                :            :     io_requestor_0_resp_bits_excp_0_gpf_instr_0;</a>
<a name="2254"><span class="lineNum">    2254 </span>                :            :   assign io_requestor_0_resp_bits_excp_0_pf_instr =</a>
<a name="2255"><span class="lineNum">    2255 </span>                :            :     io_requestor_0_resp_bits_excp_0_pf_instr_0;</a>
<a name="2256"><span class="lineNum">    2256 </span>                :            :   assign io_requestor_0_resp_bits_excp_0_af_instr =</a>
<a name="2257"><span class="lineNum">    2257 </span>                :            :     io_requestor_0_resp_bits_excp_0_af_instr_0;</a>
<a name="2258"><span class="lineNum">    2258 </span>                :            :   assign io_requestor_1_resp_bits_paddr_0 = io_requestor_1_resp_bits_paddr_0_0;</a>
<a name="2259"><span class="lineNum">    2259 </span>                :            :   assign io_requestor_1_resp_bits_gpaddr_0 =</a>
<a name="2260"><span class="lineNum">    2260 </span>                :            :     (readResult_p_hit_last_REG_1</a>
<a name="2261"><span class="lineNum">    2261 </span>                :            :        ? readResult_p_s2xlate_1</a>
<a name="2262"><span class="lineNum">    2262 </span>                :            :        : _entries_io_r_resp_1_bits_s2xlate_0) == 2'h2</a>
<a name="2263"><span class="lineNum">    2263 </span>                :            :       ? {16'h0, req_out_1_vaddr[47:0]}</a>
<a name="2264"><span class="lineNum">    2264 </span>                :            :       : {8'h0,</a>
<a name="2265"><span class="lineNum">    2265 </span>                :            :          readResult_p_hit_last_REG_1 ? readResult_p_gvpn_1 : resp_gpa_gvpn,</a>
<a name="2266"><span class="lineNum">    2266 </span>                :            :          (readResult_p_hit_last_REG_1 ? readResult_p_s1_isLeaf_1 : resp_s1_isLeaf)</a>
<a name="2267"><span class="lineNum">    2267 </span>                :            :            ? req_out_1_vaddr[11:0]</a>
<a name="2268"><span class="lineNum">    2268 </span>                :            :            : {_GEN_14[{readResult_isFakePte_1_0 &amp; _readResult_vpn_idx_T_24, 1'h0}</a>
<a name="2269"><span class="lineNum">    2269 </span>                :            :                 | {2{readResult_isFakePte_1_0 &amp; _readResult_vpn_idx_T_26}}</a>
<a name="2270"><span class="lineNum">    2270 </span>                :            :                 | (readResult_isFakePte_1_0</a>
<a name="2271"><span class="lineNum">    2271 </span>                :            :                      ? 2'h0</a>
<a name="2272"><span class="lineNum">    2272 </span>                :            :                      : 2'((readResult_p_hit_last_REG_1</a>
<a name="2273"><span class="lineNum">    2273 </span>                :            :                              ? readResult_p_s1_level_1</a>
<a name="2274"><span class="lineNum">    2274 </span>                :            :                              : resp_s1_level) - 2'h1))],</a>
<a name="2275"><span class="lineNum">    2275 </span>                :            :               3'h0}};</a>
<a name="2276"><span class="lineNum">    2276 </span>                :            :   assign io_requestor_1_resp_bits_pbmt_0 =</a>
<a name="2277"><span class="lineNum">    2277 </span>                :            :     _portTranslateEnable_T_2 ? _GEN_20[req_out_s2xlate_1] : 2'h0;</a>
<a name="2278"><span class="lineNum">    2278 </span>                :            :   assign io_requestor_1_resp_bits_miss = miss_read_1;</a>
<a name="2279"><span class="lineNum">    2279 </span>                :            :   assign io_requestor_1_resp_bits_isForVSnonLeafPTE = isNonLeaf_1 | isFakePte_1;</a>
<a name="2280"><span class="lineNum">    2280 </span>                :            :   assign io_requestor_1_resp_bits_excp_0_gpf_instr =</a>
<a name="2281"><span class="lineNum">    2281 </span>                :            :     io_requestor_1_resp_bits_excp_0_gpf_instr_0;</a>
<a name="2282"><span class="lineNum">    2282 </span>                :            :   assign io_requestor_1_resp_bits_excp_0_pf_instr =</a>
<a name="2283"><span class="lineNum">    2283 </span>                :            :     io_requestor_1_resp_bits_excp_0_pf_instr_0;</a>
<a name="2284"><span class="lineNum">    2284 </span>                :            :   assign io_requestor_1_resp_bits_excp_0_af_instr =</a>
<a name="2285"><span class="lineNum">    2285 </span>                :            :     io_requestor_1_resp_bits_excp_0_af_instr_0;</a>
<a name="2286"><span class="lineNum">    2286 </span>                :            :   assign io_requestor_2_req_ready = io_requestor_2_req_ready_0;</a>
<a name="2287"><span class="lineNum">    2287 </span>                :            :   assign io_requestor_2_resp_valid = io_requestor_2_resp_valid_0;</a>
<a name="2288"><span class="lineNum">    2288 </span>                :            :   assign io_requestor_2_resp_bits_paddr_0 = io_requestor_2_resp_bits_paddr_0_0;</a>
<a name="2289"><span class="lineNum">    2289 </span>                :            :   assign io_requestor_2_resp_bits_gpaddr_0 =</a>
<a name="2290"><span class="lineNum">    2290 </span>                :            :     _GEN_25</a>
<a name="2291"><span class="lineNum">    2291 </span>                :            :       ? {8'h0, _GEN_26[io_ptw_resp_bits_s1_entry_level], req_out_2_vaddr[11:0]}</a>
<a name="2292"><span class="lineNum">    2292 </span>                :            :       : (readResult_p_hit_last_REG_2</a>
<a name="2293"><span class="lineNum">    2293 </span>                :            :            ? readResult_p_s2xlate_2</a>
<a name="2294"><span class="lineNum">    2294 </span>                :            :            : _entries_io_r_resp_2_bits_s2xlate_0) == 2'h2</a>
<a name="2295"><span class="lineNum">    2295 </span>                :            :           ? {16'h0, req_out_2_vaddr[47:0]}</a>
<a name="2296"><span class="lineNum">    2296 </span>                :            :           : {8'h0,</a>
<a name="2297"><span class="lineNum">    2297 </span>                :            :              readResult_p_hit_last_REG_2 ? readResult_p_gvpn_2 : resp_gpa_gvpn,</a>
<a name="2298"><span class="lineNum">    2298 </span>                :            :              (readResult_p_hit_last_REG_2 ? readResult_p_s1_isLeaf_2 : resp_s1_isLeaf)</a>
<a name="2299"><span class="lineNum">    2299 </span>                :            :                ? req_out_2_vaddr[11:0]</a>
<a name="2300"><span class="lineNum">    2300 </span>                :            :                : {_GEN_18[{readResult_isFakePte_2_0 &amp; _readResult_vpn_idx_T_24, 1'h0}</a>
<a name="2301"><span class="lineNum">    2301 </span>                :            :                     | {2{readResult_isFakePte_2_0 &amp; _readResult_vpn_idx_T_26}}</a>
<a name="2302"><span class="lineNum">    2302 </span>                :            :                     | (readResult_isFakePte_2_0</a>
<a name="2303"><span class="lineNum">    2303 </span>                :            :                          ? 2'h0</a>
<a name="2304"><span class="lineNum">    2304 </span>                :            :                          : 2'((readResult_p_hit_last_REG_2</a>
<a name="2305"><span class="lineNum">    2305 </span>                :            :                                  ? readResult_p_s1_level_2</a>
<a name="2306"><span class="lineNum">    2306 </span>                :            :                                  : resp_s1_level) - 2'h1))],</a>
<a name="2307"><span class="lineNum">    2307 </span>                :            :                   3'h0}};</a>
<a name="2308"><span class="lineNum">    2308 </span>                :            :   assign io_requestor_2_resp_bits_pbmt_0 =</a>
<a name="2309"><span class="lineNum">    2309 </span>                :            :     io_requestor_2_resp_bits_excp_0_pf_st | ~_portTranslateEnable_T_4</a>
<a name="2310"><span class="lineNum">    2310 </span>                :            :       ? 2'h0</a>
<a name="2311"><span class="lineNum">    2311 </span>                :            :       : _GEN_25</a>
<a name="2312"><span class="lineNum">    2312 </span>                :            :           ? ((|io_ptw_resp_bits_s2xlate)</a>
<a name="2313"><span class="lineNum">    2313 </span>                :            :                ? ((&amp;io_ptw_resp_bits_s2xlate)</a>
<a name="2314"><span class="lineNum">    2314 </span>                :            :                     ? ((|io_ptw_resp_bits_s1_entry_pbmt)</a>
<a name="2315"><span class="lineNum">    2315 </span>                :            :                          ? io_ptw_resp_bits_s1_entry_pbmt</a>
<a name="2316"><span class="lineNum">    2316 </span>                :            :                          : io_ptw_resp_bits_s2_entry_pbmt)</a>
<a name="2317"><span class="lineNum">    2317 </span>                :            :                     : io_ptw_resp_bits_s2xlate == 2'h2</a>
<a name="2318"><span class="lineNum">    2318 </span>                :            :                         ? io_ptw_resp_bits_s2_entry_pbmt</a>
<a name="2319"><span class="lineNum">    2319 </span>                :            :                         : io_ptw_resp_bits_s1_entry_pbmt)</a>
<a name="2320"><span class="lineNum">    2320 </span>                :            :                : io_ptw_resp_bits_s1_entry_pbmt)</a>
<a name="2321"><span class="lineNum">    2321 </span>                :            :           : _GEN_21[req_out_s2xlate_2];</a>
<a name="2322"><span class="lineNum">    2322 </span>                :            :   assign io_requestor_2_resp_bits_miss = io_requestor_2_resp_bits_miss_0;</a>
<a name="2323"><span class="lineNum">    2323 </span>                :            :   assign io_requestor_2_resp_bits_isForVSnonLeafPTE =</a>
<a name="2324"><span class="lineNum">    2324 </span>                :            :     _GEN_25 ? isNonLeaf_3 | isFakePte_3 : isNonLeaf_2 | isFakePte_2;</a>
<a name="2325"><span class="lineNum">    2325 </span>                :            :   assign io_requestor_2_resp_bits_excp_0_gpf_instr =</a>
<a name="2326"><span class="lineNum">    2326 </span>                :            :     io_requestor_2_resp_bits_excp_0_gpf_instr_0;</a>
<a name="2327"><span class="lineNum">    2327 </span>                :            :   assign io_requestor_2_resp_bits_excp_0_pf_instr =</a>
<a name="2328"><span class="lineNum">    2328 </span>                :            :     io_requestor_2_resp_bits_excp_0_pf_instr_0;</a>
<a name="2329"><span class="lineNum">    2329 </span>                :            :   assign io_requestor_2_resp_bits_excp_0_af_instr =</a>
<a name="2330"><span class="lineNum">    2330 </span>                :            :     io_requestor_2_resp_bits_excp_0_af_instr_0;</a>
<a name="2331"><span class="lineNum">    2331 </span>                :            :   assign io_ptw_req_0_valid =</a>
<a name="2332"><span class="lineNum">    2332 </span>                :            :     req_out_v_0 &amp; miss_read_0</a>
<a name="2333"><span class="lineNum">    2333 </span>                :            :     &amp; ~(io_ptw_resp_valid &amp; req_s2xlate == io_ptw_resp_bits_s2xlate</a>
<a name="2334"><span class="lineNum">    2334 </span>                :            :         &amp; ((|io_ptw_resp_bits_s2xlate)</a>
<a name="2335"><span class="lineNum">    2335 </span>                :            :              ? (onlyS2_4</a>
<a name="2336"><span class="lineNum">    2336 </span>                :            :                   ? hit_s2_vmid_hit</a>
<a name="2337"><span class="lineNum">    2337 </span>                :            :                     &amp; (_s2_paddr_T_20</a>
<a name="2338"><span class="lineNum">    2338 </span>                :            :                          ? _ptw_just_back_onlyS2_hit_level_match_T_3</a>
<a name="2339"><span class="lineNum">    2339 </span>                :            :                            &amp; ptw_just_back_onlyS2_hit_tag_match_1</a>
<a name="2340"><span class="lineNum">    2340 </span>                :            :                            &amp; io_ptw_resp_bits_s2_entry_tag[8:0] == req_out_0_vaddr[20:12]</a>
<a name="2341"><span class="lineNum">    2341 </span>                :            :                          : _s2_paddr_T_18</a>
<a name="2342"><span class="lineNum">    2342 </span>                :            :                              ? _ptw_just_back_onlyS2_hit_level_match_T_3</a>
<a name="2343"><span class="lineNum">    2343 </span>                :            :                                &amp; ptw_just_back_onlyS2_hit_tag_match_1</a>
<a name="2344"><span class="lineNum">    2344 </span>                :            :                              : (_GEN_2 | ptw_just_back_onlyS2_hit_tag_match_2)</a>
<a name="2345"><span class="lineNum">    2345 </span>                :            :                                &amp; ptw_just_back_onlyS2_hit_tag_match_3)</a>
<a name="2346"><span class="lineNum">    2346 </span>                :            :                   : (ptw_just_back_level == 2'h0</a>
<a name="2347"><span class="lineNum">    2347 </span>                :            :                        ? _ptw_just_back_level_match_T_3 &amp; ptw_just_back_tag_match_1</a>
<a name="2348"><span class="lineNum">    2348 </span>                :            :                          &amp; req_out_0_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],</a>
<a name="2349"><span class="lineNum">    2349 </span>                :            :                                                       io_ptw_resp_bits_s1_addr_low}</a>
<a name="2350"><span class="lineNum">    2350 </span>                :            :                        : ptw_just_back_level == 2'h1</a>
<a name="2351"><span class="lineNum">    2351 </span>                :            :                            ? _ptw_just_back_level_match_T_3 &amp; ptw_just_back_tag_match_1</a>
<a name="2352"><span class="lineNum">    2352 </span>                :            :                            : (ptw_just_back_level != 2'h2 | ptw_just_back_tag_match_2)</a>
<a name="2353"><span class="lineNum">    2353 </span>                :            :                              &amp; ptw_just_back_tag_match_3)</a>
<a name="2354"><span class="lineNum">    2354 </span>                :            :                     &amp; (~(&amp;io_ptw_resp_bits_s2xlate) | hit_s2_vmid_hit)</a>
<a name="2355"><span class="lineNum">    2355 </span>                :            :                     &amp; ptw_just_back_vasid_hit)</a>
<a name="2356"><span class="lineNum">    2356 </span>                :            :              : io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)</a>
<a name="2357"><span class="lineNum">    2357 </span>                :            :                                                     ? io_csr_vsatp_asid</a>
<a name="2358"><span class="lineNum">    2358 </span>                :            :                                                     : io_csr_satp_asid)</a>
<a name="2359"><span class="lineNum">    2359 </span>                :            :                &amp; (~(|io_ptw_resp_bits_s2xlate) | _hit_s1_vmid_hit_T)</a>
<a name="2360"><span class="lineNum">    2360 </span>                :            :                &amp; (_s1_paddr_T_22</a>
<a name="2361"><span class="lineNum">    2361 </span>                :            :                     ? _ptw_just_back_noS2_hit_level_match_T_3</a>
<a name="2362"><span class="lineNum">    2362 </span>                :            :                       &amp; ptw_just_back_noS2_hit_tag_match_1</a>
<a name="2363"><span class="lineNum">    2363 </span>                :            :                       &amp; io_ptw_resp_bits_s1_entry_tag[5:0] == req_out_0_vaddr[20:15]</a>
<a name="2364"><span class="lineNum">    2364 </span>                :            :                     : _s1_paddr_T_20</a>
<a name="2365"><span class="lineNum">    2365 </span>                :            :                         ? _ptw_just_back_noS2_hit_level_match_T_3</a>
<a name="2366"><span class="lineNum">    2366 </span>                :            :                           &amp; ptw_just_back_noS2_hit_tag_match_1</a>
<a name="2367"><span class="lineNum">    2367 </span>                :            :                         : (_GEN_0 | ptw_just_back_noS2_hit_tag_match_2)</a>
<a name="2368"><span class="lineNum">    2368 </span>                :            :                           &amp; ptw_just_back_noS2_hit_tag_match_3)</a>
<a name="2369"><span class="lineNum">    2369 </span>                :            :                &amp; _GEN_1[req_out_0_vaddr[14:12]]) | ptw_already_back_last_REG</a>
<a name="2370"><span class="lineNum">    2370 </span>                :            :         &amp; req_s2xlate == ptw_resp_bits_reg_s2xlate</a>
<a name="2371"><span class="lineNum">    2371 </span>                :            :         &amp; (ptw_resp_bits_reg_s2xlate == 2'h0</a>
<a name="2372"><span class="lineNum">    2372 </span>                :            :              ? ptw_resp_bits_reg_s1_entry_asid == ((|ptw_resp_bits_reg_s2xlate)</a>
<a name="2373"><span class="lineNum">    2373 </span>                :            :                                                      ? io_csr_vsatp_asid</a>
<a name="2374"><span class="lineNum">    2374 </span>                :            :                                                      : io_csr_satp_asid)</a>
<a name="2375"><span class="lineNum">    2375 </span>                :            :                &amp; (~(|ptw_resp_bits_reg_s2xlate)</a>
<a name="2376"><span class="lineNum">    2376 </span>                :            :                   | {2'h0, ptw_resp_bits_reg_s1_entry_vmid} == io_csr_hgatp_vmid)</a>
<a name="2377"><span class="lineNum">    2377 </span>                :            :                &amp; (ptw_resp_bits_reg_s1_entry_level == 2'h0</a>
<a name="2378"><span class="lineNum">    2378 </span>                :            :                     ? _ptw_already_back_noS2_hit_level_match_T_3</a>
<a name="2379"><span class="lineNum">    2379 </span>                :            :                       &amp; ptw_already_back_noS2_hit_tag_match_1</a>
<a name="2380"><span class="lineNum">    2380 </span>                :            :                       &amp; ptw_resp_bits_reg_s1_entry_tag[5:0] == req_out_0_vaddr[20:15]</a>
<a name="2381"><span class="lineNum">    2381 </span>                :            :                     : ptw_resp_bits_reg_s1_entry_level == 2'h1</a>
<a name="2382"><span class="lineNum">    2382 </span>                :            :                         ? _ptw_already_back_noS2_hit_level_match_T_3</a>
<a name="2383"><span class="lineNum">    2383 </span>                :            :                           &amp; ptw_already_back_noS2_hit_tag_match_1</a>
<a name="2384"><span class="lineNum">    2384 </span>                :            :                         : (ptw_resp_bits_reg_s1_entry_level != 2'h2</a>
<a name="2385"><span class="lineNum">    2385 </span>                :            :                            | ptw_already_back_noS2_hit_tag_match_2)</a>
<a name="2386"><span class="lineNum">    2386 </span>                :            :                           &amp; ptw_already_back_noS2_hit_tag_match_3)</a>
<a name="2387"><span class="lineNum">    2387 </span>                :            :                &amp; _GEN_22[req_out_0_vaddr[14:12]]</a>
<a name="2388"><span class="lineNum">    2388 </span>                :            :              : ptw_resp_bits_reg_s2xlate == 2'h2</a>
<a name="2389"><span class="lineNum">    2389 </span>                :            :                  ? ptw_already_back_onlyS2_hit_vmid_hit</a>
<a name="2390"><span class="lineNum">    2390 </span>                :            :                    &amp; (ptw_resp_bits_reg_s2_entry_level == 2'h0</a>
<a name="2391"><span class="lineNum">    2391 </span>                :            :                         ? _ptw_already_back_onlyS2_hit_level_match_T_3</a>
<a name="2392"><span class="lineNum">    2392 </span>                :            :                           &amp; ptw_already_back_onlyS2_hit_tag_match_1</a>
<a name="2393"><span class="lineNum">    2393 </span>                :            :                           &amp; ptw_resp_bits_reg_s2_entry_tag[8:0] == req_out_0_vaddr[20:12]</a>
<a name="2394"><span class="lineNum">    2394 </span>                :            :                         : ptw_resp_bits_reg_s2_entry_level == 2'h1</a>
<a name="2395"><span class="lineNum">    2395 </span>                :            :                             ? _ptw_already_back_onlyS2_hit_level_match_T_3</a>
<a name="2396"><span class="lineNum">    2396 </span>                :            :                               &amp; ptw_already_back_onlyS2_hit_tag_match_1</a>
<a name="2397"><span class="lineNum">    2397 </span>                :            :                             : (ptw_resp_bits_reg_s2_entry_level != 2'h2</a>
<a name="2398"><span class="lineNum">    2398 </span>                :            :                                | ptw_already_back_onlyS2_hit_tag_match_2)</a>
<a name="2399"><span class="lineNum">    2399 </span>                :            :                               &amp; ptw_already_back_onlyS2_hit_tag_match_3)</a>
<a name="2400"><span class="lineNum">    2400 </span>                :            :                  : (ptw_already_back_level == 2'h0</a>
<a name="2401"><span class="lineNum">    2401 </span>                :            :                       ? _ptw_already_back_level_match_T_3 &amp; ptw_already_back_tag_match_1</a>
<a name="2402"><span class="lineNum">    2402 </span>                :            :                         &amp; req_out_0_vaddr[20:12] == {ptw_resp_bits_reg_s1_entry_tag[5:0],</a>
<a name="2403"><span class="lineNum">    2403 </span>                :            :                                                      ptw_resp_bits_reg_s1_addr_low}</a>
<a name="2404"><span class="lineNum">    2404 </span>                :            :                       : ptw_already_back_level == 2'h1</a>
<a name="2405"><span class="lineNum">    2405 </span>                :            :                           ? _ptw_already_back_level_match_T_3</a>
<a name="2406"><span class="lineNum">    2406 </span>                :            :                             &amp; ptw_already_back_tag_match_1</a>
<a name="2407"><span class="lineNum">    2407 </span>                :            :                           : (ptw_already_back_level != 2'h2</a>
<a name="2408"><span class="lineNum">    2408 </span>                :            :                              | ptw_already_back_tag_match_2)</a>
<a name="2409"><span class="lineNum">    2409 </span>                :            :                             &amp; ptw_already_back_tag_match_3)</a>
<a name="2410"><span class="lineNum">    2410 </span>                :            :                    &amp; (ptw_resp_bits_reg_s2xlate != 2'h3</a>
<a name="2411"><span class="lineNum">    2411 </span>                :            :                       | ptw_already_back_onlyS2_hit_vmid_hit)</a>
<a name="2412"><span class="lineNum">    2412 </span>                :            :                    &amp; ptw_resp_bits_reg_s1_entry_asid == io_csr_vsatp_asid))</a>
<a name="2413"><span class="lineNum">    2413 </span>                :            :     &amp; ~(need_gpa &amp; need_gpa_vpn != req_out_0_vaddr[49:12] &amp; ~resp_gpa_refill);</a>
<a name="2414"><span class="lineNum">    2414 </span>                :            :   assign io_ptw_req_0_bits_vpn = req_out_0_vaddr[49:12];</a>
<a name="2415"><span class="lineNum">    2415 </span>                :            :   assign io_ptw_req_0_bits_s2xlate = req_s2xlate;</a>
<a name="2416"><span class="lineNum">    2416 </span>                :            :   assign io_ptw_req_0_bits_getGpa = hasGpf_0 &amp; hit_read_0;</a>
<a name="2417"><span class="lineNum">    2417 </span>                :            :   assign io_ptw_req_1_valid =</a>
<a name="2418"><span class="lineNum">    2418 </span>                :            :     req_out_v_1 &amp; miss_read_1</a>
<a name="2419"><span class="lineNum">    2419 </span>                :            :     &amp; ~(io_ptw_resp_valid &amp; req_s2xlate_1 == io_ptw_resp_bits_s2xlate</a>
<a name="2420"><span class="lineNum">    2420 </span>                :            :         &amp; ((|io_ptw_resp_bits_s2xlate)</a>
<a name="2421"><span class="lineNum">    2421 </span>                :            :              ? (onlyS2_4</a>
<a name="2422"><span class="lineNum">    2422 </span>                :            :                   ? hit_s2_vmid_hit</a>
<a name="2423"><span class="lineNum">    2423 </span>                :            :                     &amp; (_s2_paddr_T_20</a>
<a name="2424"><span class="lineNum">    2424 </span>                :            :                          ? _ptw_just_back_onlyS2_hit_level_match_T_14</a>
<a name="2425"><span class="lineNum">    2425 </span>                :            :                            &amp; ptw_just_back_onlyS2_hit_tag_match_1_1</a>
<a name="2426"><span class="lineNum">    2426 </span>                :            :                            &amp; io_ptw_resp_bits_s2_entry_tag[8:0] == req_out_1_vaddr[20:12]</a>
<a name="2427"><span class="lineNum">    2427 </span>                :            :                          : _s2_paddr_T_18</a>
<a name="2428"><span class="lineNum">    2428 </span>                :            :                              ? _ptw_just_back_onlyS2_hit_level_match_T_14</a>
<a name="2429"><span class="lineNum">    2429 </span>                :            :                                &amp; ptw_just_back_onlyS2_hit_tag_match_1_1</a>
<a name="2430"><span class="lineNum">    2430 </span>                :            :                              : (_GEN_2 | ptw_just_back_onlyS2_hit_tag_match_1_2)</a>
<a name="2431"><span class="lineNum">    2431 </span>                :            :                                &amp; ptw_just_back_onlyS2_hit_tag_match_1_3)</a>
<a name="2432"><span class="lineNum">    2432 </span>                :            :                   : (ptw_just_back_level_1 == 2'h0</a>
<a name="2433"><span class="lineNum">    2433 </span>                :            :                        ? _ptw_just_back_level_match_T_14 &amp; ptw_just_back_tag_match_1_1</a>
<a name="2434"><span class="lineNum">    2434 </span>                :            :                          &amp; req_out_1_vaddr[20:12] == {io_ptw_resp_bits_s1_entry_tag[5:0],</a>
<a name="2435"><span class="lineNum">    2435 </span>                :            :                                                       io_ptw_resp_bits_s1_addr_low}</a>
<a name="2436"><span class="lineNum">    2436 </span>                :            :                        : ptw_just_back_level_1 == 2'h1</a>
<a name="2437"><span class="lineNum">    2437 </span>                :            :                            ? _ptw_just_back_level_match_T_14 &amp; ptw_just_back_tag_match_1_1</a>
<a name="2438"><span class="lineNum">    2438 </span>                :            :                            : (ptw_just_back_level_1 != 2'h2 | ptw_just_back_tag_match_1_2)</a>
<a name="2439"><span class="lineNum">    2439 </span>                :            :                              &amp; ptw_just_back_tag_match_1_3)</a>
<a name="2440"><span class="lineNum">    2440 </span>                :            :                     &amp; (~(&amp;io_ptw_resp_bits_s2xlate) | hit_s2_vmid_hit)</a>
<a name="2441"><span class="lineNum">    2441 </span>                :            :                     &amp; ptw_just_back_vasid_hit)</a>
<a name="2442"><span class="lineNum">    2442 </span>                :            :              : io_ptw_resp_bits_s1_entry_asid == ((|io_ptw_resp_bits_s2xlate)</a>
<a name="2443"><span class="lineNum">    2443 </span>                :            :                                                     ? io_csr_vsatp_asid</a>
<a name="2444"><span class="lineNum">    2444 </span>                :            :                                                     : io_csr_satp_asid)</a>
<a name="2445"><span class="lineNum">    2445 </span>                :            :                &amp; (~(|io_ptw_resp_bits_s2xlate) | _hit_s1_vmid_hit_T)</a>
<a name="2446"><span class="lineNum">    2446 </span>                :            :                &amp; (_s1_paddr_T_22</a>
<a name="2447"><span class="lineNum">    2447 </span>                :            :                     ? _ptw_just_back_noS2_hit_level_match_T_14</a>
<a name="2448"><span class="lineNum">    2448 </span>                :            :                       &amp; ptw_just_back_noS2_hit_tag_match_1_1</a>
<a name="2449"><span class="lineNum">    2449 </span>                :            :                       &amp; io_ptw_resp_bits_s1_entry_tag[5:0] == req_out_1_vaddr[20:15]</a>
<a name="2450"><span class="lineNum">    2450 </span>                :            :                     : _s1_paddr_T_20</a>
<a name="2451"><span class="lineNum">    2451 </span>                :            :                         ? _ptw_just_back_noS2_hit_level_match_T_14</a>
<a name="2452"><span class="lineNum">    2452 </span>                :            :                           &amp; ptw_just_back_noS2_hit_tag_match_1_1</a>
<a name="2453"><span class="lineNum">    2453 </span>                :            :                         : (_GEN_0 | ptw_just_back_noS2_hit_tag_match_1_2)</a>
<a name="2454"><span class="lineNum">    2454 </span>                :            :                           &amp; ptw_just_back_noS2_hit_tag_match_1_3)</a>
<a name="2455"><span class="lineNum">    2455 </span>                :            :                &amp; _GEN_1[req_out_1_vaddr[14:12]]) | ptw_already_back_last_REG_1</a>
<a name="2456"><span class="lineNum">    2456 </span>                :            :         &amp; req_s2xlate_1 == ptw_resp_bits_reg_1_s2xlate</a>
<a name="2457"><span class="lineNum">    2457 </span>                :            :         &amp; (ptw_resp_bits_reg_1_s2xlate == 2'h0</a>
<a name="2458"><span class="lineNum">    2458 </span>                :            :              ? ptw_resp_bits_reg_1_s1_entry_asid == ((|ptw_resp_bits_reg_1_s2xlate)</a>
<a name="2459"><span class="lineNum">    2459 </span>                :            :                                                        ? io_csr_vsatp_asid</a>
<a name="2460"><span class="lineNum">    2460 </span>                :            :                                                        : io_csr_satp_asid)</a>
<a name="2461"><span class="lineNum">    2461 </span>                :            :                &amp; (~(|ptw_resp_bits_reg_1_s2xlate)</a>
<a name="2462"><span class="lineNum">    2462 </span>                :            :                   | {2'h0, ptw_resp_bits_reg_1_s1_entry_vmid} == io_csr_hgatp_vmid)</a>
<a name="2463"><span class="lineNum">    2463 </span>                :            :                &amp; (ptw_resp_bits_reg_1_s1_entry_level == 2'h0</a>
<a name="2464"><span class="lineNum">    2464 </span>                :            :                     ? _ptw_already_back_noS2_hit_level_match_T_14</a>
<a name="2465"><span class="lineNum">    2465 </span>                :            :                       &amp; ptw_already_back_noS2_hit_tag_match_1_1</a>
<a name="2466"><span class="lineNum">    2466 </span>                :            :                       &amp; ptw_resp_bits_reg_1_s1_entry_tag[5:0] == req_out_1_vaddr[20:15]</a>
<a name="2467"><span class="lineNum">    2467 </span>                :            :                     : ptw_resp_bits_reg_1_s1_entry_level == 2'h1</a>
<a name="2468"><span class="lineNum">    2468 </span>                :            :                         ? _ptw_already_back_noS2_hit_level_match_T_14</a>
<a name="2469"><span class="lineNum">    2469 </span>                :            :                           &amp; ptw_already_back_noS2_hit_tag_match_1_1</a>
<a name="2470"><span class="lineNum">    2470 </span>                :            :                         : (ptw_resp_bits_reg_1_s1_entry_level != 2'h2</a>
<a name="2471"><span class="lineNum">    2471 </span>                :            :                            | ptw_already_back_noS2_hit_tag_match_1_2)</a>
<a name="2472"><span class="lineNum">    2472 </span>                :            :                           &amp; ptw_already_back_noS2_hit_tag_match_1_3)</a>
<a name="2473"><span class="lineNum">    2473 </span>                :            :                &amp; _GEN_23[req_out_1_vaddr[14:12]]</a>
<a name="2474"><span class="lineNum">    2474 </span>                :            :              : ptw_resp_bits_reg_1_s2xlate == 2'h2</a>
<a name="2475"><span class="lineNum">    2475 </span>                :            :                  ? ptw_already_back_onlyS2_hit_vmid_hit_1</a>
<a name="2476"><span class="lineNum">    2476 </span>                :            :                    &amp; (ptw_resp_bits_reg_1_s2_entry_level == 2'h0</a>
<a name="2477"><span class="lineNum">    2477 </span>                :            :                         ? _ptw_already_back_onlyS2_hit_level_match_T_14</a>
<a name="2478"><span class="lineNum">    2478 </span>                :            :                           &amp; ptw_already_back_onlyS2_hit_tag_match_1_1</a>
<a name="2479"><span class="lineNum">    2479 </span>                :            :                           &amp; ptw_resp_bits_reg_1_s2_entry_tag[8:0] == req_out_1_vaddr[20:12]</a>
<a name="2480"><span class="lineNum">    2480 </span>                :            :                         : ptw_resp_bits_reg_1_s2_entry_level == 2'h1</a>
<a name="2481"><span class="lineNum">    2481 </span>                :            :                             ? _ptw_already_back_onlyS2_hit_level_match_T_14</a>
<a name="2482"><span class="lineNum">    2482 </span>                :            :                               &amp; ptw_already_back_onlyS2_hit_tag_match_1_1</a>
<a name="2483"><span class="lineNum">    2483 </span>                :            :                             : (ptw_resp_bits_reg_1_s2_entry_level != 2'h2</a>
<a name="2484"><span class="lineNum">    2484 </span>                :            :                                | ptw_already_back_onlyS2_hit_tag_match_1_2)</a>
<a name="2485"><span class="lineNum">    2485 </span>                :            :                               &amp; ptw_already_back_onlyS2_hit_tag_match_1_3)</a>
<a name="2486"><span class="lineNum">    2486 </span>                :            :                  : (ptw_already_back_level_1 == 2'h0</a>
<a name="2487"><span class="lineNum">    2487 </span>                :            :                       ? _ptw_already_back_level_match_T_14</a>
<a name="2488"><span class="lineNum">    2488 </span>                :            :                         &amp; ptw_already_back_tag_match_1_1</a>
<a name="2489"><span class="lineNum">    2489 </span>                :            :                         &amp; req_out_1_vaddr[20:12] == {ptw_resp_bits_reg_1_s1_entry_tag[5:0],</a>
<a name="2490"><span class="lineNum">    2490 </span>                :            :                                                      ptw_resp_bits_reg_1_s1_addr_low}</a>
<a name="2491"><span class="lineNum">    2491 </span>                :            :                       : ptw_already_back_level_1 == 2'h1</a>
<a name="2492"><span class="lineNum">    2492 </span>                :            :                           ? _ptw_already_back_level_match_T_14</a>
<a name="2493"><span class="lineNum">    2493 </span>                :            :                             &amp; ptw_already_back_tag_match_1_1</a>
<a name="2494"><span class="lineNum">    2494 </span>                :            :                           : (ptw_already_back_level_1 != 2'h2</a>
<a name="2495"><span class="lineNum">    2495 </span>                :            :                              | ptw_already_back_tag_match_1_2)</a>
<a name="2496"><span class="lineNum">    2496 </span>                :            :                             &amp; ptw_already_back_tag_match_1_3)</a>
<a name="2497"><span class="lineNum">    2497 </span>                :            :                    &amp; (ptw_resp_bits_reg_1_s2xlate != 2'h3</a>
<a name="2498"><span class="lineNum">    2498 </span>                :            :                       | ptw_already_back_onlyS2_hit_vmid_hit_1)</a>
<a name="2499"><span class="lineNum">    2499 </span>                :            :                    &amp; ptw_resp_bits_reg_1_s1_entry_asid == io_csr_vsatp_asid))</a>
<a name="2500"><span class="lineNum">    2500 </span>                :            :     &amp; ~(need_gpa &amp; need_gpa_vpn != req_out_1_vaddr[49:12] &amp; ~resp_gpa_refill);</a>
<a name="2501"><span class="lineNum">    2501 </span>                :            :   assign io_ptw_req_1_bits_vpn = req_out_1_vaddr[49:12];</a>
<a name="2502"><span class="lineNum">    2502 </span>                :            :   assign io_ptw_req_1_bits_s2xlate = req_s2xlate_1;</a>
<a name="2503"><span class="lineNum">    2503 </span>                :            :   assign io_ptw_req_1_bits_getGpa = hasGpf_1 &amp; hit_read_1;</a>
<a name="2504"><span class="lineNum">    2504 </span>                :            :   assign io_ptw_req_2_valid = miss_req_v;</a>
<a name="2505"><span class="lineNum">    2505 </span>                :            :   assign io_ptw_req_2_bits_vpn = req_out_2_vaddr[49:12];</a>
<a name="2506"><span class="lineNum">    2506 </span>                :            :   assign io_ptw_req_2_bits_s2xlate =</a>
<a name="2507"><span class="lineNum">    2507 </span>                :            :     virt_out_2</a>
<a name="2508"><span class="lineNum">    2508 </span>                :            :       ? (_miss_req_s2xlate_T_4 ? 2'h3 : _miss_req_s2xlate_T_5 ? 2'h2 : _GEN_24)</a>
<a name="2509"><span class="lineNum">    2509 </span>                :            :       : 2'h0;</a>
<a name="2510"><span class="lineNum">    2510 </span>                :            :   assign io_ptw_req_2_bits_getGpa = hasGpf_2 &amp; hit_read_2;</a>
<a name="2511"><span class="lineNum">    2511 </span>                :            : endmodule</a>
<a name="2512"><span class="lineNum">    2512 </span>                :            : </a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
