<table border="1" class="dataframe">
  <thead>
    <tr style="text-align: right;">
      <th></th>
      <th>Opcode</th>
      <th>Instruction</th>
      <th>Translation</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <th>0</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -32]!</td>
      <td>sd\tx8, -32(sp)\nsd\tra, -24(sp)\naddi\tsp, sp, -32 # writeback</td>
    </tr>
    <tr>
      <th>1</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>2</th>
      <td>mov</td>
      <td>mov\tw0, 32</td>
      <td>li\tx10, 32</td>
    </tr>
    <tr>
      <th>3</th>
      <td>str</td>
      <td>str\tw0, [x29, 20]</td>
      <td>sw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>4</th>
      <td>mov</td>
      <td>mov\tw0, 35</td>
      <td>li\tx10, 35</td>
    </tr>
    <tr>
      <th>5</th>
      <td>str</td>
      <td>str\tw0, [x29, 24]</td>
      <td>sw\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>6</th>
      <td>str</td>
      <td>str\twzr, [x29, 28]</td>
      <td>sw\tx0, 28(x8)</td>
    </tr>
    <tr>
      <th>7</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>8</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 24]</td>
      <td>lw\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>9</th>
      <td>mov</td>
      <td>mov x10, x0</td>
      <td>mv\tx6, x10</td>
    </tr>
    <tr>
      <th>10</th>
      <td>mov</td>
      <td>mov x11, x1</td>
      <td>mv\tx7, x11</td>
    </tr>
    <tr>
      <th>11</th>
      <td>cmp</td>
      <td>cmp x10, x11</td>
      <td>sub\tx25, x6, x7</td>
    </tr>
    <tr>
      <th>12</th>
      <td>csel</td>
      <td>csel x0, x10, x11, LE</td>
      <td>add\ts11, x6, x0\nble\tx25, x0, 999999f\nadd\ts11, x7, x0\n999999:\nadd\tx10, x0, s11</td>
    </tr>
    <tr>
      <th>13</th>
      <td>str</td>
      <td>str\tw0, [x29, 28]</td>
      <td>sw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>14</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC0</td>
      <td>lui\tx10, %hi(.LC0)</td>
    </tr>
    <tr>
      <th>15</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC0</td>
      <td>add\tx10, x10, %lo(.LC0)</td>
    </tr>
    <tr>
      <th>16</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 28]</td>
      <td>lw\tx11, 28(x8)</td>
    </tr>
    <tr>
      <th>17</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>18</th>
      <td>mov</td>
      <td>mov\tw0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>19</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 32</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 32 # writeback</td>
    </tr>
    <tr>
      <th>20</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>21</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -48]!</td>
      <td>sd\tx8, -48(sp)\nsd\tra, -40(sp)\naddi\tsp, sp, -48 # writeback</td>
    </tr>
    <tr>
      <th>22</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>23</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC0</td>
      <td>lui\tx10, %hi(.LC0)</td>
    </tr>
    <tr>
      <th>24</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC0</td>
      <td>add\tx10, x10, %lo(.LC0)</td>
    </tr>
    <tr>
      <th>25</th>
      <td>ldr</td>
      <td>ldr\td0, [x0]</td>
      <td>fld\tf10, 0(x10)</td>
    </tr>
    <tr>
      <th>26</th>
      <td>str</td>
      <td>str\td0, [x29, 16]</td>
      <td>fsd\tf10, 16(x8)</td>
    </tr>
    <tr>
      <th>27</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC1</td>
      <td>lui\tx10, %hi(.LC1)</td>
    </tr>
    <tr>
      <th>28</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC1</td>
      <td>add\tx10, x10, %lo(.LC1)</td>
    </tr>
    <tr>
      <th>29</th>
      <td>ldr</td>
      <td>ldr\td0, [x0]</td>
      <td>fld\tf10, 0(x10)</td>
    </tr>
    <tr>
      <th>30</th>
      <td>str</td>
      <td>str\td0, [x29, 24]</td>
      <td>fsd\tf10, 24(x8)</td>
    </tr>
    <tr>
      <th>31</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC2</td>
      <td>lui\tx10, %hi(.LC2)</td>
    </tr>
    <tr>
      <th>32</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC2</td>
      <td>add\tx10, x10, %lo(.LC2)</td>
    </tr>
    <tr>
      <th>33</th>
      <td>ldr</td>
      <td>ldr\td0, [x0]</td>
      <td>fld\tf10, 0(x10)</td>
    </tr>
    <tr>
      <th>34</th>
      <td>str</td>
      <td>str\td0, [x29, 32]</td>
      <td>fsd\tf10, 32(x8)</td>
    </tr>
    <tr>
      <th>35</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC3</td>
      <td>lui\tx10, %hi(.LC3)</td>
    </tr>
    <tr>
      <th>36</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC3</td>
      <td>add\tx10, x10, %lo(.LC3)</td>
    </tr>
    <tr>
      <th>37</th>
      <td>bl</td>
      <td>bl\tputs</td>
      <td>call\tputs</td>
    </tr>
    <tr>
      <th>38</th>
      <td>ldr</td>
      <td>ldr\td1, [x29, 16]</td>
      <td>fld\tf11, 16(x8)</td>
    </tr>
    <tr>
      <th>39</th>
      <td>ldr</td>
      <td>ldr\td0, [x29, 24]</td>
      <td>fld\tf10, 24(x8)</td>
    </tr>
    <tr>
      <th>40</th>
      <td>fadd</td>
      <td>fadd\td0, d1, d0</td>
      <td>fadd.d\tf10, f11, f10</td>
    </tr>
    <tr>
      <th>41</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>42</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>43</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC4</td>
      <td>lui\tx10, %hi(.LC4)</td>
    </tr>
    <tr>
      <th>44</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC4</td>
      <td>add\tx10, x10, %lo(.LC4)</td>
    </tr>
    <tr>
      <th>45</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>46</th>
      <td>ldr</td>
      <td>ldr\td1, [x29, 16]</td>
      <td>fld\tf11, 16(x8)</td>
    </tr>
    <tr>
      <th>47</th>
      <td>ldr</td>
      <td>ldr\td0, [x29, 24]</td>
      <td>fld\tf10, 24(x8)</td>
    </tr>
    <tr>
      <th>48</th>
      <td>fsub</td>
      <td>fsub\td0, d1, d0</td>
      <td>fsub.d\tf10, f11, f10</td>
    </tr>
    <tr>
      <th>49</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>50</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>51</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC5</td>
      <td>lui\tx10, %hi(.LC5)</td>
    </tr>
    <tr>
      <th>52</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC5</td>
      <td>add\tx10, x10, %lo(.LC5)</td>
    </tr>
    <tr>
      <th>53</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>54</th>
      <td>ldr</td>
      <td>ldr\td1, [x29, 16]</td>
      <td>fld\tf11, 16(x8)</td>
    </tr>
    <tr>
      <th>55</th>
      <td>ldr</td>
      <td>ldr\td0, [x29, 24]</td>
      <td>fld\tf10, 24(x8)</td>
    </tr>
    <tr>
      <th>56</th>
      <td>fmul</td>
      <td>fmul\td0, d1, d0</td>
      <td>fmul.d\tf10, f11, f10</td>
    </tr>
    <tr>
      <th>57</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>58</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>59</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC6</td>
      <td>lui\tx10, %hi(.LC6)</td>
    </tr>
    <tr>
      <th>60</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC6</td>
      <td>add\tx10, x10, %lo(.LC6)</td>
    </tr>
    <tr>
      <th>61</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>62</th>
      <td>ldr</td>
      <td>ldr\td1, [x29, 16]</td>
      <td>fld\tf11, 16(x8)</td>
    </tr>
    <tr>
      <th>63</th>
      <td>ldr</td>
      <td>ldr\td0, [x29, 24]</td>
      <td>fld\tf10, 24(x8)</td>
    </tr>
    <tr>
      <th>64</th>
      <td>fdiv</td>
      <td>fdiv\td0, d1, d0</td>
      <td>fdiv.d\tf10, f11, f10</td>
    </tr>
    <tr>
      <th>65</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>66</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>67</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC7</td>
      <td>lui\tx10, %hi(.LC7)</td>
    </tr>
    <tr>
      <th>68</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC7</td>
      <td>add\tx10, x10, %lo(.LC7)</td>
    </tr>
    <tr>
      <th>69</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>70</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 16]</td>
      <td>ld\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>71</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 24]</td>
      <td>ld\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>72</th>
      <td>ldr</td>
      <td>ldr\tx2, [x29, 32]</td>
      <td>ld\tx12, 32(x8)</td>
    </tr>
    <tr>
      <th>73</th>
      <td>fmov</td>
      <td>fmov\td0, x0</td>
      <td>fmv.d.x\tf10, x10</td>
    </tr>
    <tr>
      <th>74</th>
      <td>fmov</td>
      <td>fmov\td1, x1</td>
      <td>fmv.d.x\tf11, x11</td>
    </tr>
    <tr>
      <th>75</th>
      <td>fmov</td>
      <td>fmov\td2, x2</td>
      <td>fmv.d.x\tf12, x12</td>
    </tr>
    <tr>
      <th>76</th>
      <td>fmadd</td>
      <td>fmadd d0, d0, d1, d2</td>
      <td>fmadd.d\tf10, f10, f11, f12</td>
    </tr>
    <tr>
      <th>77</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>78</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>79</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC8</td>
      <td>lui\tx10, %hi(.LC8)</td>
    </tr>
    <tr>
      <th>80</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC8</td>
      <td>add\tx10, x10, %lo(.LC8)</td>
    </tr>
    <tr>
      <th>81</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>82</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 16]</td>
      <td>ld\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>83</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 24]</td>
      <td>ld\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>84</th>
      <td>ldr</td>
      <td>ldr\tx2, [x29, 32]</td>
      <td>ld\tx12, 32(x8)</td>
    </tr>
    <tr>
      <th>85</th>
      <td>fmov</td>
      <td>fmov\td0, x0</td>
      <td>fmv.d.x\tf10, x10</td>
    </tr>
    <tr>
      <th>86</th>
      <td>fmov</td>
      <td>fmov\td1, x1</td>
      <td>fmv.d.x\tf11, x11</td>
    </tr>
    <tr>
      <th>87</th>
      <td>fmov</td>
      <td>fmov\td2, x2</td>
      <td>fmv.d.x\tf12, x12</td>
    </tr>
    <tr>
      <th>88</th>
      <td>fmsub</td>
      <td>fmsub d0, d0, d1, d2</td>
      <td>fnmsub.d\tf10, f10, f11, f12</td>
    </tr>
    <tr>
      <th>89</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>90</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>91</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC9</td>
      <td>lui\tx10, %hi(.LC9)</td>
    </tr>
    <tr>
      <th>92</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC9</td>
      <td>add\tx10, x10, %lo(.LC9)</td>
    </tr>
    <tr>
      <th>93</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>94</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 16]</td>
      <td>ld\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>95</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 24]</td>
      <td>ld\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>96</th>
      <td>ldr</td>
      <td>ldr\tx2, [x29, 32]</td>
      <td>ld\tx12, 32(x8)</td>
    </tr>
    <tr>
      <th>97</th>
      <td>fmov</td>
      <td>fmov\td0, x0</td>
      <td>fmv.d.x\tf10, x10</td>
    </tr>
    <tr>
      <th>98</th>
      <td>fmov</td>
      <td>fmov\td1, x1</td>
      <td>fmv.d.x\tf11, x11</td>
    </tr>
    <tr>
      <th>99</th>
      <td>fmov</td>
      <td>fmov\td2, x2</td>
      <td>fmv.d.x\tf12, x12</td>
    </tr>
    <tr>
      <th>100</th>
      <td>fnmsub</td>
      <td>fnmsub d0, d0, d1, d2</td>
      <td>fmsub.d\tf10, f10, f11, f12</td>
    </tr>
    <tr>
      <th>101</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>102</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>103</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC10</td>
      <td>lui\tx10, %hi(.LC10)</td>
    </tr>
    <tr>
      <th>104</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC10</td>
      <td>add\tx10, x10, %lo(.LC10)</td>
    </tr>
    <tr>
      <th>105</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>106</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 16]</td>
      <td>ld\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>107</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 24]</td>
      <td>ld\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>108</th>
      <td>ldr</td>
      <td>ldr\tx2, [x29, 32]</td>
      <td>ld\tx12, 32(x8)</td>
    </tr>
    <tr>
      <th>109</th>
      <td>fmov</td>
      <td>fmov\td0, x0</td>
      <td>fmv.d.x\tf10, x10</td>
    </tr>
    <tr>
      <th>110</th>
      <td>fmov</td>
      <td>fmov\td1, x1</td>
      <td>fmv.d.x\tf11, x11</td>
    </tr>
    <tr>
      <th>111</th>
      <td>fmov</td>
      <td>fmov\td2, x2</td>
      <td>fmv.d.x\tf12, x12</td>
    </tr>
    <tr>
      <th>112</th>
      <td>fnmadd</td>
      <td>fnmadd d0, d0, d1, d2</td>
      <td>fnmadd.d\tf10, f10, f11, f12</td>
    </tr>
    <tr>
      <th>113</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>114</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>115</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC11</td>
      <td>lui\tx10, %hi(.LC11)</td>
    </tr>
    <tr>
      <th>116</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC11</td>
      <td>add\tx10, x10, %lo(.LC11)</td>
    </tr>
    <tr>
      <th>117</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>118</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 16]</td>
      <td>ld\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>119</th>
      <td>fmov</td>
      <td>fmov\td0, x0</td>
      <td>fmv.d.x\tf10, x10</td>
    </tr>
    <tr>
      <th>120</th>
      <td>fneg</td>
      <td>fneg d0, d0</td>
      <td>fneg.d\tf10, f10</td>
    </tr>
    <tr>
      <th>121</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>122</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>123</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC12</td>
      <td>lui\tx10, %hi(.LC12)</td>
    </tr>
    <tr>
      <th>124</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC12</td>
      <td>add\tx10, x10, %lo(.LC12)</td>
    </tr>
    <tr>
      <th>125</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>126</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 16]</td>
      <td>ld\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>127</th>
      <td>fmov</td>
      <td>fmov\td0, x0</td>
      <td>fmv.d.x\tf10, x10</td>
    </tr>
    <tr>
      <th>128</th>
      <td>fsqrt</td>
      <td>fsqrt d0, d0</td>
      <td>fsqrt.d\tf10, f10</td>
    </tr>
    <tr>
      <th>129</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>130</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>131</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC13</td>
      <td>lui\tx10, %hi(.LC13)</td>
    </tr>
    <tr>
      <th>132</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC13</td>
      <td>add\tx10, x10, %lo(.LC13)</td>
    </tr>
    <tr>
      <th>133</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>134</th>
      <td>mov</td>
      <td>mov\tw0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>135</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 48</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 48 # writeback</td>
    </tr>
    <tr>
      <th>136</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>137</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -16]!</td>
      <td>sd\tx8, -16(sp)\nsd\tra, -8(sp)\naddi\tsp, sp, -16 # writeback</td>
    </tr>
    <tr>
      <th>138</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>139</th>
      <td>bl</td>
      <td>bl\trand</td>
      <td>call\trand</td>
    </tr>
    <tr>
      <th>140</th>
      <td>scvtf</td>
      <td>scvtf\td0, w0</td>
      <td>fcvt.d.w\tf10, x10</td>
    </tr>
    <tr>
      <th>141</th>
      <td>mov</td>
      <td>mov\tx0, 281474972516352</td>
      <td>li\tx10, 281474972516352</td>
    </tr>
    <tr>
      <th>142</th>
      <td>movk</td>
      <td>movk\tx0, 0x41df, lsl 48</td>
      <td>not\ts11, x0 # set reg to all ones\nsrli\ts11, s11, 48 # this clears the upper 48 bits in the mask. We'll invert it to get the final mask\nli\ts10, 16863 # load our immediate value\nslli\ts10, s10, 48 # move the immediate to the parallel place\nslli\ts11, s11, 48 # move the mask to the parallel place\nnot\ts11, s11 # flip the mask to AND against\nand\tx10, x10, s11 # clear the target bits in mask\nor\tx10, x10, s10 # or in the bits from the immediate to load</td>
    </tr>
    <tr>
      <th>143</th>
      <td>fmov</td>
      <td>fmov\td1, x0</td>
      <td>fmv.d.x\tf11, x10</td>
    </tr>
    <tr>
      <th>144</th>
      <td>fdiv</td>
      <td>fdiv\td0, d0, d1</td>
      <td>fdiv.d\tf10, f10, f11</td>
    </tr>
    <tr>
      <th>145</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 16</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 16 # writeback</td>
    </tr>
    <tr>
      <th>146</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>147</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -48]!</td>
      <td>sd\tx8, -48(sp)\nsd\tra, -40(sp)\naddi\tsp, sp, -48 # writeback</td>
    </tr>
    <tr>
      <th>148</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>149</th>
      <td>mov</td>
      <td>mov\tw0, 123</td>
      <td>li\tx10, 123</td>
    </tr>
    <tr>
      <th>150</th>
      <td>bl</td>
      <td>bl\tsrand</td>
      <td>call\tsrand</td>
    </tr>
    <tr>
      <th>151</th>
      <td>mov</td>
      <td>mov\tw0, 2</td>
      <td>li\tx10, 2</td>
    </tr>
    <tr>
      <th>152</th>
      <td>str</td>
      <td>str\tw0, [x29, 28]</td>
      <td>sw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>153</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>154</th>
      <td>scvtf</td>
      <td>scvtf\td0, w0</td>
      <td>fcvt.d.w\tf10, x10</td>
    </tr>
    <tr>
      <th>155</th>
      <td>str</td>
      <td>str\td0, [x29, 32]</td>
      <td>fsd\tf10, 32(x8)</td>
    </tr>
    <tr>
      <th>156</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>157</th>
      <td>scvtf</td>
      <td>scvtf\td0, w0</td>
      <td>fcvt.d.w\tf10, x10</td>
    </tr>
    <tr>
      <th>158</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>159</th>
      <td>str</td>
      <td>str\twzr, [x29, 24]</td>
      <td>sw\tx0, 24(x8)</td>
    </tr>
    <tr>
      <th>160</th>
      <td>b</td>
      <td>b\t.L4</td>
      <td>j\t.L4</td>
    </tr>
    <tr>
      <th>161</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 32]</td>
      <td>ld\tx11, 32(x8)</td>
    </tr>
    <tr>
      <th>162</th>
      <td>ldr</td>
      <td>ldr\tx2, [x29, 40]</td>
      <td>ld\tx12, 40(x8)</td>
    </tr>
    <tr>
      <th>163</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC0</td>
      <td>lui\tx10, %hi(.LC0)</td>
    </tr>
    <tr>
      <th>164</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC0</td>
      <td>add\tx10, x10, %lo(.LC0)</td>
    </tr>
    <tr>
      <th>165</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>166</th>
      <td>ldr</td>
      <td>ldr\td1, [x29, 32]</td>
      <td>fld\tf11, 32(x8)</td>
    </tr>
    <tr>
      <th>167</th>
      <td>ldr</td>
      <td>ldr\td0, [x29, 40]</td>
      <td>fld\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>168</th>
      <td>fcmpe</td>
      <td>fcmpe\td1, d0</td>
      <td>flt.d\tx25, f11, f10 # this is less than, RHS is bigger\nslli\tx25, x25, 63 # move it to the sign bit location\nflt.d\ts11, f10, f11 # if LHS is bigger\nor\tx25, x25, s11 # or the results together</td>
    </tr>
    <tr>
      <th>169</th>
      <td>bpl</td>
      <td>bpl\t.L5</td>
      <td>bge\tx25, x0, .L5</td>
    </tr>
    <tr>
      <th>170</th>
      <td>mov</td>
      <td>mov\tw0, 60</td>
      <td>li\tx10, 60</td>
    </tr>
    <tr>
      <th>171</th>
      <td>bl</td>
      <td>bl\tputchar</td>
      <td>call\tputchar</td>
    </tr>
    <tr>
      <th>172</th>
      <td>ldr</td>
      <td>ldr\td1, [x29, 32]</td>
      <td>fld\tf11, 32(x8)</td>
    </tr>
    <tr>
      <th>173</th>
      <td>ldr</td>
      <td>ldr\td0, [x29, 40]</td>
      <td>fld\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>174</th>
      <td>fcmpe</td>
      <td>fcmpe\td1, d0</td>
      <td>flt.d\tx25, f11, f10 # this is less than, RHS is bigger\nslli\tx25, x25, 63 # move it to the sign bit location\nflt.d\ts11, f10, f11 # if LHS is bigger\nor\tx25, x25, s11 # or the results together</td>
    </tr>
    <tr>
      <th>175</th>
      <td>ble</td>
      <td>ble\t.L7</td>
      <td>ble\tx25, x0, .L7</td>
    </tr>
    <tr>
      <th>176</th>
      <td>mov</td>
      <td>mov\tw0, 62</td>
      <td>li\tx10, 62</td>
    </tr>
    <tr>
      <th>177</th>
      <td>bl</td>
      <td>bl\tputchar</td>
      <td>call\tputchar</td>
    </tr>
    <tr>
      <th>178</th>
      <td>ldr</td>
      <td>ldr\td1, [x29, 32]</td>
      <td>fld\tf11, 32(x8)</td>
    </tr>
    <tr>
      <th>179</th>
      <td>ldr</td>
      <td>ldr\td0, [x29, 40]</td>
      <td>fld\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>180</th>
      <td>fcmpe</td>
      <td>fcmpe\td1, d0</td>
      <td>flt.d\tx25, f11, f10 # this is less than, RHS is bigger\nslli\tx25, x25, 63 # move it to the sign bit location\nflt.d\ts11, f10, f11 # if LHS is bigger\nor\tx25, x25, s11 # or the results together</td>
    </tr>
    <tr>
      <th>181</th>
      <td>bhi</td>
      <td>bhi\t.L9</td>
      <td>bgt\tx25, x0, .L9</td>
    </tr>
    <tr>
      <th>182</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC1</td>
      <td>lui\tx10, %hi(.LC1)</td>
    </tr>
    <tr>
      <th>183</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC1</td>
      <td>add\tx10, x10, %lo(.LC1)</td>
    </tr>
    <tr>
      <th>184</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>185</th>
      <td>ldr</td>
      <td>ldr\td1, [x29, 32]</td>
      <td>fld\tf11, 32(x8)</td>
    </tr>
    <tr>
      <th>186</th>
      <td>ldr</td>
      <td>ldr\td0, [x29, 40]</td>
      <td>fld\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>187</th>
      <td>fcmpe</td>
      <td>fcmpe\td1, d0</td>
      <td>flt.d\tx25, f11, f10 # this is less than, RHS is bigger\nslli\tx25, x25, 63 # move it to the sign bit location\nflt.d\ts11, f10, f11 # if LHS is bigger\nor\tx25, x25, s11 # or the results together</td>
    </tr>
    <tr>
      <th>188</th>
      <td>blt</td>
      <td>blt\t.L11</td>
      <td>blt\tx25, x0, .L11</td>
    </tr>
    <tr>
      <th>189</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC2</td>
      <td>lui\tx10, %hi(.LC2)</td>
    </tr>
    <tr>
      <th>190</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC2</td>
      <td>add\tx10, x10, %lo(.LC2)</td>
    </tr>
    <tr>
      <th>191</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>192</th>
      <td>ldr</td>
      <td>ldr\td1, [x29, 32]</td>
      <td>fld\tf11, 32(x8)</td>
    </tr>
    <tr>
      <th>193</th>
      <td>ldr</td>
      <td>ldr\td0, [x29, 40]</td>
      <td>fld\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>194</th>
      <td>fcmp</td>
      <td>fcmp\td1, d0</td>
      <td>flt.d\tx25, f11, f10 # this is less than, RHS is bigger\nslli\tx25, x25, 63 # move it to the sign bit location\nflt.d\ts11, f10, f11 # if LHS is bigger\nor\tx25, x25, s11 # or the results together</td>
    </tr>
    <tr>
      <th>195</th>
      <td>bne</td>
      <td>bne\t.L13</td>
      <td>bne\tx25, x0, .L13</td>
    </tr>
    <tr>
      <th>196</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC3</td>
      <td>lui\tx10, %hi(.LC3)</td>
    </tr>
    <tr>
      <th>197</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC3</td>
      <td>add\tx10, x10, %lo(.LC3)</td>
    </tr>
    <tr>
      <th>198</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>199</th>
      <td>ldr</td>
      <td>ldr\td1, [x29, 32]</td>
      <td>fld\tf11, 32(x8)</td>
    </tr>
    <tr>
      <th>200</th>
      <td>ldr</td>
      <td>ldr\td0, [x29, 40]</td>
      <td>fld\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>201</th>
      <td>fcmp</td>
      <td>fcmp\td1, d0</td>
      <td>flt.d\tx25, f11, f10 # this is less than, RHS is bigger\nslli\tx25, x25, 63 # move it to the sign bit location\nflt.d\ts11, f10, f11 # if LHS is bigger\nor\tx25, x25, s11 # or the results together</td>
    </tr>
    <tr>
      <th>202</th>
      <td>beq</td>
      <td>beq\t.L14</td>
      <td>beq\tx25, x0, .L14</td>
    </tr>
    <tr>
      <th>203</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC4</td>
      <td>lui\tx10, %hi(.LC4)</td>
    </tr>
    <tr>
      <th>204</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC4</td>
      <td>add\tx10, x10, %lo(.LC4)</td>
    </tr>
    <tr>
      <th>205</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>206</th>
      <td>mov</td>
      <td>mov\tw0, 10</td>
      <td>li\tx10, 10</td>
    </tr>
    <tr>
      <th>207</th>
      <td>bl</td>
      <td>bl\tputchar</td>
      <td>call\tputchar</td>
    </tr>
    <tr>
      <th>208</th>
      <td>bl</td>
      <td>bl\trandom_double</td>
      <td>call\trandom_double</td>
    </tr>
    <tr>
      <th>209</th>
      <td>str</td>
      <td>str\td0, [x29, 32]</td>
      <td>fsd\tf10, 32(x8)</td>
    </tr>
    <tr>
      <th>210</th>
      <td>bl</td>
      <td>bl\trandom_double</td>
      <td>call\trandom_double</td>
    </tr>
    <tr>
      <th>211</th>
      <td>str</td>
      <td>str\td0, [x29, 40]</td>
      <td>fsd\tf10, 40(x8)</td>
    </tr>
    <tr>
      <th>212</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 24]</td>
      <td>lw\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>213</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>214</th>
      <td>str</td>
      <td>str\tw0, [x29, 24]</td>
      <td>sw\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>215</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 24]</td>
      <td>lw\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>216</th>
      <td>cmp</td>
      <td>cmp\tw0, 999</td>
      <td>addi\tx25, x10, -999</td>
    </tr>
    <tr>
      <th>217</th>
      <td>ble</td>
      <td>ble\t.L15</td>
      <td>ble\tx25, x0, .L15</td>
    </tr>
    <tr>
      <th>218</th>
      <td>mov</td>
      <td>mov\tw0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>219</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 48</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 48 # writeback</td>
    </tr>
    <tr>
      <th>220</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>221</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -16]!</td>
      <td>sd\tx8, -16(sp)\nsd\tra, -8(sp)\naddi\tsp, sp, -16 # writeback</td>
    </tr>
    <tr>
      <th>222</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>223</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC0</td>
      <td>lui\tx10, %hi(.LC0)</td>
    </tr>
    <tr>
      <th>224</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC0</td>
      <td>add\tx10, x10, %lo(.LC0)</td>
    </tr>
    <tr>
      <th>225</th>
      <td>bl</td>
      <td>bl\tputs</td>
      <td>call\tputs</td>
    </tr>
    <tr>
      <th>226</th>
      <td>mov</td>
      <td>mov\tw0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>227</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 16</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 16 # writeback</td>
    </tr>
    <tr>
      <th>228</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>229</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -128]!</td>
      <td>sd\tx8, -128(sp)\nsd\tra, -120(sp)\naddi\tsp, sp, -128 # writeback</td>
    </tr>
    <tr>
      <th>230</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>231</th>
      <td>str</td>
      <td>str\tx19, [sp, 16]</td>
      <td>sd\tx18, 16(sp)</td>
    </tr>
    <tr>
      <th>232</th>
      <td>str</td>
      <td>str\tx0, [x29, 56]</td>
      <td>sd\tx10, 56(x8)</td>
    </tr>
    <tr>
      <th>233</th>
      <td>str</td>
      <td>str\tw1, [x29, 52]</td>
      <td>sw\tx11, 52(x8)</td>
    </tr>
    <tr>
      <th>234</th>
      <td>str</td>
      <td>str\tw2, [x29, 48]</td>
      <td>sw\tx12, 48(x8)</td>
    </tr>
    <tr>
      <th>235</th>
      <td>str</td>
      <td>str\tw3, [x29, 44]</td>
      <td>sw\tx13, 44(x8)</td>
    </tr>
    <tr>
      <th>236</th>
      <td>adrp</td>
      <td>adrp\tx0, :got:__stack_chk_guard</td>
      <td>lui\tx10, %hi(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>237</th>
      <td>ldr</td>
      <td>ldr\tx0, [x0, :got_lo12:__stack_chk_guard]</td>
      <td>add\tx10, x10, %lo(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>238</th>
      <td>ldr</td>
      <td>ldr\tx1, [x0]</td>
      <td>ld\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>239</th>
      <td>str</td>
      <td>str\tx1, [x29, 120]</td>
      <td>sd\tx11, 120(x8)</td>
    </tr>
    <tr>
      <th>240</th>
      <td>mov</td>
      <td>mov\tx1,0</td>
      <td>li\tx11, 0</td>
    </tr>
    <tr>
      <th>241</th>
      <td>mov</td>
      <td>mov\tx0, sp</td>
      <td>mv\tx10, sp</td>
    </tr>
    <tr>
      <th>242</th>
      <td>mov</td>
      <td>mov\tx3, x0</td>
      <td>mv\tx13, x10</td>
    </tr>
    <tr>
      <th>243</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 48]</td>
      <td>lw\tx11, 48(x8)</td>
    </tr>
    <tr>
      <th>244</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 52]</td>
      <td>lw\tx10, 52(x8)</td>
    </tr>
    <tr>
      <th>245</th>
      <td>sub</td>
      <td>sub\tw0, w1, w0</td>
      <td>subw\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>246</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>247</th>
      <td>str</td>
      <td>str\tw0, [x29, 80]</td>
      <td>sw\tx10, 80(x8)</td>
    </tr>
    <tr>
      <th>248</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 44]</td>
      <td>lw\tx11, 44(x8)</td>
    </tr>
    <tr>
      <th>249</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 48]</td>
      <td>lw\tx10, 48(x8)</td>
    </tr>
    <tr>
      <th>250</th>
      <td>sub</td>
      <td>sub\tw0, w1, w0</td>
      <td>subw\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>251</th>
      <td>str</td>
      <td>str\tw0, [x29, 84]</td>
      <td>sw\tx10, 84(x8)</td>
    </tr>
    <tr>
      <th>252</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 80]</td>
      <td>lw\tx10, 80(x8)</td>
    </tr>
    <tr>
      <th>253</th>
      <td>sxtw</td>
      <td>sxtw\tx1, w0</td>
      <td>sext.w\tx11, x10</td>
    </tr>
    <tr>
      <th>254</th>
      <td>sub</td>
      <td>sub\tx1, x1, 1</td>
      <td>addi\tx11, x11, -1</td>
    </tr>
    <tr>
      <th>255</th>
      <td>str</td>
      <td>str\tx1, [x29, 88]</td>
      <td>sd\tx11, 88(x8)</td>
    </tr>
    <tr>
      <th>256</th>
      <td>sxtw</td>
      <td>sxtw\tx1, w0</td>
      <td>sext.w\tx11, x10</td>
    </tr>
    <tr>
      <th>257</th>
      <td>mov</td>
      <td>mov\tx18, x1</td>
      <td>ld\tx22, 8(x21) # load of mmapped register\nmv\tx22, x11\nsd\tx22, 8(x21) # store of mmapped register</td>
    </tr>
    <tr>
      <th>258</th>
      <td>mov</td>
      <td>mov\tx19, 0</td>
      <td>li\tx18, 0</td>
    </tr>
    <tr>
      <th>259</th>
      <td>lsr</td>
      <td>lsr\tx1, x18, 59</td>
      <td>ld\tx22, 8(x21) # load of mmapped register\nsrli\tx11, x22, 59</td>
    </tr>
    <tr>
      <th>260</th>
      <td>lsl</td>
      <td>lsl\tx11, x19, 5</td>
      <td>slli\tx7, x18, 5</td>
    </tr>
    <tr>
      <th>261</th>
      <td>orr</td>
      <td>orr\tx11, x1, x11</td>
      <td>or\tx7, x11, x7</td>
    </tr>
    <tr>
      <th>262</th>
      <td>lsl</td>
      <td>lsl\tx10, x18, 5</td>
      <td>ld\tx22, 8(x21) # load of mmapped register\nslli\tx6, x22, 5</td>
    </tr>
    <tr>
      <th>263</th>
      <td>sxtw</td>
      <td>sxtw\tx1, w0</td>
      <td>sext.w\tx11, x10</td>
    </tr>
    <tr>
      <th>264</th>
      <td>mov</td>
      <td>mov\tx16, x1</td>
      <td>mv\tx27, x11</td>
    </tr>
    <tr>
      <th>265</th>
      <td>mov</td>
      <td>mov\tx17, 0</td>
      <td>ld\tx22, 0(x21) # load of mmapped register\nli\tx22, 0\nsd\tx22, 0(x21) # store of mmapped register</td>
    </tr>
    <tr>
      <th>266</th>
      <td>lsr</td>
      <td>lsr\tx1, x16, 59</td>
      <td>srli\tx11, x27, 59</td>
    </tr>
    <tr>
      <th>267</th>
      <td>lsl</td>
      <td>lsl\tx9, x17, 5</td>
      <td>ld\tx22, 0(x21) # load of mmapped register\nslli\tx5, x22, 5</td>
    </tr>
    <tr>
      <th>268</th>
      <td>orr</td>
      <td>orr\tx9, x1, x9</td>
      <td>or\tx5, x11, x5</td>
    </tr>
    <tr>
      <th>269</th>
      <td>lsl</td>
      <td>lsl\tx8, x16, 5</td>
      <td>slli\tx9, x27, 5</td>
    </tr>
    <tr>
      <th>270</th>
      <td>sxtw</td>
      <td>sxtw\tx0, w0</td>
      <td>sext.w\tx10, x10</td>
    </tr>
    <tr>
      <th>271</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>272</th>
      <td>add</td>
      <td>add\tx0, x0, 3</td>
      <td>addi\tx10, x10, 3</td>
    </tr>
    <tr>
      <th>273</th>
      <td>add</td>
      <td>add\tx0, x0, 15</td>
      <td>addi\tx10, x10, 15</td>
    </tr>
    <tr>
      <th>274</th>
      <td>lsr</td>
      <td>lsr\tx0, x0, 4</td>
      <td>srli\tx10, x10, 4</td>
    </tr>
    <tr>
      <th>275</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 4</td>
      <td>slli\tx10, x10, 4</td>
    </tr>
    <tr>
      <th>276</th>
      <td>sub</td>
      <td>sub\tsp, sp, x0</td>
      <td>sub\tsp, sp, x10</td>
    </tr>
    <tr>
      <th>277</th>
      <td>mov</td>
      <td>mov\tx0, sp</td>
      <td>mv\tx10, sp</td>
    </tr>
    <tr>
      <th>278</th>
      <td>add</td>
      <td>add\tx0, x0, 3</td>
      <td>addi\tx10, x10, 3</td>
    </tr>
    <tr>
      <th>279</th>
      <td>lsr</td>
      <td>lsr\tx0, x0, 2</td>
      <td>srli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>280</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>281</th>
      <td>str</td>
      <td>str\tx0, [x29, 96]</td>
      <td>sd\tx10, 96(x8)</td>
    </tr>
    <tr>
      <th>282</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 84]</td>
      <td>lw\tx10, 84(x8)</td>
    </tr>
    <tr>
      <th>283</th>
      <td>sxtw</td>
      <td>sxtw\tx1, w0</td>
      <td>sext.w\tx11, x10</td>
    </tr>
    <tr>
      <th>284</th>
      <td>sub</td>
      <td>sub\tx1, x1, 1</td>
      <td>addi\tx11, x11, -1</td>
    </tr>
    <tr>
      <th>285</th>
      <td>str</td>
      <td>str\tx1, [x29, 104]</td>
      <td>sd\tx11, 104(x8)</td>
    </tr>
    <tr>
      <th>286</th>
      <td>sxtw</td>
      <td>sxtw\tx1, w0</td>
      <td>sext.w\tx11, x10</td>
    </tr>
    <tr>
      <th>287</th>
      <td>mov</td>
      <td>mov\tx14, x1</td>
      <td>mv\tx30, x11</td>
    </tr>
    <tr>
      <th>288</th>
      <td>mov</td>
      <td>mov\tx15, 0</td>
      <td>li\tx31, 0</td>
    </tr>
    <tr>
      <th>289</th>
      <td>lsr</td>
      <td>lsr\tx1, x14, 59</td>
      <td>srli\tx11, x30, 59</td>
    </tr>
    <tr>
      <th>290</th>
      <td>lsl</td>
      <td>lsl\tx7, x15, 5</td>
      <td>slli\tx17, x31, 5</td>
    </tr>
    <tr>
      <th>291</th>
      <td>orr</td>
      <td>orr\tx7, x1, x7</td>
      <td>or\tx17, x11, x17</td>
    </tr>
    <tr>
      <th>292</th>
      <td>lsl</td>
      <td>lsl\tx6, x14, 5</td>
      <td>slli\tx16, x30, 5</td>
    </tr>
    <tr>
      <th>293</th>
      <td>sxtw</td>
      <td>sxtw\tx1, w0</td>
      <td>sext.w\tx11, x10</td>
    </tr>
    <tr>
      <th>294</th>
      <td>mov</td>
      <td>mov\tx12, x1</td>
      <td>mv\tx28, x11</td>
    </tr>
    <tr>
      <th>295</th>
      <td>mov</td>
      <td>mov\tx13, 0</td>
      <td>li\tx29, 0</td>
    </tr>
    <tr>
      <th>296</th>
      <td>lsr</td>
      <td>lsr\tx1, x12, 59</td>
      <td>srli\tx11, x28, 59</td>
    </tr>
    <tr>
      <th>297</th>
      <td>lsl</td>
      <td>lsl\tx5, x13, 5</td>
      <td>slli\tx15, x29, 5</td>
    </tr>
    <tr>
      <th>298</th>
      <td>orr</td>
      <td>orr\tx5, x1, x5</td>
      <td>or\tx15, x11, x15</td>
    </tr>
    <tr>
      <th>299</th>
      <td>lsl</td>
      <td>lsl\tx4, x12, 5</td>
      <td>slli\tx14, x28, 5</td>
    </tr>
    <tr>
      <th>300</th>
      <td>sxtw</td>
      <td>sxtw\tx0, w0</td>
      <td>sext.w\tx10, x10</td>
    </tr>
    <tr>
      <th>301</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>302</th>
      <td>add</td>
      <td>add\tx0, x0, 3</td>
      <td>addi\tx10, x10, 3</td>
    </tr>
    <tr>
      <th>303</th>
      <td>add</td>
      <td>add\tx0, x0, 15</td>
      <td>addi\tx10, x10, 15</td>
    </tr>
    <tr>
      <th>304</th>
      <td>lsr</td>
      <td>lsr\tx0, x0, 4</td>
      <td>srli\tx10, x10, 4</td>
    </tr>
    <tr>
      <th>305</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 4</td>
      <td>slli\tx10, x10, 4</td>
    </tr>
    <tr>
      <th>306</th>
      <td>sub</td>
      <td>sub\tsp, sp, x0</td>
      <td>sub\tsp, sp, x10</td>
    </tr>
    <tr>
      <th>307</th>
      <td>mov</td>
      <td>mov\tx0, sp</td>
      <td>mv\tx10, sp</td>
    </tr>
    <tr>
      <th>308</th>
      <td>add</td>
      <td>add\tx0, x0, 3</td>
      <td>addi\tx10, x10, 3</td>
    </tr>
    <tr>
      <th>309</th>
      <td>lsr</td>
      <td>lsr\tx0, x0, 2</td>
      <td>srli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>310</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>311</th>
      <td>str</td>
      <td>str\tx0, [x29, 112]</td>
      <td>sd\tx10, 112(x8)</td>
    </tr>
    <tr>
      <th>312</th>
      <td>str</td>
      <td>str\twzr, [x29, 76]</td>
      <td>sw\tx0, 76(x8)</td>
    </tr>
    <tr>
      <th>313</th>
      <td>b</td>
      <td>b\t.L2</td>
      <td>j\t.L2</td>
    </tr>
    <tr>
      <th>314</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 52]</td>
      <td>lw\tx11, 52(x8)</td>
    </tr>
    <tr>
      <th>315</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 76]</td>
      <td>lw\tx10, 76(x8)</td>
    </tr>
    <tr>
      <th>316</th>
      <td>add</td>
      <td>add\tw0, w1, w0</td>
      <td>addw\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>317</th>
      <td>sxtw</td>
      <td>sxtw\tx0, w0</td>
      <td>sext.w\tx10, x10</td>
    </tr>
    <tr>
      <th>318</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>319</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 56]</td>
      <td>ld\tx11, 56(x8)</td>
    </tr>
    <tr>
      <th>320</th>
      <td>add</td>
      <td>add\tx0, x1, x0</td>
      <td>add\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>321</th>
      <td>ldr</td>
      <td>ldr\tw2, [x0]</td>
      <td>lw\tx12, 0(x10)</td>
    </tr>
    <tr>
      <th>322</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 96]</td>
      <td>ld\tx10, 96(x8)</td>
    </tr>
    <tr>
      <th>323</th>
      <td>ldrsw</td>
      <td>ldrsw\tx1, [x29, 76]</td>
      <td>lw\tx11, 76(x8)</td>
    </tr>
    <tr>
      <th>324</th>
      <td>str</td>
      <td>str\tw2, [x0, x1, lsl 2]</td>
      <td>slli\tx26, x11, 2</td>
    </tr>
    <tr>
      <th>325</th>
      <td>str</td>
      <td>str\tw2, [x0, x1, lsl 2]</td>
      <td>add\ts10, x26, x10 # converting offset register to add\nsw\tx12, 0(s10)</td>
    </tr>
    <tr>
      <th>326</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 76]</td>
      <td>lw\tx10, 76(x8)</td>
    </tr>
    <tr>
      <th>327</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>328</th>
      <td>str</td>
      <td>str\tw0, [x29, 76]</td>
      <td>sw\tx10, 76(x8)</td>
    </tr>
    <tr>
      <th>329</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 76]</td>
      <td>lw\tx11, 76(x8)</td>
    </tr>
    <tr>
      <th>330</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 80]</td>
      <td>lw\tx10, 80(x8)</td>
    </tr>
    <tr>
      <th>331</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>332</th>
      <td>blt</td>
      <td>blt\t.L3</td>
      <td>blt\tx25, x0, .L3</td>
    </tr>
    <tr>
      <th>333</th>
      <td>str</td>
      <td>str\twzr, [x29, 72]</td>
      <td>sw\tx0, 72(x8)</td>
    </tr>
    <tr>
      <th>334</th>
      <td>b</td>
      <td>b\t.L4</td>
      <td>j\t.L4</td>
    </tr>
    <tr>
      <th>335</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 48]</td>
      <td>lw\tx10, 48(x8)</td>
    </tr>
    <tr>
      <th>336</th>
      <td>add</td>
      <td>add\tw1, w0, 1</td>
      <td>addiw\tx11, x10, 1</td>
    </tr>
    <tr>
      <th>337</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 72]</td>
      <td>lw\tx10, 72(x8)</td>
    </tr>
    <tr>
      <th>338</th>
      <td>add</td>
      <td>add\tw0, w1, w0</td>
      <td>addw\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>339</th>
      <td>sxtw</td>
      <td>sxtw\tx0, w0</td>
      <td>sext.w\tx10, x10</td>
    </tr>
    <tr>
      <th>340</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>341</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 56]</td>
      <td>ld\tx11, 56(x8)</td>
    </tr>
    <tr>
      <th>342</th>
      <td>add</td>
      <td>add\tx0, x1, x0</td>
      <td>add\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>343</th>
      <td>ldr</td>
      <td>ldr\tw2, [x0]</td>
      <td>lw\tx12, 0(x10)</td>
    </tr>
    <tr>
      <th>344</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 112]</td>
      <td>ld\tx10, 112(x8)</td>
    </tr>
    <tr>
      <th>345</th>
      <td>ldrsw</td>
      <td>ldrsw\tx1, [x29, 72]</td>
      <td>lw\tx11, 72(x8)</td>
    </tr>
    <tr>
      <th>346</th>
      <td>str</td>
      <td>str\tw2, [x0, x1, lsl 2]</td>
      <td>slli\tx26, x11, 2</td>
    </tr>
    <tr>
      <th>347</th>
      <td>str</td>
      <td>str\tw2, [x0, x1, lsl 2]</td>
      <td>add\ts10, x26, x10 # converting offset register to add\nsw\tx12, 0(s10)</td>
    </tr>
    <tr>
      <th>348</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 72]</td>
      <td>lw\tx10, 72(x8)</td>
    </tr>
    <tr>
      <th>349</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>350</th>
      <td>str</td>
      <td>str\tw0, [x29, 72]</td>
      <td>sw\tx10, 72(x8)</td>
    </tr>
    <tr>
      <th>351</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 72]</td>
      <td>lw\tx11, 72(x8)</td>
    </tr>
    <tr>
      <th>352</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 84]</td>
      <td>lw\tx10, 84(x8)</td>
    </tr>
    <tr>
      <th>353</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>354</th>
      <td>blt</td>
      <td>blt\t.L5</td>
      <td>blt\tx25, x0, .L5</td>
    </tr>
    <tr>
      <th>355</th>
      <td>str</td>
      <td>str\twzr, [x29, 76]</td>
      <td>sw\tx0, 76(x8)</td>
    </tr>
    <tr>
      <th>356</th>
      <td>str</td>
      <td>str\twzr, [x29, 72]</td>
      <td>sw\tx0, 72(x8)</td>
    </tr>
    <tr>
      <th>357</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 52]</td>
      <td>lw\tx10, 52(x8)</td>
    </tr>
    <tr>
      <th>358</th>
      <td>str</td>
      <td>str\tw0, [x29, 68]</td>
      <td>sw\tx10, 68(x8)</td>
    </tr>
    <tr>
      <th>359</th>
      <td>b</td>
      <td>b\t.L6</td>
      <td>j\t.L6</td>
    </tr>
    <tr>
      <th>360</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 96]</td>
      <td>ld\tx10, 96(x8)</td>
    </tr>
    <tr>
      <th>361</th>
      <td>ldrsw</td>
      <td>ldrsw\tx1, [x29, 76]</td>
      <td>lw\tx11, 76(x8)</td>
    </tr>
    <tr>
      <th>362</th>
      <td>ldr</td>
      <td>ldr\tw1, [x0, x1, lsl 2]</td>
      <td>slli\tx26, x11, 2</td>
    </tr>
    <tr>
      <th>363</th>
      <td>ldr</td>
      <td>ldr\tw1, [x0, x1, lsl 2]</td>
      <td>add\ts10, x26, x10 # converting offset register to add\nlw\tx11, 0(s10)</td>
    </tr>
    <tr>
      <th>364</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 112]</td>
      <td>ld\tx10, 112(x8)</td>
    </tr>
    <tr>
      <th>365</th>
      <td>ldrsw</td>
      <td>ldrsw\tx2, [x29, 72]</td>
      <td>lw\tx12, 72(x8)</td>
    </tr>
    <tr>
      <th>366</th>
      <td>ldr</td>
      <td>ldr\tw0, [x0, x2, lsl 2]</td>
      <td>slli\tx26, x12, 2</td>
    </tr>
    <tr>
      <th>367</th>
      <td>ldr</td>
      <td>ldr\tw0, [x0, x2, lsl 2]</td>
      <td>add\ts10, x26, x10 # converting offset register to add\nlw\tx10, 0(s10)</td>
    </tr>
    <tr>
      <th>368</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>369</th>
      <td>bgt</td>
      <td>bgt\t.L7</td>
      <td>bgt\tx25, x0, .L7</td>
    </tr>
    <tr>
      <th>370</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 68]</td>
      <td>lw\tx10, 68(x8)</td>
    </tr>
    <tr>
      <th>371</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>372</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 56]</td>
      <td>ld\tx11, 56(x8)</td>
    </tr>
    <tr>
      <th>373</th>
      <td>add</td>
      <td>add\tx0, x1, x0</td>
      <td>add\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>374</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 96]</td>
      <td>ld\tx11, 96(x8)</td>
    </tr>
    <tr>
      <th>375</th>
      <td>ldrsw</td>
      <td>ldrsw\tx2, [x29, 76]</td>
      <td>lw\tx12, 76(x8)</td>
    </tr>
    <tr>
      <th>376</th>
      <td>ldr</td>
      <td>ldr\tw1, [x1, x2, lsl 2]</td>
      <td>slli\tx26, x12, 2</td>
    </tr>
    <tr>
      <th>377</th>
      <td>ldr</td>
      <td>ldr\tw1, [x1, x2, lsl 2]</td>
      <td>add\ts10, x26, x11 # converting offset register to add\nlw\tx11, 0(s10)</td>
    </tr>
    <tr>
      <th>378</th>
      <td>str</td>
      <td>str\tw1, [x0]</td>
      <td>sw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>379</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 76]</td>
      <td>lw\tx10, 76(x8)</td>
    </tr>
    <tr>
      <th>380</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>381</th>
      <td>str</td>
      <td>str\tw0, [x29, 76]</td>
      <td>sw\tx10, 76(x8)</td>
    </tr>
    <tr>
      <th>382</th>
      <td>b</td>
      <td>b\t.L8</td>
      <td>j\t.L8</td>
    </tr>
    <tr>
      <th>383</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 68]</td>
      <td>lw\tx10, 68(x8)</td>
    </tr>
    <tr>
      <th>384</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>385</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 56]</td>
      <td>ld\tx11, 56(x8)</td>
    </tr>
    <tr>
      <th>386</th>
      <td>add</td>
      <td>add\tx0, x1, x0</td>
      <td>add\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>387</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 112]</td>
      <td>ld\tx11, 112(x8)</td>
    </tr>
    <tr>
      <th>388</th>
      <td>ldrsw</td>
      <td>ldrsw\tx2, [x29, 72]</td>
      <td>lw\tx12, 72(x8)</td>
    </tr>
    <tr>
      <th>389</th>
      <td>ldr</td>
      <td>ldr\tw1, [x1, x2, lsl 2]</td>
      <td>slli\tx26, x12, 2</td>
    </tr>
    <tr>
      <th>390</th>
      <td>ldr</td>
      <td>ldr\tw1, [x1, x2, lsl 2]</td>
      <td>add\ts10, x26, x11 # converting offset register to add\nlw\tx11, 0(s10)</td>
    </tr>
    <tr>
      <th>391</th>
      <td>str</td>
      <td>str\tw1, [x0]</td>
      <td>sw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>392</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 72]</td>
      <td>lw\tx10, 72(x8)</td>
    </tr>
    <tr>
      <th>393</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>394</th>
      <td>str</td>
      <td>str\tw0, [x29, 72]</td>
      <td>sw\tx10, 72(x8)</td>
    </tr>
    <tr>
      <th>395</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 68]</td>
      <td>lw\tx10, 68(x8)</td>
    </tr>
    <tr>
      <th>396</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>397</th>
      <td>str</td>
      <td>str\tw0, [x29, 68]</td>
      <td>sw\tx10, 68(x8)</td>
    </tr>
    <tr>
      <th>398</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 76]</td>
      <td>lw\tx11, 76(x8)</td>
    </tr>
    <tr>
      <th>399</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 80]</td>
      <td>lw\tx10, 80(x8)</td>
    </tr>
    <tr>
      <th>400</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>401</th>
      <td>bge</td>
      <td>bge\t.L11</td>
      <td>bge\tx25, x0, .L11</td>
    </tr>
    <tr>
      <th>402</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 72]</td>
      <td>lw\tx11, 72(x8)</td>
    </tr>
    <tr>
      <th>403</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 84]</td>
      <td>lw\tx10, 84(x8)</td>
    </tr>
    <tr>
      <th>404</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>405</th>
      <td>blt</td>
      <td>blt\t.L10</td>
      <td>blt\tx25, x0, .L10</td>
    </tr>
    <tr>
      <th>406</th>
      <td>b</td>
      <td>b\t.L11</td>
      <td>j\t.L11</td>
    </tr>
    <tr>
      <th>407</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 68]</td>
      <td>lw\tx10, 68(x8)</td>
    </tr>
    <tr>
      <th>408</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>409</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 56]</td>
      <td>ld\tx11, 56(x8)</td>
    </tr>
    <tr>
      <th>410</th>
      <td>add</td>
      <td>add\tx0, x1, x0</td>
      <td>add\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>411</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 96]</td>
      <td>ld\tx11, 96(x8)</td>
    </tr>
    <tr>
      <th>412</th>
      <td>ldrsw</td>
      <td>ldrsw\tx2, [x29, 76]</td>
      <td>lw\tx12, 76(x8)</td>
    </tr>
    <tr>
      <th>413</th>
      <td>ldr</td>
      <td>ldr\tw1, [x1, x2, lsl 2]</td>
      <td>slli\tx26, x12, 2</td>
    </tr>
    <tr>
      <th>414</th>
      <td>ldr</td>
      <td>ldr\tw1, [x1, x2, lsl 2]</td>
      <td>add\ts10, x26, x11 # converting offset register to add\nlw\tx11, 0(s10)</td>
    </tr>
    <tr>
      <th>415</th>
      <td>str</td>
      <td>str\tw1, [x0]</td>
      <td>sw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>416</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 76]</td>
      <td>lw\tx10, 76(x8)</td>
    </tr>
    <tr>
      <th>417</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>418</th>
      <td>str</td>
      <td>str\tw0, [x29, 76]</td>
      <td>sw\tx10, 76(x8)</td>
    </tr>
    <tr>
      <th>419</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 68]</td>
      <td>lw\tx10, 68(x8)</td>
    </tr>
    <tr>
      <th>420</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>421</th>
      <td>str</td>
      <td>str\tw0, [x29, 68]</td>
      <td>sw\tx10, 68(x8)</td>
    </tr>
    <tr>
      <th>422</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 76]</td>
      <td>lw\tx11, 76(x8)</td>
    </tr>
    <tr>
      <th>423</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 80]</td>
      <td>lw\tx10, 80(x8)</td>
    </tr>
    <tr>
      <th>424</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>425</th>
      <td>blt</td>
      <td>blt\t.L12</td>
      <td>blt\tx25, x0, .L12</td>
    </tr>
    <tr>
      <th>426</th>
      <td>b</td>
      <td>b\t.L13</td>
      <td>j\t.L13</td>
    </tr>
    <tr>
      <th>427</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 68]</td>
      <td>lw\tx10, 68(x8)</td>
    </tr>
    <tr>
      <th>428</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>429</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 56]</td>
      <td>ld\tx11, 56(x8)</td>
    </tr>
    <tr>
      <th>430</th>
      <td>add</td>
      <td>add\tx0, x1, x0</td>
      <td>add\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>431</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 112]</td>
      <td>ld\tx11, 112(x8)</td>
    </tr>
    <tr>
      <th>432</th>
      <td>ldrsw</td>
      <td>ldrsw\tx2, [x29, 72]</td>
      <td>lw\tx12, 72(x8)</td>
    </tr>
    <tr>
      <th>433</th>
      <td>ldr</td>
      <td>ldr\tw1, [x1, x2, lsl 2]</td>
      <td>slli\tx26, x12, 2</td>
    </tr>
    <tr>
      <th>434</th>
      <td>ldr</td>
      <td>ldr\tw1, [x1, x2, lsl 2]</td>
      <td>add\ts10, x26, x11 # converting offset register to add\nlw\tx11, 0(s10)</td>
    </tr>
    <tr>
      <th>435</th>
      <td>str</td>
      <td>str\tw1, [x0]</td>
      <td>sw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>436</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 72]</td>
      <td>lw\tx10, 72(x8)</td>
    </tr>
    <tr>
      <th>437</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>438</th>
      <td>str</td>
      <td>str\tw0, [x29, 72]</td>
      <td>sw\tx10, 72(x8)</td>
    </tr>
    <tr>
      <th>439</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 68]</td>
      <td>lw\tx10, 68(x8)</td>
    </tr>
    <tr>
      <th>440</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>441</th>
      <td>str</td>
      <td>str\tw0, [x29, 68]</td>
      <td>sw\tx10, 68(x8)</td>
    </tr>
    <tr>
      <th>442</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 72]</td>
      <td>lw\tx11, 72(x8)</td>
    </tr>
    <tr>
      <th>443</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 84]</td>
      <td>lw\tx10, 84(x8)</td>
    </tr>
    <tr>
      <th>444</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>445</th>
      <td>blt</td>
      <td>blt\t.L14</td>
      <td>blt\tx25, x0, .L14</td>
    </tr>
    <tr>
      <th>446</th>
      <td>mov</td>
      <td>mov\tsp, x3</td>
      <td>mv\tsp, x13</td>
    </tr>
    <tr>
      <th>447</th>
      <td>nop</td>
      <td>nop</td>
      <td>nop</td>
    </tr>
    <tr>
      <th>448</th>
      <td>adrp</td>
      <td>adrp\tx0, :got:__stack_chk_guard</td>
      <td>lui\tx10, %hi(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>449</th>
      <td>ldr</td>
      <td>ldr\tx0, [x0, :got_lo12:__stack_chk_guard]</td>
      <td>add\tx10, x10, %lo(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>450</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 120]</td>
      <td>ld\tx11, 120(x8)</td>
    </tr>
    <tr>
      <th>451</th>
      <td>ldr</td>
      <td>ldr\tx0, [x0]</td>
      <td>ld\tx10, 0(x10)</td>
    </tr>
    <tr>
      <th>452</th>
      <td>eor</td>
      <td>eor\tx0, x1, x0</td>
      <td>xor\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>453</th>
      <td>cmp</td>
      <td>cmp\tx0, 0</td>
      <td>addi\tx25, x10, 0</td>
    </tr>
    <tr>
      <th>454</th>
      <td>beq</td>
      <td>beq\t.L15</td>
      <td>beq\tx25, x0, .L15</td>
    </tr>
    <tr>
      <th>455</th>
      <td>bl</td>
      <td>bl\t__stack_chk_fail</td>
      <td>call\t__stack_chk_fail</td>
    </tr>
    <tr>
      <th>456</th>
      <td>add</td>
      <td>add\tsp, x29, 0</td>
      <td>addi\tsp, x8, 0</td>
    </tr>
    <tr>
      <th>457</th>
      <td>ldr</td>
      <td>ldr\tx19, [sp, 16]</td>
      <td>ld\tx18, 16(sp)</td>
    </tr>
    <tr>
      <th>458</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 128</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 128 # writeback</td>
    </tr>
    <tr>
      <th>459</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>460</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -48]!</td>
      <td>sd\tx8, -48(sp)\nsd\tra, -40(sp)\naddi\tsp, sp, -48 # writeback</td>
    </tr>
    <tr>
      <th>461</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>462</th>
      <td>str</td>
      <td>str\tx0, [x29, 24]</td>
      <td>sd\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>463</th>
      <td>str</td>
      <td>str\tw1, [x29, 20]</td>
      <td>sw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>464</th>
      <td>str</td>
      <td>str\tw2, [x29, 16]</td>
      <td>sw\tx12, 16(x8)</td>
    </tr>
    <tr>
      <th>465</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 20]</td>
      <td>lw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>466</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 16]</td>
      <td>lw\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>467</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>468</th>
      <td>bge</td>
      <td>bge\t.L18</td>
      <td>bge\tx25, x0, .L18</td>
    </tr>
    <tr>
      <th>469</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>470</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>471</th>
      <td>sub</td>
      <td>sub\tw0, w1, w0</td>
      <td>subw\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>472</th>
      <td>lsr</td>
      <td>lsr\tw1, w0, 31</td>
      <td>srliw\tx11, x10, 31</td>
    </tr>
    <tr>
      <th>473</th>
      <td>add</td>
      <td>add\tw0, w1, w0</td>
      <td>addw\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>474</th>
      <td>asr</td>
      <td>asr\tw0, w0, 1</td>
      <td>sraiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>475</th>
      <td>mov</td>
      <td>mov\tw1, w0</td>
      <td>mv\tx11, x10</td>
    </tr>
    <tr>
      <th>476</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>477</th>
      <td>add</td>
      <td>add\tw0, w0, w1</td>
      <td>addw\tx10, x10, x11</td>
    </tr>
    <tr>
      <th>478</th>
      <td>str</td>
      <td>str\tw0, [x29, 44]</td>
      <td>sw\tx10, 44(x8)</td>
    </tr>
    <tr>
      <th>479</th>
      <td>ldr</td>
      <td>ldr\tw2, [x29, 44]</td>
      <td>lw\tx12, 44(x8)</td>
    </tr>
    <tr>
      <th>480</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 20]</td>
      <td>lw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>481</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 24]</td>
      <td>ld\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>482</th>
      <td>bl</td>
      <td>bl\tmergeSort</td>
      <td>call\tmergeSort</td>
    </tr>
    <tr>
      <th>483</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 44]</td>
      <td>lw\tx10, 44(x8)</td>
    </tr>
    <tr>
      <th>484</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>485</th>
      <td>ldr</td>
      <td>ldr\tw2, [x29, 16]</td>
      <td>lw\tx12, 16(x8)</td>
    </tr>
    <tr>
      <th>486</th>
      <td>mov</td>
      <td>mov\tw1, w0</td>
      <td>mv\tx11, x10</td>
    </tr>
    <tr>
      <th>487</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 24]</td>
      <td>ld\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>488</th>
      <td>bl</td>
      <td>bl\tmergeSort</td>
      <td>call\tmergeSort</td>
    </tr>
    <tr>
      <th>489</th>
      <td>ldr</td>
      <td>ldr\tw3, [x29, 16]</td>
      <td>lw\tx13, 16(x8)</td>
    </tr>
    <tr>
      <th>490</th>
      <td>ldr</td>
      <td>ldr\tw2, [x29, 44]</td>
      <td>lw\tx12, 44(x8)</td>
    </tr>
    <tr>
      <th>491</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 20]</td>
      <td>lw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>492</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 24]</td>
      <td>ld\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>493</th>
      <td>bl</td>
      <td>bl\tmerge</td>
      <td>call\tmerge</td>
    </tr>
    <tr>
      <th>494</th>
      <td>nop</td>
      <td>nop</td>
      <td>nop</td>
    </tr>
    <tr>
      <th>495</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 48</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 48 # writeback</td>
    </tr>
    <tr>
      <th>496</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>497</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -48]!</td>
      <td>sd\tx8, -48(sp)\nsd\tra, -40(sp)\naddi\tsp, sp, -48 # writeback</td>
    </tr>
    <tr>
      <th>498</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>499</th>
      <td>str</td>
      <td>str\tx0, [x29, 24]</td>
      <td>sd\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>500</th>
      <td>str</td>
      <td>str\tw1, [x29, 20]</td>
      <td>sw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>501</th>
      <td>str</td>
      <td>str\twzr, [x29, 44]</td>
      <td>sw\tx0, 44(x8)</td>
    </tr>
    <tr>
      <th>502</th>
      <td>b</td>
      <td>b\t.L20</td>
      <td>j\t.L20</td>
    </tr>
    <tr>
      <th>503</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 44]</td>
      <td>lw\tx10, 44(x8)</td>
    </tr>
    <tr>
      <th>504</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>505</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 24]</td>
      <td>ld\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>506</th>
      <td>add</td>
      <td>add\tx0, x1, x0</td>
      <td>add\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>507</th>
      <td>ldr</td>
      <td>ldr\tw1, [x0]</td>
      <td>lw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>508</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC0</td>
      <td>lui\tx10, %hi(.LC0)</td>
    </tr>
    <tr>
      <th>509</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC0</td>
      <td>add\tx10, x10, %lo(.LC0)</td>
    </tr>
    <tr>
      <th>510</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>511</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 44]</td>
      <td>lw\tx10, 44(x8)</td>
    </tr>
    <tr>
      <th>512</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>513</th>
      <td>str</td>
      <td>str\tw0, [x29, 44]</td>
      <td>sw\tx10, 44(x8)</td>
    </tr>
    <tr>
      <th>514</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 44]</td>
      <td>lw\tx11, 44(x8)</td>
    </tr>
    <tr>
      <th>515</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>516</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>517</th>
      <td>blt</td>
      <td>blt\t.L21</td>
      <td>blt\tx25, x0, .L21</td>
    </tr>
    <tr>
      <th>518</th>
      <td>mov</td>
      <td>mov\tw0, 10</td>
      <td>li\tx10, 10</td>
    </tr>
    <tr>
      <th>519</th>
      <td>bl</td>
      <td>bl\tputchar</td>
      <td>call\tputchar</td>
    </tr>
    <tr>
      <th>520</th>
      <td>nop</td>
      <td>nop</td>
      <td>nop</td>
    </tr>
    <tr>
      <th>521</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 48</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 48 # writeback</td>
    </tr>
    <tr>
      <th>522</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>523</th>
      <td>mov</td>
      <td>mov\tx16, 40032</td>
      <td>li\tx27, 40032</td>
    </tr>
    <tr>
      <th>524</th>
      <td>sub</td>
      <td>sub\tsp, sp, x16</td>
      <td>sub\tsp, sp, x27</td>
    </tr>
    <tr>
      <th>525</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp]</td>
      <td>sd\tx8, 0(sp)\nsd\tra, 8(sp)</td>
    </tr>
    <tr>
      <th>526</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>527</th>
      <td>adrp</td>
      <td>adrp\tx0, :got:__stack_chk_guard</td>
      <td>lui\tx10, %hi(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>528</th>
      <td>ldr</td>
      <td>ldr\tx0, [x0, :got_lo12:__stack_chk_guard]</td>
      <td>add\tx10, x10, %lo(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>529</th>
      <td>add</td>
      <td>add\tx1, x29, 32768</td>
      <td>li\ts10, 32768 # synthesis of oversized immediate\nadd\tx11, x8, s10</td>
    </tr>
    <tr>
      <th>530</th>
      <td>ldr</td>
      <td>ldr\tx2, [x0]</td>
      <td>ld\tx12, 0(x10)</td>
    </tr>
    <tr>
      <th>531</th>
      <td>str</td>
      <td>str\tx2, [x1, 7256]</td>
      <td>li\ts10, 7256 # synthesis of oversized immediate\nadd\ts10, x26, x11 # converting offset register to add\nsd\tx12, 0(s10)</td>
    </tr>
    <tr>
      <th>532</th>
      <td>mov</td>
      <td>mov\tx2,0</td>
      <td>li\tx12, 0</td>
    </tr>
    <tr>
      <th>533</th>
      <td>mov</td>
      <td>mov\tw0, 1234</td>
      <td>li\tx10, 1234</td>
    </tr>
    <tr>
      <th>534</th>
      <td>bl</td>
      <td>bl\tsrand</td>
      <td>call\tsrand</td>
    </tr>
    <tr>
      <th>535</th>
      <td>str</td>
      <td>str\twzr, [x29, 16]</td>
      <td>sw\tx0, 16(x8)</td>
    </tr>
    <tr>
      <th>536</th>
      <td>b</td>
      <td>b\t.L23</td>
      <td>j\t.L23</td>
    </tr>
    <tr>
      <th>537</th>
      <td>bl</td>
      <td>bl\trandom</td>
      <td>call\trandom</td>
    </tr>
    <tr>
      <th>538</th>
      <td>mov</td>
      <td>mov\tw2, w0</td>
      <td>mv\tx12, x10</td>
    </tr>
    <tr>
      <th>539</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 16]</td>
      <td>lw\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>540</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 2</td>
      <td>slli\tx10, x10, 2</td>
    </tr>
    <tr>
      <th>541</th>
      <td>add</td>
      <td>add\tx1, x29, 24</td>
      <td>addi\tx11, x8, 24</td>
    </tr>
    <tr>
      <th>542</th>
      <td>str</td>
      <td>str\tw2, [x1, x0]</td>
      <td>add\ts10, x10, x11 # converting offset register to add\nsw\tx12, 0(s10)</td>
    </tr>
    <tr>
      <th>543</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 16]</td>
      <td>lw\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>544</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>545</th>
      <td>str</td>
      <td>str\tw0, [x29, 16]</td>
      <td>sw\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>546</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>547</th>
      <td>mov</td>
      <td>mov\tw0, 9999</td>
      <td>li\tx10, 9999</td>
    </tr>
    <tr>
      <th>548</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>549</th>
      <td>ble</td>
      <td>ble\t.L24</td>
      <td>ble\tx25, x0, .L24</td>
    </tr>
    <tr>
      <th>550</th>
      <td>mov</td>
      <td>mov\tw0, 10000</td>
      <td>li\tx10, 10000</td>
    </tr>
    <tr>
      <th>551</th>
      <td>str</td>
      <td>str\tw0, [x29, 20]</td>
      <td>sw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>552</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC1</td>
      <td>lui\tx10, %hi(.LC1)</td>
    </tr>
    <tr>
      <th>553</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC1</td>
      <td>add\tx10, x10, %lo(.LC1)</td>
    </tr>
    <tr>
      <th>554</th>
      <td>bl</td>
      <td>bl\tputs</td>
      <td>call\tputs</td>
    </tr>
    <tr>
      <th>555</th>
      <td>add</td>
      <td>add\tx0, x29, 24</td>
      <td>addi\tx10, x8, 24</td>
    </tr>
    <tr>
      <th>556</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 20]</td>
      <td>lw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>557</th>
      <td>bl</td>
      <td>bl\tprintArray</td>
      <td>call\tprintArray</td>
    </tr>
    <tr>
      <th>558</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>559</th>
      <td>sub</td>
      <td>sub\tw1, w0, 1</td>
      <td>addiw\tx11, x10, -1</td>
    </tr>
    <tr>
      <th>560</th>
      <td>add</td>
      <td>add\tx0, x29, 24</td>
      <td>addi\tx10, x8, 24</td>
    </tr>
    <tr>
      <th>561</th>
      <td>mov</td>
      <td>mov\tw2, w1</td>
      <td>mv\tx12, x11</td>
    </tr>
    <tr>
      <th>562</th>
      <td>mov</td>
      <td>mov\tw1, 0</td>
      <td>li\tx11, 0</td>
    </tr>
    <tr>
      <th>563</th>
      <td>bl</td>
      <td>bl\tmergeSort</td>
      <td>call\tmergeSort</td>
    </tr>
    <tr>
      <th>564</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC2</td>
      <td>lui\tx10, %hi(.LC2)</td>
    </tr>
    <tr>
      <th>565</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC2</td>
      <td>add\tx10, x10, %lo(.LC2)</td>
    </tr>
    <tr>
      <th>566</th>
      <td>bl</td>
      <td>bl\tputs</td>
      <td>call\tputs</td>
    </tr>
    <tr>
      <th>567</th>
      <td>add</td>
      <td>add\tx0, x29, 24</td>
      <td>addi\tx10, x8, 24</td>
    </tr>
    <tr>
      <th>568</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 20]</td>
      <td>lw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>569</th>
      <td>bl</td>
      <td>bl\tprintArray</td>
      <td>call\tprintArray</td>
    </tr>
    <tr>
      <th>570</th>
      <td>mov</td>
      <td>mov\tw0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>571</th>
      <td>adrp</td>
      <td>adrp\tx1, :got:__stack_chk_guard</td>
      <td>lui\tx11, %hi(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>572</th>
      <td>ldr</td>
      <td>ldr\tx1, [x1, :got_lo12:__stack_chk_guard]</td>
      <td>add\tx11, x11, %lo(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>573</th>
      <td>add</td>
      <td>add\tx2, x29, 32768</td>
      <td>li\ts10, 32768 # synthesis of oversized immediate\nadd\tx12, x8, s10</td>
    </tr>
    <tr>
      <th>574</th>
      <td>ldr</td>
      <td>ldr\tx3, [x2, 7256]</td>
      <td>li\ts10, 7256 # synthesis of oversized immediate\nadd\ts10, x26, x12 # converting offset register to add\nld\tx13, 0(s10)</td>
    </tr>
    <tr>
      <th>575</th>
      <td>ldr</td>
      <td>ldr\tx1, [x1]</td>
      <td>ld\tx11, 0(x11)</td>
    </tr>
    <tr>
      <th>576</th>
      <td>eor</td>
      <td>eor\tx1, x3, x1</td>
      <td>xor\tx11, x13, x11</td>
    </tr>
    <tr>
      <th>577</th>
      <td>cmp</td>
      <td>cmp\tx1, 0</td>
      <td>addi\tx25, x11, 0</td>
    </tr>
    <tr>
      <th>578</th>
      <td>beq</td>
      <td>beq\t.L26</td>
      <td>beq\tx25, x0, .L26</td>
    </tr>
    <tr>
      <th>579</th>
      <td>bl</td>
      <td>bl\t__stack_chk_fail</td>
      <td>call\t__stack_chk_fail</td>
    </tr>
    <tr>
      <th>580</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp]</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)</td>
    </tr>
    <tr>
      <th>581</th>
      <td>mov</td>
      <td>mov\tx16, 40032</td>
      <td>li\tx27, 40032</td>
    </tr>
    <tr>
      <th>582</th>
      <td>add</td>
      <td>add\tsp, sp, x16</td>
      <td>add\tsp, sp, x27</td>
    </tr>
    <tr>
      <th>583</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>584</th>
      <td>mov</td>
      <td>mov\tx16, 20048</td>
      <td>li\tx27, 20048</td>
    </tr>
    <tr>
      <th>585</th>
      <td>sub</td>
      <td>sub\tsp, sp, x16</td>
      <td>sub\tsp, sp, x27</td>
    </tr>
    <tr>
      <th>586</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp]</td>
      <td>sd\tx8, 0(sp)\nsd\tra, 8(sp)</td>
    </tr>
    <tr>
      <th>587</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>588</th>
      <td>adrp</td>
      <td>adrp\tx0, :got:__stack_chk_guard</td>
      <td>lui\tx10, %hi(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>589</th>
      <td>ldr</td>
      <td>ldr\tx0, [x0, :got_lo12:__stack_chk_guard]</td>
      <td>add\tx10, x10, %lo(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>590</th>
      <td>ldr</td>
      <td>ldr\tx1, [x0]</td>
      <td>ld\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>591</th>
      <td>str</td>
      <td>str\tx1, [x29, 20040]</td>
      <td>li\ts10, 20040 # synthesis of oversized immediate\nadd\ts10, x26, x8 # converting offset register to add\nsd\tx11, 0(s10)</td>
    </tr>
    <tr>
      <th>592</th>
      <td>mov</td>
      <td>mov\tx1,0</td>
      <td>li\tx11, 0</td>
    </tr>
    <tr>
      <th>593</th>
      <td>add</td>
      <td>add\tx0, x29, 32</td>
      <td>addi\tx10, x8, 32</td>
    </tr>
    <tr>
      <th>594</th>
      <td>mov</td>
      <td>mov\tx1, 20002</td>
      <td>li\tx11, 20002</td>
    </tr>
    <tr>
      <th>595</th>
      <td>mov</td>
      <td>mov\tx2, x1</td>
      <td>mv\tx12, x11</td>
    </tr>
    <tr>
      <th>596</th>
      <td>mov</td>
      <td>mov\tw1, 0</td>
      <td>li\tx11, 0</td>
    </tr>
    <tr>
      <th>597</th>
      <td>bl</td>
      <td>bl\tmemset</td>
      <td>call\tmemset</td>
    </tr>
    <tr>
      <th>598</th>
      <td>mov</td>
      <td>mov\tw0, 2</td>
      <td>li\tx10, 2</td>
    </tr>
    <tr>
      <th>599</th>
      <td>str</td>
      <td>str\tw0, [x29, 20]</td>
      <td>sw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>600</th>
      <td>b</td>
      <td>b\t.L2</td>
      <td>j\t.L2</td>
    </tr>
    <tr>
      <th>601</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>602</th>
      <td>lsl</td>
      <td>lsl\tw0, w0, 1</td>
      <td>slliw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>603</th>
      <td>str</td>
      <td>str\tw0, [x29, 24]</td>
      <td>sw\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>604</th>
      <td>b</td>
      <td>b\t.L3</td>
      <td>j\t.L3</td>
    </tr>
    <tr>
      <th>605</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 24]</td>
      <td>lw\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>606</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 1</td>
      <td>slli\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>607</th>
      <td>add</td>
      <td>add\tx1, x29, 32</td>
      <td>addi\tx11, x8, 32</td>
    </tr>
    <tr>
      <th>608</th>
      <td>mov</td>
      <td>mov\tw2, 1</td>
      <td>li\tx12, 1</td>
    </tr>
    <tr>
      <th>609</th>
      <td>strh</td>
      <td>strh\tw2, [x1, x0]</td>
      <td>add\ts10, x10, x11 # converting offset register to add\nsh\tx12, 0(s10)</td>
    </tr>
    <tr>
      <th>610</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 24]</td>
      <td>lw\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>611</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>612</th>
      <td>add</td>
      <td>add\tw0, w1, w0</td>
      <td>addw\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>613</th>
      <td>str</td>
      <td>str\tw0, [x29, 24]</td>
      <td>sw\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>614</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 24]</td>
      <td>lw\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>615</th>
      <td>mov</td>
      <td>mov\tw0, 10000</td>
      <td>li\tx10, 10000</td>
    </tr>
    <tr>
      <th>616</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>617</th>
      <td>ble</td>
      <td>ble\t.L4</td>
      <td>ble\tx25, x0, .L4</td>
    </tr>
    <tr>
      <th>618</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>619</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>620</th>
      <td>str</td>
      <td>str\tw0, [x29, 20]</td>
      <td>sw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>621</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>622</th>
      <td>cmp</td>
      <td>cmp\tw0, 100</td>
      <td>addi\tx25, x10, -100</td>
    </tr>
    <tr>
      <th>623</th>
      <td>ble</td>
      <td>ble\t.L5</td>
      <td>ble\tx25, x0, .L5</td>
    </tr>
    <tr>
      <th>624</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC0</td>
      <td>lui\tx10, %hi(.LC0)</td>
    </tr>
    <tr>
      <th>625</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC0</td>
      <td>add\tx10, x10, %lo(.LC0)</td>
    </tr>
    <tr>
      <th>626</th>
      <td>mov</td>
      <td>mov\tw1, 10000</td>
      <td>li\tx11, 10000</td>
    </tr>
    <tr>
      <th>627</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>628</th>
      <td>mov</td>
      <td>mov\tw0, 2</td>
      <td>li\tx10, 2</td>
    </tr>
    <tr>
      <th>629</th>
      <td>str</td>
      <td>str\tw0, [x29, 28]</td>
      <td>sw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>630</th>
      <td>b</td>
      <td>b\t.L6</td>
      <td>j\t.L6</td>
    </tr>
    <tr>
      <th>631</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>632</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 1</td>
      <td>slli\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>633</th>
      <td>add</td>
      <td>add\tx1, x29, 32</td>
      <td>addi\tx11, x8, 32</td>
    </tr>
    <tr>
      <th>634</th>
      <td>ldrsh</td>
      <td>ldrsh\tw0, [x1, x0]</td>
      <td>add\ts10, x10, x11 # converting offset register to add\nlh\tx10, 0(s10)</td>
    </tr>
    <tr>
      <th>635</th>
      <td>cmp</td>
      <td>cmp\tw0, 0</td>
      <td>addi\tx25, x10, 0</td>
    </tr>
    <tr>
      <th>636</th>
      <td>bne</td>
      <td>bne\t.L7</td>
      <td>bne\tx25, x0, .L7</td>
    </tr>
    <tr>
      <th>637</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC1</td>
      <td>lui\tx10, %hi(.LC1)</td>
    </tr>
    <tr>
      <th>638</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC1</td>
      <td>add\tx10, x10, %lo(.LC1)</td>
    </tr>
    <tr>
      <th>639</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 28]</td>
      <td>lw\tx11, 28(x8)</td>
    </tr>
    <tr>
      <th>640</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>641</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>642</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>643</th>
      <td>str</td>
      <td>str\tw0, [x29, 28]</td>
      <td>sw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>644</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 28]</td>
      <td>lw\tx11, 28(x8)</td>
    </tr>
    <tr>
      <th>645</th>
      <td>mov</td>
      <td>mov\tw0, 10000</td>
      <td>li\tx10, 10000</td>
    </tr>
    <tr>
      <th>646</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>647</th>
      <td>ble</td>
      <td>ble\t.L8</td>
      <td>ble\tx25, x0, .L8</td>
    </tr>
    <tr>
      <th>648</th>
      <td>mov</td>
      <td>mov\tw0, 10</td>
      <td>li\tx10, 10</td>
    </tr>
    <tr>
      <th>649</th>
      <td>bl</td>
      <td>bl\tputchar</td>
      <td>call\tputchar</td>
    </tr>
    <tr>
      <th>650</th>
      <td>mov</td>
      <td>mov\tw0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>651</th>
      <td>adrp</td>
      <td>adrp\tx1, :got:__stack_chk_guard</td>
      <td>lui\tx11, %hi(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>652</th>
      <td>ldr</td>
      <td>ldr\tx1, [x1, :got_lo12:__stack_chk_guard]</td>
      <td>add\tx11, x11, %lo(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>653</th>
      <td>ldr</td>
      <td>ldr\tx2, [x29, 20040]</td>
      <td>li\ts10, 20040 # synthesis of oversized immediate\nadd\ts10, x26, x8 # converting offset register to add\nld\tx12, 0(s10)</td>
    </tr>
    <tr>
      <th>654</th>
      <td>ldr</td>
      <td>ldr\tx1, [x1]</td>
      <td>ld\tx11, 0(x11)</td>
    </tr>
    <tr>
      <th>655</th>
      <td>eor</td>
      <td>eor\tx1, x2, x1</td>
      <td>xor\tx11, x12, x11</td>
    </tr>
    <tr>
      <th>656</th>
      <td>cmp</td>
      <td>cmp\tx1, 0</td>
      <td>addi\tx25, x11, 0</td>
    </tr>
    <tr>
      <th>657</th>
      <td>beq</td>
      <td>beq\t.L10</td>
      <td>beq\tx25, x0, .L10</td>
    </tr>
    <tr>
      <th>658</th>
      <td>bl</td>
      <td>bl\t__stack_chk_fail</td>
      <td>call\t__stack_chk_fail</td>
    </tr>
    <tr>
      <th>659</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp]</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)</td>
    </tr>
    <tr>
      <th>660</th>
      <td>mov</td>
      <td>mov\tx16, 20048</td>
      <td>li\tx27, 20048</td>
    </tr>
    <tr>
      <th>661</th>
      <td>add</td>
      <td>add\tsp, sp, x16</td>
      <td>add\tsp, sp, x27</td>
    </tr>
    <tr>
      <th>662</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>663</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -32]!</td>
      <td>sd\tx8, -32(sp)\nsd\tra, -24(sp)\naddi\tsp, sp, -32 # writeback</td>
    </tr>
    <tr>
      <th>664</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>665</th>
      <td>mov</td>
      <td>mov\tw0, 99</td>
      <td>li\tx10, 99</td>
    </tr>
    <tr>
      <th>666</th>
      <td>str</td>
      <td>str\tw0, [x29, 16]</td>
      <td>sw\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>667</th>
      <td>mov</td>
      <td>mov\tw0, 10</td>
      <td>li\tx10, 10</td>
    </tr>
    <tr>
      <th>668</th>
      <td>str</td>
      <td>str\tw0, [x29, 20]</td>
      <td>sw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>669</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC0</td>
      <td>lui\tx10, %hi(.LC0)</td>
    </tr>
    <tr>
      <th>670</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC0</td>
      <td>add\tx10, x10, %lo(.LC0)</td>
    </tr>
    <tr>
      <th>671</th>
      <td>bl</td>
      <td>bl\tputs</td>
      <td>call\tputs</td>
    </tr>
    <tr>
      <th>672</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>673</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>674</th>
      <td>add</td>
      <td>add\tw1, w1, w0</td>
      <td>addw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>675</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC1</td>
      <td>lui\tx10, %hi(.LC1)</td>
    </tr>
    <tr>
      <th>676</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC1</td>
      <td>add\tx10, x10, %lo(.LC1)</td>
    </tr>
    <tr>
      <th>677</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>678</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>679</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>680</th>
      <td>sub</td>
      <td>sub\tw1, w1, w0</td>
      <td>subw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>681</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC2</td>
      <td>lui\tx10, %hi(.LC2)</td>
    </tr>
    <tr>
      <th>682</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC2</td>
      <td>add\tx10, x10, %lo(.LC2)</td>
    </tr>
    <tr>
      <th>683</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>684</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>685</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>686</th>
      <td>mul</td>
      <td>mul\tw1, w1, w0</td>
      <td>mulw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>687</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC3</td>
      <td>lui\tx10, %hi(.LC3)</td>
    </tr>
    <tr>
      <th>688</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC3</td>
      <td>add\tx10, x10, %lo(.LC3)</td>
    </tr>
    <tr>
      <th>689</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>690</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>691</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>692</th>
      <td>sdiv</td>
      <td>sdiv\tw1, w1, w0</td>
      <td>divw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>693</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC4</td>
      <td>lui\tx10, %hi(.LC4)</td>
    </tr>
    <tr>
      <th>694</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC4</td>
      <td>add\tx10, x10, %lo(.LC4)</td>
    </tr>
    <tr>
      <th>695</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>696</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 16]</td>
      <td>lw\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>697</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 20]</td>
      <td>lw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>698</th>
      <td>sdiv</td>
      <td>sdiv\tw2, w0, w1</td>
      <td>divw\tx12, x10, x11</td>
    </tr>
    <tr>
      <th>699</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 20]</td>
      <td>lw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>700</th>
      <td>mul</td>
      <td>mul\tw1, w2, w1</td>
      <td>mulw\tx11, x12, x11</td>
    </tr>
    <tr>
      <th>701</th>
      <td>sub</td>
      <td>sub\tw1, w0, w1</td>
      <td>subw\tx11, x10, x11</td>
    </tr>
    <tr>
      <th>702</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC5</td>
      <td>lui\tx10, %hi(.LC5)</td>
    </tr>
    <tr>
      <th>703</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC5</td>
      <td>add\tx10, x10, %lo(.LC5)</td>
    </tr>
    <tr>
      <th>704</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>705</th>
      <td>mov</td>
      <td>mov\tw0, 99</td>
      <td>li\tx10, 99</td>
    </tr>
    <tr>
      <th>706</th>
      <td>str</td>
      <td>str\tw0, [x29, 24]</td>
      <td>sw\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>707</th>
      <td>mov</td>
      <td>mov\tw0, 10</td>
      <td>li\tx10, 10</td>
    </tr>
    <tr>
      <th>708</th>
      <td>str</td>
      <td>str\tw0, [x29, 28]</td>
      <td>sw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>709</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC6</td>
      <td>lui\tx10, %hi(.LC6)</td>
    </tr>
    <tr>
      <th>710</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC6</td>
      <td>add\tx10, x10, %lo(.LC6)</td>
    </tr>
    <tr>
      <th>711</th>
      <td>bl</td>
      <td>bl\tputs</td>
      <td>call\tputs</td>
    </tr>
    <tr>
      <th>712</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 24]</td>
      <td>lw\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>713</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>714</th>
      <td>add</td>
      <td>add\tw1, w1, w0</td>
      <td>addw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>715</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC1</td>
      <td>lui\tx10, %hi(.LC1)</td>
    </tr>
    <tr>
      <th>716</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC1</td>
      <td>add\tx10, x10, %lo(.LC1)</td>
    </tr>
    <tr>
      <th>717</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>718</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 24]</td>
      <td>lw\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>719</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>720</th>
      <td>sub</td>
      <td>sub\tw1, w1, w0</td>
      <td>subw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>721</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC2</td>
      <td>lui\tx10, %hi(.LC2)</td>
    </tr>
    <tr>
      <th>722</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC2</td>
      <td>add\tx10, x10, %lo(.LC2)</td>
    </tr>
    <tr>
      <th>723</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>724</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 24]</td>
      <td>lw\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>725</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>726</th>
      <td>mul</td>
      <td>mul\tw1, w1, w0</td>
      <td>mulw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>727</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC3</td>
      <td>lui\tx10, %hi(.LC3)</td>
    </tr>
    <tr>
      <th>728</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC3</td>
      <td>add\tx10, x10, %lo(.LC3)</td>
    </tr>
    <tr>
      <th>729</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>730</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 24]</td>
      <td>lw\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>731</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>732</th>
      <td>udiv</td>
      <td>udiv\tw1, w1, w0</td>
      <td>divuw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>733</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC4</td>
      <td>lui\tx10, %hi(.LC4)</td>
    </tr>
    <tr>
      <th>734</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC4</td>
      <td>add\tx10, x10, %lo(.LC4)</td>
    </tr>
    <tr>
      <th>735</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>736</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 24]</td>
      <td>lw\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>737</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 28]</td>
      <td>lw\tx11, 28(x8)</td>
    </tr>
    <tr>
      <th>738</th>
      <td>udiv</td>
      <td>udiv\tw2, w0, w1</td>
      <td>divuw\tx12, x10, x11</td>
    </tr>
    <tr>
      <th>739</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 28]</td>
      <td>lw\tx11, 28(x8)</td>
    </tr>
    <tr>
      <th>740</th>
      <td>mul</td>
      <td>mul\tw1, w2, w1</td>
      <td>mulw\tx11, x12, x11</td>
    </tr>
    <tr>
      <th>741</th>
      <td>sub</td>
      <td>sub\tw1, w0, w1</td>
      <td>subw\tx11, x10, x11</td>
    </tr>
    <tr>
      <th>742</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC5</td>
      <td>lui\tx10, %hi(.LC5)</td>
    </tr>
    <tr>
      <th>743</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC5</td>
      <td>add\tx10, x10, %lo(.LC5)</td>
    </tr>
    <tr>
      <th>744</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>745</th>
      <td>mov</td>
      <td>mov\tw0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>746</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 32</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 32 # writeback</td>
    </tr>
    <tr>
      <th>747</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>748</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -64]!</td>
      <td>sd\tx8, -64(sp)\nsd\tra, -56(sp)\naddi\tsp, sp, -64 # writeback</td>
    </tr>
    <tr>
      <th>749</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>750</th>
      <td>mov</td>
      <td>mov\tw0, 99</td>
      <td>li\tx10, 99</td>
    </tr>
    <tr>
      <th>751</th>
      <td>str</td>
      <td>str\tw0, [x29, 16]</td>
      <td>sw\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>752</th>
      <td>mov</td>
      <td>mov\tw0, 10</td>
      <td>li\tx10, 10</td>
    </tr>
    <tr>
      <th>753</th>
      <td>str</td>
      <td>str\tw0, [x29, 20]</td>
      <td>sw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>754</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC0</td>
      <td>lui\tx10, %hi(.LC0)</td>
    </tr>
    <tr>
      <th>755</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC0</td>
      <td>add\tx10, x10, %lo(.LC0)</td>
    </tr>
    <tr>
      <th>756</th>
      <td>bl</td>
      <td>bl\tputs</td>
      <td>call\tputs</td>
    </tr>
    <tr>
      <th>757</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>758</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>759</th>
      <td>add</td>
      <td>add\tw1, w1, w0</td>
      <td>addw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>760</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC1</td>
      <td>lui\tx10, %hi(.LC1)</td>
    </tr>
    <tr>
      <th>761</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC1</td>
      <td>add\tx10, x10, %lo(.LC1)</td>
    </tr>
    <tr>
      <th>762</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>763</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>764</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>765</th>
      <td>sub</td>
      <td>sub\tw1, w1, w0</td>
      <td>subw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>766</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC2</td>
      <td>lui\tx10, %hi(.LC2)</td>
    </tr>
    <tr>
      <th>767</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC2</td>
      <td>add\tx10, x10, %lo(.LC2)</td>
    </tr>
    <tr>
      <th>768</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>769</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>770</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>771</th>
      <td>mul</td>
      <td>mul\tw1, w1, w0</td>
      <td>mulw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>772</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC3</td>
      <td>lui\tx10, %hi(.LC3)</td>
    </tr>
    <tr>
      <th>773</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC3</td>
      <td>add\tx10, x10, %lo(.LC3)</td>
    </tr>
    <tr>
      <th>774</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>775</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>776</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>777</th>
      <td>sdiv</td>
      <td>sdiv\tw1, w1, w0</td>
      <td>divw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>778</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC4</td>
      <td>lui\tx10, %hi(.LC4)</td>
    </tr>
    <tr>
      <th>779</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC4</td>
      <td>add\tx10, x10, %lo(.LC4)</td>
    </tr>
    <tr>
      <th>780</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>781</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 16]</td>
      <td>lw\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>782</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 20]</td>
      <td>lw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>783</th>
      <td>sdiv</td>
      <td>sdiv\tw2, w0, w1</td>
      <td>divw\tx12, x10, x11</td>
    </tr>
    <tr>
      <th>784</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 20]</td>
      <td>lw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>785</th>
      <td>mul</td>
      <td>mul\tw1, w2, w1</td>
      <td>mulw\tx11, x12, x11</td>
    </tr>
    <tr>
      <th>786</th>
      <td>sub</td>
      <td>sub\tw1, w0, w1</td>
      <td>subw\tx11, x10, x11</td>
    </tr>
    <tr>
      <th>787</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC5</td>
      <td>lui\tx10, %hi(.LC5)</td>
    </tr>
    <tr>
      <th>788</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC5</td>
      <td>add\tx10, x10, %lo(.LC5)</td>
    </tr>
    <tr>
      <th>789</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>790</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 16]</td>
      <td>lw\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>791</th>
      <td>neg</td>
      <td>neg\tw0, w0</td>
      <td>sub\tx10, x0, x10</td>
    </tr>
    <tr>
      <th>792</th>
      <td>str</td>
      <td>str\tw0, [x29, 16]</td>
      <td>sw\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>793</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>794</th>
      <td>neg</td>
      <td>neg\tw0, w0</td>
      <td>sub\tx10, x0, x10</td>
    </tr>
    <tr>
      <th>795</th>
      <td>str</td>
      <td>str\tw0, [x29, 20]</td>
      <td>sw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>796</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC6</td>
      <td>lui\tx10, %hi(.LC6)</td>
    </tr>
    <tr>
      <th>797</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC6</td>
      <td>add\tx10, x10, %lo(.LC6)</td>
    </tr>
    <tr>
      <th>798</th>
      <td>bl</td>
      <td>bl\tputs</td>
      <td>call\tputs</td>
    </tr>
    <tr>
      <th>799</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>800</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>801</th>
      <td>add</td>
      <td>add\tw1, w1, w0</td>
      <td>addw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>802</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC1</td>
      <td>lui\tx10, %hi(.LC1)</td>
    </tr>
    <tr>
      <th>803</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC1</td>
      <td>add\tx10, x10, %lo(.LC1)</td>
    </tr>
    <tr>
      <th>804</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>805</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>806</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>807</th>
      <td>sub</td>
      <td>sub\tw1, w1, w0</td>
      <td>subw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>808</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC2</td>
      <td>lui\tx10, %hi(.LC2)</td>
    </tr>
    <tr>
      <th>809</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC2</td>
      <td>add\tx10, x10, %lo(.LC2)</td>
    </tr>
    <tr>
      <th>810</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>811</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>812</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>813</th>
      <td>mul</td>
      <td>mul\tw1, w1, w0</td>
      <td>mulw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>814</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC3</td>
      <td>lui\tx10, %hi(.LC3)</td>
    </tr>
    <tr>
      <th>815</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC3</td>
      <td>add\tx10, x10, %lo(.LC3)</td>
    </tr>
    <tr>
      <th>816</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>817</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 16]</td>
      <td>lw\tx11, 16(x8)</td>
    </tr>
    <tr>
      <th>818</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 20]</td>
      <td>lw\tx10, 20(x8)</td>
    </tr>
    <tr>
      <th>819</th>
      <td>sdiv</td>
      <td>sdiv\tw1, w1, w0</td>
      <td>divw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>820</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC4</td>
      <td>lui\tx10, %hi(.LC4)</td>
    </tr>
    <tr>
      <th>821</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC4</td>
      <td>add\tx10, x10, %lo(.LC4)</td>
    </tr>
    <tr>
      <th>822</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>823</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 16]</td>
      <td>lw\tx10, 16(x8)</td>
    </tr>
    <tr>
      <th>824</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 20]</td>
      <td>lw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>825</th>
      <td>sdiv</td>
      <td>sdiv\tw2, w0, w1</td>
      <td>divw\tx12, x10, x11</td>
    </tr>
    <tr>
      <th>826</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 20]</td>
      <td>lw\tx11, 20(x8)</td>
    </tr>
    <tr>
      <th>827</th>
      <td>mul</td>
      <td>mul\tw1, w2, w1</td>
      <td>mulw\tx11, x12, x11</td>
    </tr>
    <tr>
      <th>828</th>
      <td>sub</td>
      <td>sub\tw1, w0, w1</td>
      <td>subw\tx11, x10, x11</td>
    </tr>
    <tr>
      <th>829</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC5</td>
      <td>lui\tx10, %hi(.LC5)</td>
    </tr>
    <tr>
      <th>830</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC5</td>
      <td>add\tx10, x10, %lo(.LC5)</td>
    </tr>
    <tr>
      <th>831</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>832</th>
      <td>mov</td>
      <td>mov\tw0, 99</td>
      <td>li\tx10, 99</td>
    </tr>
    <tr>
      <th>833</th>
      <td>str</td>
      <td>str\tw0, [x29, 24]</td>
      <td>sw\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>834</th>
      <td>mov</td>
      <td>mov\tw0, 10</td>
      <td>li\tx10, 10</td>
    </tr>
    <tr>
      <th>835</th>
      <td>str</td>
      <td>str\tw0, [x29, 28]</td>
      <td>sw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>836</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC7</td>
      <td>lui\tx10, %hi(.LC7)</td>
    </tr>
    <tr>
      <th>837</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC7</td>
      <td>add\tx10, x10, %lo(.LC7)</td>
    </tr>
    <tr>
      <th>838</th>
      <td>bl</td>
      <td>bl\tputs</td>
      <td>call\tputs</td>
    </tr>
    <tr>
      <th>839</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 24]</td>
      <td>lw\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>840</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>841</th>
      <td>add</td>
      <td>add\tw1, w1, w0</td>
      <td>addw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>842</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC1</td>
      <td>lui\tx10, %hi(.LC1)</td>
    </tr>
    <tr>
      <th>843</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC1</td>
      <td>add\tx10, x10, %lo(.LC1)</td>
    </tr>
    <tr>
      <th>844</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>845</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 24]</td>
      <td>lw\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>846</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>847</th>
      <td>sub</td>
      <td>sub\tw1, w1, w0</td>
      <td>subw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>848</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC2</td>
      <td>lui\tx10, %hi(.LC2)</td>
    </tr>
    <tr>
      <th>849</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC2</td>
      <td>add\tx10, x10, %lo(.LC2)</td>
    </tr>
    <tr>
      <th>850</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>851</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 24]</td>
      <td>lw\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>852</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>853</th>
      <td>mul</td>
      <td>mul\tw1, w1, w0</td>
      <td>mulw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>854</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC3</td>
      <td>lui\tx10, %hi(.LC3)</td>
    </tr>
    <tr>
      <th>855</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC3</td>
      <td>add\tx10, x10, %lo(.LC3)</td>
    </tr>
    <tr>
      <th>856</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>857</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 24]</td>
      <td>lw\tx11, 24(x8)</td>
    </tr>
    <tr>
      <th>858</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>859</th>
      <td>udiv</td>
      <td>udiv\tw1, w1, w0</td>
      <td>divuw\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>860</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC4</td>
      <td>lui\tx10, %hi(.LC4)</td>
    </tr>
    <tr>
      <th>861</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC4</td>
      <td>add\tx10, x10, %lo(.LC4)</td>
    </tr>
    <tr>
      <th>862</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>863</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 24]</td>
      <td>lw\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>864</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 28]</td>
      <td>lw\tx11, 28(x8)</td>
    </tr>
    <tr>
      <th>865</th>
      <td>udiv</td>
      <td>udiv\tw2, w0, w1</td>
      <td>divuw\tx12, x10, x11</td>
    </tr>
    <tr>
      <th>866</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 28]</td>
      <td>lw\tx11, 28(x8)</td>
    </tr>
    <tr>
      <th>867</th>
      <td>mul</td>
      <td>mul\tw1, w2, w1</td>
      <td>mulw\tx11, x12, x11</td>
    </tr>
    <tr>
      <th>868</th>
      <td>sub</td>
      <td>sub\tw1, w0, w1</td>
      <td>subw\tx11, x10, x11</td>
    </tr>
    <tr>
      <th>869</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC5</td>
      <td>lui\tx10, %hi(.LC5)</td>
    </tr>
    <tr>
      <th>870</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC5</td>
      <td>add\tx10, x10, %lo(.LC5)</td>
    </tr>
    <tr>
      <th>871</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>872</th>
      <td>mov</td>
      <td>mov\tx0, 1</td>
      <td>li\tx10, 1</td>
    </tr>
    <tr>
      <th>873</th>
      <td>str</td>
      <td>str\tx0, [x29, 32]</td>
      <td>sd\tx10, 32(x8)</td>
    </tr>
    <tr>
      <th>874</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 32]</td>
      <td>ld\tx10, 32(x8)</td>
    </tr>
    <tr>
      <th>875</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 35</td>
      <td>slli\tx10, x10, 35</td>
    </tr>
    <tr>
      <th>876</th>
      <td>str</td>
      <td>str\tx0, [x29, 32]</td>
      <td>sd\tx10, 32(x8)</td>
    </tr>
    <tr>
      <th>877</th>
      <td>mov</td>
      <td>mov\tx0, 1</td>
      <td>li\tx10, 1</td>
    </tr>
    <tr>
      <th>878</th>
      <td>str</td>
      <td>str\tx0, [x29, 40]</td>
      <td>sd\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>879</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 40]</td>
      <td>ld\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>880</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 34</td>
      <td>slli\tx10, x10, 34</td>
    </tr>
    <tr>
      <th>881</th>
      <td>str</td>
      <td>str\tx0, [x29, 40]</td>
      <td>sd\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>882</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC8</td>
      <td>lui\tx10, %hi(.LC8)</td>
    </tr>
    <tr>
      <th>883</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC8</td>
      <td>add\tx10, x10, %lo(.LC8)</td>
    </tr>
    <tr>
      <th>884</th>
      <td>bl</td>
      <td>bl\tputs</td>
      <td>call\tputs</td>
    </tr>
    <tr>
      <th>885</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 32]</td>
      <td>ld\tx11, 32(x8)</td>
    </tr>
    <tr>
      <th>886</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 40]</td>
      <td>ld\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>887</th>
      <td>add</td>
      <td>add\tx1, x1, x0</td>
      <td>add\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>888</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC9</td>
      <td>lui\tx10, %hi(.LC9)</td>
    </tr>
    <tr>
      <th>889</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC9</td>
      <td>add\tx10, x10, %lo(.LC9)</td>
    </tr>
    <tr>
      <th>890</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>891</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 32]</td>
      <td>ld\tx11, 32(x8)</td>
    </tr>
    <tr>
      <th>892</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 40]</td>
      <td>ld\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>893</th>
      <td>sub</td>
      <td>sub\tx1, x1, x0</td>
      <td>sub\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>894</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC10</td>
      <td>lui\tx10, %hi(.LC10)</td>
    </tr>
    <tr>
      <th>895</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC10</td>
      <td>add\tx10, x10, %lo(.LC10)</td>
    </tr>
    <tr>
      <th>896</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>897</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 32]</td>
      <td>ld\tx11, 32(x8)</td>
    </tr>
    <tr>
      <th>898</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 40]</td>
      <td>ld\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>899</th>
      <td>mul</td>
      <td>mul\tx1, x1, x0</td>
      <td>mul\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>900</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC11</td>
      <td>lui\tx10, %hi(.LC11)</td>
    </tr>
    <tr>
      <th>901</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC11</td>
      <td>add\tx10, x10, %lo(.LC11)</td>
    </tr>
    <tr>
      <th>902</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>903</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 32]</td>
      <td>ld\tx11, 32(x8)</td>
    </tr>
    <tr>
      <th>904</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 40]</td>
      <td>ld\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>905</th>
      <td>sdiv</td>
      <td>sdiv\tx1, x1, x0</td>
      <td>div\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>906</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC12</td>
      <td>lui\tx10, %hi(.LC12)</td>
    </tr>
    <tr>
      <th>907</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC12</td>
      <td>add\tx10, x10, %lo(.LC12)</td>
    </tr>
    <tr>
      <th>908</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>909</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 32]</td>
      <td>ld\tx10, 32(x8)</td>
    </tr>
    <tr>
      <th>910</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>911</th>
      <td>sdiv</td>
      <td>sdiv\tx2, x0, x1</td>
      <td>div\tx12, x10, x11</td>
    </tr>
    <tr>
      <th>912</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>913</th>
      <td>mul</td>
      <td>mul\tx1, x2, x1</td>
      <td>mul\tx11, x12, x11</td>
    </tr>
    <tr>
      <th>914</th>
      <td>sub</td>
      <td>sub\tx1, x0, x1</td>
      <td>sub\tx11, x10, x11</td>
    </tr>
    <tr>
      <th>915</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC13</td>
      <td>lui\tx10, %hi(.LC13)</td>
    </tr>
    <tr>
      <th>916</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC13</td>
      <td>add\tx10, x10, %lo(.LC13)</td>
    </tr>
    <tr>
      <th>917</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>918</th>
      <td>mov</td>
      <td>mov\tx0, 1</td>
      <td>li\tx10, 1</td>
    </tr>
    <tr>
      <th>919</th>
      <td>str</td>
      <td>str\tx0, [x29, 48]</td>
      <td>sd\tx10, 48(x8)</td>
    </tr>
    <tr>
      <th>920</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 48]</td>
      <td>ld\tx10, 48(x8)</td>
    </tr>
    <tr>
      <th>921</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 35</td>
      <td>slli\tx10, x10, 35</td>
    </tr>
    <tr>
      <th>922</th>
      <td>str</td>
      <td>str\tx0, [x29, 48]</td>
      <td>sd\tx10, 48(x8)</td>
    </tr>
    <tr>
      <th>923</th>
      <td>mov</td>
      <td>mov\tx0, 1</td>
      <td>li\tx10, 1</td>
    </tr>
    <tr>
      <th>924</th>
      <td>str</td>
      <td>str\tx0, [x29, 56]</td>
      <td>sd\tx10, 56(x8)</td>
    </tr>
    <tr>
      <th>925</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 56]</td>
      <td>ld\tx10, 56(x8)</td>
    </tr>
    <tr>
      <th>926</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 34</td>
      <td>slli\tx10, x10, 34</td>
    </tr>
    <tr>
      <th>927</th>
      <td>str</td>
      <td>str\tx0, [x29, 56]</td>
      <td>sd\tx10, 56(x8)</td>
    </tr>
    <tr>
      <th>928</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC14</td>
      <td>lui\tx10, %hi(.LC14)</td>
    </tr>
    <tr>
      <th>929</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC14</td>
      <td>add\tx10, x10, %lo(.LC14)</td>
    </tr>
    <tr>
      <th>930</th>
      <td>bl</td>
      <td>bl\tputs</td>
      <td>call\tputs</td>
    </tr>
    <tr>
      <th>931</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 32]</td>
      <td>ld\tx11, 32(x8)</td>
    </tr>
    <tr>
      <th>932</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 40]</td>
      <td>ld\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>933</th>
      <td>add</td>
      <td>add\tx1, x1, x0</td>
      <td>add\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>934</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC15</td>
      <td>lui\tx10, %hi(.LC15)</td>
    </tr>
    <tr>
      <th>935</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC15</td>
      <td>add\tx10, x10, %lo(.LC15)</td>
    </tr>
    <tr>
      <th>936</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>937</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 32]</td>
      <td>ld\tx11, 32(x8)</td>
    </tr>
    <tr>
      <th>938</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 40]</td>
      <td>ld\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>939</th>
      <td>sub</td>
      <td>sub\tx1, x1, x0</td>
      <td>sub\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>940</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC16</td>
      <td>lui\tx10, %hi(.LC16)</td>
    </tr>
    <tr>
      <th>941</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC16</td>
      <td>add\tx10, x10, %lo(.LC16)</td>
    </tr>
    <tr>
      <th>942</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>943</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 32]</td>
      <td>ld\tx11, 32(x8)</td>
    </tr>
    <tr>
      <th>944</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 40]</td>
      <td>ld\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>945</th>
      <td>mul</td>
      <td>mul\tx1, x1, x0</td>
      <td>mul\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>946</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC17</td>
      <td>lui\tx10, %hi(.LC17)</td>
    </tr>
    <tr>
      <th>947</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC17</td>
      <td>add\tx10, x10, %lo(.LC17)</td>
    </tr>
    <tr>
      <th>948</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>949</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 32]</td>
      <td>ld\tx11, 32(x8)</td>
    </tr>
    <tr>
      <th>950</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 40]</td>
      <td>ld\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>951</th>
      <td>sdiv</td>
      <td>sdiv\tx1, x1, x0</td>
      <td>div\tx11, x11, x10</td>
    </tr>
    <tr>
      <th>952</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC18</td>
      <td>lui\tx10, %hi(.LC18)</td>
    </tr>
    <tr>
      <th>953</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC18</td>
      <td>add\tx10, x10, %lo(.LC18)</td>
    </tr>
    <tr>
      <th>954</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>955</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 32]</td>
      <td>ld\tx10, 32(x8)</td>
    </tr>
    <tr>
      <th>956</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>957</th>
      <td>sdiv</td>
      <td>sdiv\tx2, x0, x1</td>
      <td>div\tx12, x10, x11</td>
    </tr>
    <tr>
      <th>958</th>
      <td>ldr</td>
      <td>ldr\tx1, [x29, 40]</td>
      <td>ld\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>959</th>
      <td>mul</td>
      <td>mul\tx1, x2, x1</td>
      <td>mul\tx11, x12, x11</td>
    </tr>
    <tr>
      <th>960</th>
      <td>sub</td>
      <td>sub\tx1, x0, x1</td>
      <td>sub\tx11, x10, x11</td>
    </tr>
    <tr>
      <th>961</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC19</td>
      <td>lui\tx10, %hi(.LC19)</td>
    </tr>
    <tr>
      <th>962</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC19</td>
      <td>add\tx10, x10, %lo(.LC19)</td>
    </tr>
    <tr>
      <th>963</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>964</th>
      <td>mov</td>
      <td>mov\tw0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>965</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 64</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 64 # writeback</td>
    </tr>
    <tr>
      <th>966</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>967</th>
      <td>sub</td>
      <td>sub\tsp, sp, 32</td>
      <td>addi\tsp, sp, -32</td>
    </tr>
    <tr>
      <th>968</th>
      <td>str</td>
      <td>str\tx0, [sp, 8]</td>
      <td>sd\tx10, 8(sp)</td>
    </tr>
    <tr>
      <th>969</th>
      <td>ldr</td>
      <td>ldr\tx0, [sp, 8]</td>
      <td>ld\tx10, 8(sp)</td>
    </tr>
    <tr>
      <th>970</th>
      <td>ldr</td>
      <td>ldr\tw0, [x0]</td>
      <td>lw\tx10, 0(x10)</td>
    </tr>
    <tr>
      <th>971</th>
      <td>str</td>
      <td>str\tw0, [sp, 24]</td>
      <td>sw\tx10, 24(sp)</td>
    </tr>
    <tr>
      <th>972</th>
      <td>ldr</td>
      <td>ldr\tw0, [sp, 24]</td>
      <td>lw\tx10, 24(sp)</td>
    </tr>
    <tr>
      <th>973</th>
      <td>str</td>
      <td>str\tw0, [sp, 28]</td>
      <td>sw\tx10, 28(sp)</td>
    </tr>
    <tr>
      <th>974</th>
      <td>str</td>
      <td>str\twzr, [sp, 20]</td>
      <td>sw\tx0, 20(sp)</td>
    </tr>
    <tr>
      <th>975</th>
      <td>b</td>
      <td>b\t.L2</td>
      <td>j\t.L2</td>
    </tr>
    <tr>
      <th>976</th>
      <td>adrp</td>
      <td>adrp\tx0, atomic_counter</td>
      <td>lui\tx10, %hi(atomic_counter)</td>
    </tr>
    <tr>
      <th>977</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:atomic_counter</td>
      <td>add\tx10, x10, %lo(atomic_counter)</td>
    </tr>
    <tr>
      <th>978</th>
      <td>mov</td>
      <td>mov\tw1, 1</td>
      <td>li\tx11, 1</td>
    </tr>
    <tr>
      <th>979</th>
      <td>ldaddal</td>
      <td>ldaddal\tw1, w1, [x0]</td>
      <td>amoadd.w.aqrl\tx11, x11, (x10)</td>
    </tr>
    <tr>
      <th>980</th>
      <td>ldr</td>
      <td>ldr\tw1, [sp, 24]</td>
      <td>lw\tx11, 24(sp)</td>
    </tr>
    <tr>
      <th>981</th>
      <td>adrp</td>
      <td>adrp\tx0, total_sum</td>
      <td>lui\tx10, %hi(total_sum)</td>
    </tr>
    <tr>
      <th>982</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:total_sum</td>
      <td>add\tx10, x10, %lo(total_sum)</td>
    </tr>
    <tr>
      <th>983</th>
      <td>ldaddal</td>
      <td>ldaddal\tw1, w2, [x0]</td>
      <td>amoadd.w.aqrl\tx12, x11, (x10)</td>
    </tr>
    <tr>
      <th>984</th>
      <td>ldr</td>
      <td>ldr\tw1, [sp, 24]</td>
      <td>lw\tx11, 24(sp)</td>
    </tr>
    <tr>
      <th>985</th>
      <td>adrp</td>
      <td>adrp\tx0, xor_check</td>
      <td>lui\tx10, %hi(xor_check)</td>
    </tr>
    <tr>
      <th>986</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:xor_check</td>
      <td>add\tx10, x10, %lo(xor_check)</td>
    </tr>
    <tr>
      <th>987</th>
      <td>ldeoral</td>
      <td>ldeoral\tw1, w2, [x0]</td>
      <td>amoxor.w.aqrl\tx12, x11, (x10)</td>
    </tr>
    <tr>
      <th>988</th>
      <td>ldr</td>
      <td>ldr\tw1, [sp, 24]</td>
      <td>lw\tx11, 24(sp)</td>
    </tr>
    <tr>
      <th>989</th>
      <td>adrp</td>
      <td>adrp\tx0, or_check</td>
      <td>lui\tx10, %hi(or_check)</td>
    </tr>
    <tr>
      <th>990</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:or_check</td>
      <td>add\tx10, x10, %lo(or_check)</td>
    </tr>
    <tr>
      <th>991</th>
      <td>ldsetal</td>
      <td>ldsetal\tw1, w2, [x0]</td>
      <td>amoor.w.aqrl\tx12, x11, (x10)</td>
    </tr>
    <tr>
      <th>992</th>
      <td>mov</td>
      <td>mov\tw1, 1000</td>
      <td>li\tx11, 1000</td>
    </tr>
    <tr>
      <th>993</th>
      <td>ldr</td>
      <td>ldr\tw0, [sp, 24]</td>
      <td>lw\tx10, 24(sp)</td>
    </tr>
    <tr>
      <th>994</th>
      <td>sub</td>
      <td>sub\tw0, w1, w0</td>
      <td>subw\tx10, x11, x10</td>
    </tr>
    <tr>
      <th>995</th>
      <td>mov</td>
      <td>mov\tw1, w0</td>
      <td>mv\tx11, x10</td>
    </tr>
    <tr>
      <th>996</th>
      <td>adrp</td>
      <td>adrp\tx0, and_check</td>
      <td>lui\tx10, %hi(and_check)</td>
    </tr>
    <tr>
      <th>997</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:and_check</td>
      <td>add\tx10, x10, %lo(and_check)</td>
    </tr>
    <tr>
      <th>998</th>
      <td>mov</td>
      <td>mov\tw2, w1</td>
      <td>mv\tx12, x11</td>
    </tr>
    <tr>
      <th>999</th>
      <td>mvn</td>
      <td>mvn\tw2, w2</td>
      <td>mv\tx12, x12\nnot\tx12, x12</td>
    </tr>
    <tr>
      <th>1000</th>
      <td>ldclral</td>
      <td>ldclral\tw2, w2, [x0]</td>
      <td>not\ts11, x12\namoand.w.aqrl\tx12, s11, (x10)</td>
    </tr>
    <tr>
      <th>1001</th>
      <td>adrp</td>
      <td>adrp\tx0, and_check_2</td>
      <td>lui\tx10, %hi(and_check_2)</td>
    </tr>
    <tr>
      <th>1002</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:and_check_2</td>
      <td>add\tx10, x10, %lo(and_check_2)</td>
    </tr>
    <tr>
      <th>1003</th>
      <td>mov</td>
      <td>mov\tw1, 1000</td>
      <td>li\tx11, 1000</td>
    </tr>
    <tr>
      <th>1004</th>
      <td>mov</td>
      <td>mov\tw2, w1</td>
      <td>mv\tx12, x11</td>
    </tr>
    <tr>
      <th>1005</th>
      <td>mvn</td>
      <td>mvn\tw2, w2</td>
      <td>mv\tx12, x12\nnot\tx12, x12</td>
    </tr>
    <tr>
      <th>1006</th>
      <td>ldclral</td>
      <td>ldclral\tw2, w2, [x0]</td>
      <td>not\ts11, x12\namoand.w.aqrl\tx12, s11, (x10)</td>
    </tr>
    <tr>
      <th>1007</th>
      <td>adrp</td>
      <td>adrp\tx0, min_check</td>
      <td>lui\tx10, %hi(min_check)</td>
    </tr>
    <tr>
      <th>1008</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:min_check</td>
      <td>add\tx10, x10, %lo(min_check)</td>
    </tr>
    <tr>
      <th>1009</th>
      <td>ldr</td>
      <td>ldr\tw1, [sp, 24]</td>
      <td>lw\tx11, 24(sp)</td>
    </tr>
    <tr>
      <th>1010</th>
      <td>ldsminal</td>
      <td>ldsminal x1, x1, [x0]</td>
      <td>amomin.d.aqrl\tx11, x11, (x10)</td>
    </tr>
    <tr>
      <th>1011</th>
      <td>adrp</td>
      <td>adrp\tx0, max_check</td>
      <td>lui\tx10, %hi(max_check)</td>
    </tr>
    <tr>
      <th>1012</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:max_check</td>
      <td>add\tx10, x10, %lo(max_check)</td>
    </tr>
    <tr>
      <th>1013</th>
      <td>ldr</td>
      <td>ldr\tw1, [sp, 24]</td>
      <td>lw\tx11, 24(sp)</td>
    </tr>
    <tr>
      <th>1014</th>
      <td>ldsmaxal</td>
      <td>ldsmaxal x1, x1, [x0]</td>
      <td>amomax.d.aqrl\tx11, x11, (x10)</td>
    </tr>
    <tr>
      <th>1015</th>
      <td>adrp</td>
      <td>adrp\tx0, unsigned_min_check</td>
      <td>lui\tx10, %hi(unsigned_min_check)</td>
    </tr>
    <tr>
      <th>1016</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:unsigned_min_check</td>
      <td>add\tx10, x10, %lo(unsigned_min_check)</td>
    </tr>
    <tr>
      <th>1017</th>
      <td>ldr</td>
      <td>ldr\tw1, [sp, 24]</td>
      <td>lw\tx11, 24(sp)</td>
    </tr>
    <tr>
      <th>1018</th>
      <td>lduminal</td>
      <td>lduminal x1, x1, [x0]</td>
      <td>amominu.d.aqrl\tx11, x11, (x10)</td>
    </tr>
    <tr>
      <th>1019</th>
      <td>adrp</td>
      <td>adrp\tx0, unsigned_max_check</td>
      <td>lui\tx10, %hi(unsigned_max_check)</td>
    </tr>
    <tr>
      <th>1020</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:unsigned_max_check</td>
      <td>add\tx10, x10, %lo(unsigned_max_check)</td>
    </tr>
    <tr>
      <th>1021</th>
      <td>ldr</td>
      <td>ldr\tw1, [sp, 24]</td>
      <td>lw\tx11, 24(sp)</td>
    </tr>
    <tr>
      <th>1022</th>
      <td>ldumaxal</td>
      <td>ldumaxal x1, x1, [x0]</td>
      <td>amomaxu.d.aqrl\tx11, x11, (x10)</td>
    </tr>
    <tr>
      <th>1023</th>
      <td>ldr</td>
      <td>ldr\tw0, [sp, 20]</td>
      <td>lw\tx10, 20(sp)</td>
    </tr>
    <tr>
      <th>1024</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>1025</th>
      <td>str</td>
      <td>str\tw0, [sp, 20]</td>
      <td>sw\tx10, 20(sp)</td>
    </tr>
    <tr>
      <th>1026</th>
      <td>ldr</td>
      <td>ldr\tw0, [sp, 20]</td>
      <td>lw\tx10, 20(sp)</td>
    </tr>
    <tr>
      <th>1027</th>
      <td>cmp</td>
      <td>cmp\tw0, 9</td>
      <td>addi\tx25, x10, -9</td>
    </tr>
    <tr>
      <th>1028</th>
      <td>ble</td>
      <td>ble\t.L3</td>
      <td>ble\tx25, x0, .L3</td>
    </tr>
    <tr>
      <th>1029</th>
      <td>mov</td>
      <td>mov\tx0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>1030</th>
      <td>add</td>
      <td>add\tsp, sp, 32</td>
      <td>addi\tsp, sp, 32</td>
    </tr>
    <tr>
      <th>1031</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>1032</th>
      <td>mov</td>
      <td>mov\tx16, 8048</td>
      <td>li\tx27, 8048</td>
    </tr>
    <tr>
      <th>1033</th>
      <td>sub</td>
      <td>sub\tsp, sp, x16</td>
      <td>sub\tsp, sp, x27</td>
    </tr>
    <tr>
      <th>1034</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp]</td>
      <td>sd\tx8, 0(sp)\nsd\tra, 8(sp)</td>
    </tr>
    <tr>
      <th>1035</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>1036</th>
      <td>adrp</td>
      <td>adrp\tx0, :got:__stack_chk_guard</td>
      <td>lui\tx10, %hi(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>1037</th>
      <td>ldr</td>
      <td>ldr\tx0, [x0, :got_lo12:__stack_chk_guard]</td>
      <td>add\tx10, x10, %lo(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>1038</th>
      <td>ldr</td>
      <td>ldr\tx1, [x0]</td>
      <td>ld\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1039</th>
      <td>str</td>
      <td>str\tx1, [x29, 8040]</td>
      <td>li\ts10, 8040 # synthesis of oversized immediate\nadd\ts10, x26, x8 # converting offset register to add\nsd\tx11, 0(s10)</td>
    </tr>
    <tr>
      <th>1040</th>
      <td>mov</td>
      <td>mov\tx1,0</td>
      <td>li\tx11, 0</td>
    </tr>
    <tr>
      <th>1041</th>
      <td>str</td>
      <td>str\twzr, [x29, 28]</td>
      <td>sw\tx0, 28(x8)</td>
    </tr>
    <tr>
      <th>1042</th>
      <td>b</td>
      <td>b\t.L6</td>
      <td>j\t.L6</td>
    </tr>
    <tr>
      <th>1043</th>
      <td>mov</td>
      <td>mov\tx0, 4</td>
      <td>li\tx10, 4</td>
    </tr>
    <tr>
      <th>1044</th>
      <td>bl</td>
      <td>bl\tmalloc</td>
      <td>call\tmalloc</td>
    </tr>
    <tr>
      <th>1045</th>
      <td>str</td>
      <td>str\tx0, [x29, 32]</td>
      <td>sd\tx10, 32(x8)</td>
    </tr>
    <tr>
      <th>1046</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 32]</td>
      <td>ld\tx10, 32(x8)</td>
    </tr>
    <tr>
      <th>1047</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 28]</td>
      <td>lw\tx11, 28(x8)</td>
    </tr>
    <tr>
      <th>1048</th>
      <td>str</td>
      <td>str\tw1, [x0]</td>
      <td>sw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1049</th>
      <td>add</td>
      <td>add\tx1, x29, 40</td>
      <td>addi\tx11, x8, 40</td>
    </tr>
    <tr>
      <th>1050</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1051</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 3</td>
      <td>slli\tx10, x10, 3</td>
    </tr>
    <tr>
      <th>1052</th>
      <td>add</td>
      <td>add\tx4, x1, x0</td>
      <td>add\tx14, x11, x10</td>
    </tr>
    <tr>
      <th>1053</th>
      <td>adrp</td>
      <td>adrp\tx0, mythread</td>
      <td>lui\tx10, %hi(mythread)</td>
    </tr>
    <tr>
      <th>1054</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:mythread</td>
      <td>add\tx10, x10, %lo(mythread)</td>
    </tr>
    <tr>
      <th>1055</th>
      <td>ldr</td>
      <td>ldr\tx3, [x29, 32]</td>
      <td>ld\tx13, 32(x8)</td>
    </tr>
    <tr>
      <th>1056</th>
      <td>mov</td>
      <td>mov\tx2, x0</td>
      <td>mv\tx12, x10</td>
    </tr>
    <tr>
      <th>1057</th>
      <td>mov</td>
      <td>mov\tx1, 0</td>
      <td>li\tx11, 0</td>
    </tr>
    <tr>
      <th>1058</th>
      <td>mov</td>
      <td>mov\tx0, x4</td>
      <td>mv\tx10, x14</td>
    </tr>
    <tr>
      <th>1059</th>
      <td>bl</td>
      <td>bl\tpthread_create</td>
      <td>call\tpthread_create</td>
    </tr>
    <tr>
      <th>1060</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1061</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>1062</th>
      <td>str</td>
      <td>str\tw0, [x29, 28]</td>
      <td>sw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1063</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1064</th>
      <td>cmp</td>
      <td>cmp\tw0, 999</td>
      <td>addi\tx25, x10, -999</td>
    </tr>
    <tr>
      <th>1065</th>
      <td>ble</td>
      <td>ble\t.L7</td>
      <td>ble\tx25, x0, .L7</td>
    </tr>
    <tr>
      <th>1066</th>
      <td>str</td>
      <td>str\twzr, [x29, 28]</td>
      <td>sw\tx0, 28(x8)</td>
    </tr>
    <tr>
      <th>1067</th>
      <td>b</td>
      <td>b\t.L8</td>
      <td>j\t.L8</td>
    </tr>
    <tr>
      <th>1068</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1069</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 3</td>
      <td>slli\tx10, x10, 3</td>
    </tr>
    <tr>
      <th>1070</th>
      <td>add</td>
      <td>add\tx1, x29, 40</td>
      <td>addi\tx11, x8, 40</td>
    </tr>
    <tr>
      <th>1071</th>
      <td>ldr</td>
      <td>ldr\tx0, [x1, x0]</td>
      <td>add\ts10, x10, x11 # converting offset register to add\nld\tx10, 0(s10)</td>
    </tr>
    <tr>
      <th>1072</th>
      <td>mov</td>
      <td>mov\tx1, 0</td>
      <td>li\tx11, 0</td>
    </tr>
    <tr>
      <th>1073</th>
      <td>bl</td>
      <td>bl\tpthread_join</td>
      <td>call\tpthread_join</td>
    </tr>
    <tr>
      <th>1074</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1075</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>1076</th>
      <td>str</td>
      <td>str\tw0, [x29, 28]</td>
      <td>sw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1077</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1078</th>
      <td>cmp</td>
      <td>cmp\tw0, 999</td>
      <td>addi\tx25, x10, -999</td>
    </tr>
    <tr>
      <th>1079</th>
      <td>ble</td>
      <td>ble\t.L9</td>
      <td>ble\tx25, x0, .L9</td>
    </tr>
    <tr>
      <th>1080</th>
      <td>adrp</td>
      <td>adrp\tx0, atomic_counter</td>
      <td>lui\tx10, %hi(atomic_counter)</td>
    </tr>
    <tr>
      <th>1081</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:atomic_counter</td>
      <td>add\tx10, x10, %lo(atomic_counter)</td>
    </tr>
    <tr>
      <th>1082</th>
      <td>ldr</td>
      <td>ldr\tw1, [x0]</td>
      <td>lw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1083</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC0</td>
      <td>lui\tx10, %hi(.LC0)</td>
    </tr>
    <tr>
      <th>1084</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC0</td>
      <td>add\tx10, x10, %lo(.LC0)</td>
    </tr>
    <tr>
      <th>1085</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1086</th>
      <td>adrp</td>
      <td>adrp\tx0, total_sum</td>
      <td>lui\tx10, %hi(total_sum)</td>
    </tr>
    <tr>
      <th>1087</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:total_sum</td>
      <td>add\tx10, x10, %lo(total_sum)</td>
    </tr>
    <tr>
      <th>1088</th>
      <td>ldr</td>
      <td>ldr\tw1, [x0]</td>
      <td>lw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1089</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC1</td>
      <td>lui\tx10, %hi(.LC1)</td>
    </tr>
    <tr>
      <th>1090</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC1</td>
      <td>add\tx10, x10, %lo(.LC1)</td>
    </tr>
    <tr>
      <th>1091</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1092</th>
      <td>adrp</td>
      <td>adrp\tx0, xor_check</td>
      <td>lui\tx10, %hi(xor_check)</td>
    </tr>
    <tr>
      <th>1093</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:xor_check</td>
      <td>add\tx10, x10, %lo(xor_check)</td>
    </tr>
    <tr>
      <th>1094</th>
      <td>ldr</td>
      <td>ldr\tw1, [x0]</td>
      <td>lw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1095</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC2</td>
      <td>lui\tx10, %hi(.LC2)</td>
    </tr>
    <tr>
      <th>1096</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC2</td>
      <td>add\tx10, x10, %lo(.LC2)</td>
    </tr>
    <tr>
      <th>1097</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1098</th>
      <td>adrp</td>
      <td>adrp\tx0, or_check</td>
      <td>lui\tx10, %hi(or_check)</td>
    </tr>
    <tr>
      <th>1099</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:or_check</td>
      <td>add\tx10, x10, %lo(or_check)</td>
    </tr>
    <tr>
      <th>1100</th>
      <td>ldr</td>
      <td>ldr\tw1, [x0]</td>
      <td>lw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1101</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC3</td>
      <td>lui\tx10, %hi(.LC3)</td>
    </tr>
    <tr>
      <th>1102</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC3</td>
      <td>add\tx10, x10, %lo(.LC3)</td>
    </tr>
    <tr>
      <th>1103</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1104</th>
      <td>adrp</td>
      <td>adrp\tx0, and_check</td>
      <td>lui\tx10, %hi(and_check)</td>
    </tr>
    <tr>
      <th>1105</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:and_check</td>
      <td>add\tx10, x10, %lo(and_check)</td>
    </tr>
    <tr>
      <th>1106</th>
      <td>ldr</td>
      <td>ldr\tw1, [x0]</td>
      <td>lw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1107</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC4</td>
      <td>lui\tx10, %hi(.LC4)</td>
    </tr>
    <tr>
      <th>1108</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC4</td>
      <td>add\tx10, x10, %lo(.LC4)</td>
    </tr>
    <tr>
      <th>1109</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1110</th>
      <td>adrp</td>
      <td>adrp\tx0, and_check_2</td>
      <td>lui\tx10, %hi(and_check_2)</td>
    </tr>
    <tr>
      <th>1111</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:and_check_2</td>
      <td>add\tx10, x10, %lo(and_check_2)</td>
    </tr>
    <tr>
      <th>1112</th>
      <td>ldr</td>
      <td>ldr\tw1, [x0]</td>
      <td>lw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1113</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC5</td>
      <td>lui\tx10, %hi(.LC5)</td>
    </tr>
    <tr>
      <th>1114</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC5</td>
      <td>add\tx10, x10, %lo(.LC5)</td>
    </tr>
    <tr>
      <th>1115</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1116</th>
      <td>adrp</td>
      <td>adrp\tx0, min_check</td>
      <td>lui\tx10, %hi(min_check)</td>
    </tr>
    <tr>
      <th>1117</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:min_check</td>
      <td>add\tx10, x10, %lo(min_check)</td>
    </tr>
    <tr>
      <th>1118</th>
      <td>ldr</td>
      <td>ldr\tx1, [x0]</td>
      <td>ld\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1119</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC6</td>
      <td>lui\tx10, %hi(.LC6)</td>
    </tr>
    <tr>
      <th>1120</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC6</td>
      <td>add\tx10, x10, %lo(.LC6)</td>
    </tr>
    <tr>
      <th>1121</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1122</th>
      <td>adrp</td>
      <td>adrp\tx0, max_check</td>
      <td>lui\tx10, %hi(max_check)</td>
    </tr>
    <tr>
      <th>1123</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:max_check</td>
      <td>add\tx10, x10, %lo(max_check)</td>
    </tr>
    <tr>
      <th>1124</th>
      <td>ldr</td>
      <td>ldr\tx1, [x0]</td>
      <td>ld\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1125</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC7</td>
      <td>lui\tx10, %hi(.LC7)</td>
    </tr>
    <tr>
      <th>1126</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC7</td>
      <td>add\tx10, x10, %lo(.LC7)</td>
    </tr>
    <tr>
      <th>1127</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1128</th>
      <td>adrp</td>
      <td>adrp\tx0, unsigned_min_check</td>
      <td>lui\tx10, %hi(unsigned_min_check)</td>
    </tr>
    <tr>
      <th>1129</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:unsigned_min_check</td>
      <td>add\tx10, x10, %lo(unsigned_min_check)</td>
    </tr>
    <tr>
      <th>1130</th>
      <td>ldr</td>
      <td>ldr\tx1, [x0]</td>
      <td>ld\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1131</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC8</td>
      <td>lui\tx10, %hi(.LC8)</td>
    </tr>
    <tr>
      <th>1132</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC8</td>
      <td>add\tx10, x10, %lo(.LC8)</td>
    </tr>
    <tr>
      <th>1133</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1134</th>
      <td>adrp</td>
      <td>adrp\tx0, unsigned_max_check</td>
      <td>lui\tx10, %hi(unsigned_max_check)</td>
    </tr>
    <tr>
      <th>1135</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:unsigned_max_check</td>
      <td>add\tx10, x10, %lo(unsigned_max_check)</td>
    </tr>
    <tr>
      <th>1136</th>
      <td>ldr</td>
      <td>ldr\tx1, [x0]</td>
      <td>ld\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1137</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC9</td>
      <td>lui\tx10, %hi(.LC9)</td>
    </tr>
    <tr>
      <th>1138</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC9</td>
      <td>add\tx10, x10, %lo(.LC9)</td>
    </tr>
    <tr>
      <th>1139</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1140</th>
      <td>mov</td>
      <td>mov\tw0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>1141</th>
      <td>adrp</td>
      <td>adrp\tx1, :got:__stack_chk_guard</td>
      <td>lui\tx11, %hi(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>1142</th>
      <td>ldr</td>
      <td>ldr\tx1, [x1, :got_lo12:__stack_chk_guard]</td>
      <td>add\tx11, x11, %lo(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>1143</th>
      <td>ldr</td>
      <td>ldr\tx2, [x29, 8040]</td>
      <td>li\ts10, 8040 # synthesis of oversized immediate\nadd\ts10, x26, x8 # converting offset register to add\nld\tx12, 0(s10)</td>
    </tr>
    <tr>
      <th>1144</th>
      <td>ldr</td>
      <td>ldr\tx1, [x1]</td>
      <td>ld\tx11, 0(x11)</td>
    </tr>
    <tr>
      <th>1145</th>
      <td>eor</td>
      <td>eor\tx1, x2, x1</td>
      <td>xor\tx11, x12, x11</td>
    </tr>
    <tr>
      <th>1146</th>
      <td>cmp</td>
      <td>cmp\tx1, 0</td>
      <td>addi\tx25, x11, 0</td>
    </tr>
    <tr>
      <th>1147</th>
      <td>beq</td>
      <td>beq\t.L11</td>
      <td>beq\tx25, x0, .L11</td>
    </tr>
    <tr>
      <th>1148</th>
      <td>bl</td>
      <td>bl\t__stack_chk_fail</td>
      <td>call\t__stack_chk_fail</td>
    </tr>
    <tr>
      <th>1149</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp]</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)</td>
    </tr>
    <tr>
      <th>1150</th>
      <td>mov</td>
      <td>mov\tx16, 8048</td>
      <td>li\tx27, 8048</td>
    </tr>
    <tr>
      <th>1151</th>
      <td>add</td>
      <td>add\tsp, sp, x16</td>
      <td>add\tsp, sp, x27</td>
    </tr>
    <tr>
      <th>1152</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>1153</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -48]!</td>
      <td>sd\tx8, -48(sp)\nsd\tra, -40(sp)\naddi\tsp, sp, -48 # writeback</td>
    </tr>
    <tr>
      <th>1154</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>1155</th>
      <td>str</td>
      <td>str\tw0, [x29, 28]</td>
      <td>sw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1156</th>
      <td>adrp</td>
      <td>adrp\tx0, current_thread_index</td>
      <td>lui\tx10, %hi(current_thread_index)</td>
    </tr>
    <tr>
      <th>1157</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:current_thread_index</td>
      <td>add\tx10, x10, %lo(current_thread_index)</td>
    </tr>
    <tr>
      <th>1158</th>
      <td>ldar</td>
      <td>ldar\tw0, [x0]</td>
      <td>lw\tx10, 0(x10)\nfence\tiorw,iorw # making implicit fence semantics explicit</td>
    </tr>
    <tr>
      <th>1159</th>
      <td>str</td>
      <td>str\tw0, [x29, 44]</td>
      <td>sw\tx10, 44(x8)</td>
    </tr>
    <tr>
      <th>1160</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 44]</td>
      <td>lw\tx11, 44(x8)</td>
    </tr>
    <tr>
      <th>1161</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1162</th>
      <td>cmp</td>
      <td>cmp\tw1, w0</td>
      <td>sub\tx25, x11, x10</td>
    </tr>
    <tr>
      <th>1163</th>
      <td>beq</td>
      <td>beq\t.L6</td>
      <td>beq\tx25, x0, .L6</td>
    </tr>
    <tr>
      <th>1164</th>
      <td>adrp</td>
      <td>adrp\tx0, ts</td>
      <td>lui\tx10, %hi(ts)</td>
    </tr>
    <tr>
      <th>1165</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:ts</td>
      <td>add\tx10, x10, %lo(ts)</td>
    </tr>
    <tr>
      <th>1166</th>
      <td>mov</td>
      <td>mov\tx1, 0</td>
      <td>li\tx11, 0</td>
    </tr>
    <tr>
      <th>1167</th>
      <td>bl</td>
      <td>bl\tnanosleep</td>
      <td>call\tnanosleep</td>
    </tr>
    <tr>
      <th>1168</th>
      <td>b</td>
      <td>b\t.L4</td>
      <td>j\t.L4</td>
    </tr>
    <tr>
      <th>1169</th>
      <td>nop</td>
      <td>nop</td>
      <td>nop</td>
    </tr>
    <tr>
      <th>1170</th>
      <td>nop</td>
      <td>nop</td>
      <td>nop</td>
    </tr>
    <tr>
      <th>1171</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 48</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 48 # writeback</td>
    </tr>
    <tr>
      <th>1172</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>1173</th>
      <td>sub</td>
      <td>sub\tsp, sp, 16</td>
      <td>addi\tsp, sp, -16</td>
    </tr>
    <tr>
      <th>1174</th>
      <td>str</td>
      <td>str\tw0, [sp, 12]</td>
      <td>sw\tx10, 12(sp)</td>
    </tr>
    <tr>
      <th>1175</th>
      <td>ldr</td>
      <td>ldr\tw1, [sp, 12]</td>
      <td>lw\tx11, 12(sp)</td>
    </tr>
    <tr>
      <th>1176</th>
      <td>adrp</td>
      <td>adrp\tx0, current_thread_index</td>
      <td>lui\tx10, %hi(current_thread_index)</td>
    </tr>
    <tr>
      <th>1177</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:current_thread_index</td>
      <td>add\tx10, x10, %lo(current_thread_index)</td>
    </tr>
    <tr>
      <th>1178</th>
      <td>stlr</td>
      <td>stlr\tw1, [x0]</td>
      <td>fence\tiorw,iorw  # making implicit fence semantics explicit\nsw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1179</th>
      <td>nop</td>
      <td>nop</td>
      <td>nop</td>
    </tr>
    <tr>
      <th>1180</th>
      <td>add</td>
      <td>add\tsp, sp, 16</td>
      <td>addi\tsp, sp, 16</td>
    </tr>
    <tr>
      <th>1181</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>1182</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp, -48]!</td>
      <td>sd\tx8, -48(sp)\nsd\tra, -40(sp)\naddi\tsp, sp, -48 # writeback</td>
    </tr>
    <tr>
      <th>1183</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>1184</th>
      <td>str</td>
      <td>str\tx0, [x29, 24]</td>
      <td>sd\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>1185</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 24]</td>
      <td>ld\tx10, 24(x8)</td>
    </tr>
    <tr>
      <th>1186</th>
      <td>ldr</td>
      <td>ldr\tw0, [x0]</td>
      <td>lw\tx10, 0(x10)</td>
    </tr>
    <tr>
      <th>1187</th>
      <td>str</td>
      <td>str\tw0, [x29, 40]</td>
      <td>sw\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>1188</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 40]</td>
      <td>lw\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>1189</th>
      <td>str</td>
      <td>str\tw0, [x29, 44]</td>
      <td>sw\tx10, 44(x8)</td>
    </tr>
    <tr>
      <th>1190</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 40]</td>
      <td>lw\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>1191</th>
      <td>bl</td>
      <td>bl\tacquire_lock</td>
      <td>call\tacquire_lock</td>
    </tr>
    <tr>
      <th>1192</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC0</td>
      <td>lui\tx10, %hi(.LC0)</td>
    </tr>
    <tr>
      <th>1193</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC0</td>
      <td>add\tx10, x10, %lo(.LC0)</td>
    </tr>
    <tr>
      <th>1194</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 40]</td>
      <td>lw\tx11, 40(x8)</td>
    </tr>
    <tr>
      <th>1195</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1196</th>
      <td>str</td>
      <td>str\twzr, [x29, 36]</td>
      <td>sw\tx0, 36(x8)</td>
    </tr>
    <tr>
      <th>1197</th>
      <td>b</td>
      <td>b\t.L9</td>
      <td>j\t.L9</td>
    </tr>
    <tr>
      <th>1198</th>
      <td>adrp</td>
      <td>adrp\tx0, non_atomic_counter</td>
      <td>lui\tx10, %hi(non_atomic_counter)</td>
    </tr>
    <tr>
      <th>1199</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:non_atomic_counter</td>
      <td>add\tx10, x10, %lo(non_atomic_counter)</td>
    </tr>
    <tr>
      <th>1200</th>
      <td>ldr</td>
      <td>ldr\tw0, [x0]</td>
      <td>lw\tx10, 0(x10)</td>
    </tr>
    <tr>
      <th>1201</th>
      <td>add</td>
      <td>add\tw1, w0, 1</td>
      <td>addiw\tx11, x10, 1</td>
    </tr>
    <tr>
      <th>1202</th>
      <td>adrp</td>
      <td>adrp\tx0, non_atomic_counter</td>
      <td>lui\tx10, %hi(non_atomic_counter)</td>
    </tr>
    <tr>
      <th>1203</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:non_atomic_counter</td>
      <td>add\tx10, x10, %lo(non_atomic_counter)</td>
    </tr>
    <tr>
      <th>1204</th>
      <td>str</td>
      <td>str\tw1, [x0]</td>
      <td>sw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1205</th>
      <td>adrp</td>
      <td>adrp\tx0, atomic_counter</td>
      <td>lui\tx10, %hi(atomic_counter)</td>
    </tr>
    <tr>
      <th>1206</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:atomic_counter</td>
      <td>add\tx10, x10, %lo(atomic_counter)</td>
    </tr>
    <tr>
      <th>1207</th>
      <td>mov</td>
      <td>mov\tw1, 1</td>
      <td>li\tx11, 1</td>
    </tr>
    <tr>
      <th>1208</th>
      <td>ldaddal</td>
      <td>ldaddal\tw1, w1, [x0]</td>
      <td>amoadd.w.aqrl\tx11, x11, (x10)</td>
    </tr>
    <tr>
      <th>1209</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 36]</td>
      <td>lw\tx10, 36(x8)</td>
    </tr>
    <tr>
      <th>1210</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>1211</th>
      <td>str</td>
      <td>str\tw0, [x29, 36]</td>
      <td>sw\tx10, 36(x8)</td>
    </tr>
    <tr>
      <th>1212</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 36]</td>
      <td>lw\tx10, 36(x8)</td>
    </tr>
    <tr>
      <th>1213</th>
      <td>cmp</td>
      <td>cmp\tw0, 999</td>
      <td>addi\tx25, x10, -999</td>
    </tr>
    <tr>
      <th>1214</th>
      <td>ble</td>
      <td>ble\t.L10</td>
      <td>ble\tx25, x0, .L10</td>
    </tr>
    <tr>
      <th>1215</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 40]</td>
      <td>lw\tx10, 40(x8)</td>
    </tr>
    <tr>
      <th>1216</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>1217</th>
      <td>bl</td>
      <td>bl\trelease_lock</td>
      <td>call\trelease_lock</td>
    </tr>
    <tr>
      <th>1218</th>
      <td>mov</td>
      <td>mov\tx0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>1219</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp], 48</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)\naddi\tsp, sp, 48 # writeback</td>
    </tr>
    <tr>
      <th>1220</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
    <tr>
      <th>1221</th>
      <td>mov</td>
      <td>mov\tx16, 8048</td>
      <td>li\tx27, 8048</td>
    </tr>
    <tr>
      <th>1222</th>
      <td>sub</td>
      <td>sub\tsp, sp, x16</td>
      <td>sub\tsp, sp, x27</td>
    </tr>
    <tr>
      <th>1223</th>
      <td>stp</td>
      <td>stp\tx29, x30, [sp]</td>
      <td>sd\tx8, 0(sp)\nsd\tra, 8(sp)</td>
    </tr>
    <tr>
      <th>1224</th>
      <td>add</td>
      <td>add\tx29, sp, 0</td>
      <td>addi\tx8, sp, 0</td>
    </tr>
    <tr>
      <th>1225</th>
      <td>adrp</td>
      <td>adrp\tx0, :got:__stack_chk_guard</td>
      <td>lui\tx10, %hi(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>1226</th>
      <td>ldr</td>
      <td>ldr\tx0, [x0, :got_lo12:__stack_chk_guard]</td>
      <td>add\tx10, x10, %lo(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>1227</th>
      <td>ldr</td>
      <td>ldr\tx1, [x0]</td>
      <td>ld\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1228</th>
      <td>str</td>
      <td>str\tx1, [x29, 8040]</td>
      <td>li\ts10, 8040 # synthesis of oversized immediate\nadd\ts10, x26, x8 # converting offset register to add\nsd\tx11, 0(s10)</td>
    </tr>
    <tr>
      <th>1229</th>
      <td>mov</td>
      <td>mov\tx1,0</td>
      <td>li\tx11, 0</td>
    </tr>
    <tr>
      <th>1230</th>
      <td>str</td>
      <td>str\twzr, [x29, 28]</td>
      <td>sw\tx0, 28(x8)</td>
    </tr>
    <tr>
      <th>1231</th>
      <td>b</td>
      <td>b\t.L13</td>
      <td>j\t.L13</td>
    </tr>
    <tr>
      <th>1232</th>
      <td>mov</td>
      <td>mov\tx0, 4</td>
      <td>li\tx10, 4</td>
    </tr>
    <tr>
      <th>1233</th>
      <td>bl</td>
      <td>bl\tmalloc</td>
      <td>call\tmalloc</td>
    </tr>
    <tr>
      <th>1234</th>
      <td>str</td>
      <td>str\tx0, [x29, 32]</td>
      <td>sd\tx10, 32(x8)</td>
    </tr>
    <tr>
      <th>1235</th>
      <td>ldr</td>
      <td>ldr\tx0, [x29, 32]</td>
      <td>ld\tx10, 32(x8)</td>
    </tr>
    <tr>
      <th>1236</th>
      <td>ldr</td>
      <td>ldr\tw1, [x29, 28]</td>
      <td>lw\tx11, 28(x8)</td>
    </tr>
    <tr>
      <th>1237</th>
      <td>str</td>
      <td>str\tw1, [x0]</td>
      <td>sw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1238</th>
      <td>add</td>
      <td>add\tx1, x29, 40</td>
      <td>addi\tx11, x8, 40</td>
    </tr>
    <tr>
      <th>1239</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1240</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 3</td>
      <td>slli\tx10, x10, 3</td>
    </tr>
    <tr>
      <th>1241</th>
      <td>add</td>
      <td>add\tx4, x1, x0</td>
      <td>add\tx14, x11, x10</td>
    </tr>
    <tr>
      <th>1242</th>
      <td>adrp</td>
      <td>adrp\tx0, mythread</td>
      <td>lui\tx10, %hi(mythread)</td>
    </tr>
    <tr>
      <th>1243</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:mythread</td>
      <td>add\tx10, x10, %lo(mythread)</td>
    </tr>
    <tr>
      <th>1244</th>
      <td>ldr</td>
      <td>ldr\tx3, [x29, 32]</td>
      <td>ld\tx13, 32(x8)</td>
    </tr>
    <tr>
      <th>1245</th>
      <td>mov</td>
      <td>mov\tx2, x0</td>
      <td>mv\tx12, x10</td>
    </tr>
    <tr>
      <th>1246</th>
      <td>mov</td>
      <td>mov\tx1, 0</td>
      <td>li\tx11, 0</td>
    </tr>
    <tr>
      <th>1247</th>
      <td>mov</td>
      <td>mov\tx0, x4</td>
      <td>mv\tx10, x14</td>
    </tr>
    <tr>
      <th>1248</th>
      <td>bl</td>
      <td>bl\tpthread_create</td>
      <td>call\tpthread_create</td>
    </tr>
    <tr>
      <th>1249</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1250</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>1251</th>
      <td>str</td>
      <td>str\tw0, [x29, 28]</td>
      <td>sw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1252</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1253</th>
      <td>cmp</td>
      <td>cmp\tw0, 999</td>
      <td>addi\tx25, x10, -999</td>
    </tr>
    <tr>
      <th>1254</th>
      <td>ble</td>
      <td>ble\t.L14</td>
      <td>ble\tx25, x0, .L14</td>
    </tr>
    <tr>
      <th>1255</th>
      <td>str</td>
      <td>str\twzr, [x29, 28]</td>
      <td>sw\tx0, 28(x8)</td>
    </tr>
    <tr>
      <th>1256</th>
      <td>b</td>
      <td>b\t.L15</td>
      <td>j\t.L15</td>
    </tr>
    <tr>
      <th>1257</th>
      <td>ldrsw</td>
      <td>ldrsw\tx0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1258</th>
      <td>lsl</td>
      <td>lsl\tx0, x0, 3</td>
      <td>slli\tx10, x10, 3</td>
    </tr>
    <tr>
      <th>1259</th>
      <td>add</td>
      <td>add\tx1, x29, 40</td>
      <td>addi\tx11, x8, 40</td>
    </tr>
    <tr>
      <th>1260</th>
      <td>ldr</td>
      <td>ldr\tx0, [x1, x0]</td>
      <td>add\ts10, x10, x11 # converting offset register to add\nld\tx10, 0(s10)</td>
    </tr>
    <tr>
      <th>1261</th>
      <td>mov</td>
      <td>mov\tx1, 0</td>
      <td>li\tx11, 0</td>
    </tr>
    <tr>
      <th>1262</th>
      <td>bl</td>
      <td>bl\tpthread_join</td>
      <td>call\tpthread_join</td>
    </tr>
    <tr>
      <th>1263</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1264</th>
      <td>add</td>
      <td>add\tw0, w0, 1</td>
      <td>addiw\tx10, x10, 1</td>
    </tr>
    <tr>
      <th>1265</th>
      <td>str</td>
      <td>str\tw0, [x29, 28]</td>
      <td>sw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1266</th>
      <td>ldr</td>
      <td>ldr\tw0, [x29, 28]</td>
      <td>lw\tx10, 28(x8)</td>
    </tr>
    <tr>
      <th>1267</th>
      <td>cmp</td>
      <td>cmp\tw0, 999</td>
      <td>addi\tx25, x10, -999</td>
    </tr>
    <tr>
      <th>1268</th>
      <td>ble</td>
      <td>ble\t.L16</td>
      <td>ble\tx25, x0, .L16</td>
    </tr>
    <tr>
      <th>1269</th>
      <td>adrp</td>
      <td>adrp\tx0, atomic_counter</td>
      <td>lui\tx10, %hi(atomic_counter)</td>
    </tr>
    <tr>
      <th>1270</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:atomic_counter</td>
      <td>add\tx10, x10, %lo(atomic_counter)</td>
    </tr>
    <tr>
      <th>1271</th>
      <td>ldr</td>
      <td>ldr\tw1, [x0]</td>
      <td>lw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1272</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC1</td>
      <td>lui\tx10, %hi(.LC1)</td>
    </tr>
    <tr>
      <th>1273</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC1</td>
      <td>add\tx10, x10, %lo(.LC1)</td>
    </tr>
    <tr>
      <th>1274</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1275</th>
      <td>adrp</td>
      <td>adrp\tx0, non_atomic_counter</td>
      <td>lui\tx10, %hi(non_atomic_counter)</td>
    </tr>
    <tr>
      <th>1276</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:non_atomic_counter</td>
      <td>add\tx10, x10, %lo(non_atomic_counter)</td>
    </tr>
    <tr>
      <th>1277</th>
      <td>ldr</td>
      <td>ldr\tw1, [x0]</td>
      <td>lw\tx11, 0(x10)</td>
    </tr>
    <tr>
      <th>1278</th>
      <td>adrp</td>
      <td>adrp\tx0, .LC2</td>
      <td>lui\tx10, %hi(.LC2)</td>
    </tr>
    <tr>
      <th>1279</th>
      <td>add</td>
      <td>add\tx0, x0, :lo12:.LC2</td>
      <td>add\tx10, x10, %lo(.LC2)</td>
    </tr>
    <tr>
      <th>1280</th>
      <td>bl</td>
      <td>bl\tprintf</td>
      <td>call\tprintf</td>
    </tr>
    <tr>
      <th>1281</th>
      <td>mov</td>
      <td>mov\tw0, 0</td>
      <td>li\tx10, 0</td>
    </tr>
    <tr>
      <th>1282</th>
      <td>adrp</td>
      <td>adrp\tx1, :got:__stack_chk_guard</td>
      <td>lui\tx11, %hi(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>1283</th>
      <td>ldr</td>
      <td>ldr\tx1, [x1, :got_lo12:__stack_chk_guard]</td>
      <td>add\tx11, x11, %lo(__stack_chk_guard)</td>
    </tr>
    <tr>
      <th>1284</th>
      <td>ldr</td>
      <td>ldr\tx2, [x29, 8040]</td>
      <td>li\ts10, 8040 # synthesis of oversized immediate\nadd\ts10, x26, x8 # converting offset register to add\nld\tx12, 0(s10)</td>
    </tr>
    <tr>
      <th>1285</th>
      <td>ldr</td>
      <td>ldr\tx1, [x1]</td>
      <td>ld\tx11, 0(x11)</td>
    </tr>
    <tr>
      <th>1286</th>
      <td>eor</td>
      <td>eor\tx1, x2, x1</td>
      <td>xor\tx11, x12, x11</td>
    </tr>
    <tr>
      <th>1287</th>
      <td>cmp</td>
      <td>cmp\tx1, 0</td>
      <td>addi\tx25, x11, 0</td>
    </tr>
    <tr>
      <th>1288</th>
      <td>beq</td>
      <td>beq\t.L18</td>
      <td>beq\tx25, x0, .L18</td>
    </tr>
    <tr>
      <th>1289</th>
      <td>bl</td>
      <td>bl\t__stack_chk_fail</td>
      <td>call\t__stack_chk_fail</td>
    </tr>
    <tr>
      <th>1290</th>
      <td>ldp</td>
      <td>ldp\tx29, x30, [sp]</td>
      <td>ld\tx8, 0(sp)\nld\tra, 8(sp)</td>
    </tr>
    <tr>
      <th>1291</th>
      <td>mov</td>
      <td>mov\tx16, 8048</td>
      <td>li\tx27, 8048</td>
    </tr>
    <tr>
      <th>1292</th>
      <td>add</td>
      <td>add\tsp, sp, x16</td>
      <td>add\tsp, sp, x27</td>
    </tr>
    <tr>
      <th>1293</th>
      <td>ret</td>
      <td>ret</td>
      <td>ret</td>
    </tr>
  </tbody>
</table>