---
# Generated by https://github.com/adamgreig/zynq7000-qspi-flash-algorithm
name: Zynq 7000 Series
manufacturer:
  id: 0xC9
  cc: 0x0
variants:
- name: X7Z
  cores:
    - name: core0
      type: armv7a
      core_access_options: !Arm
        # There are three APs:
        # 0: MEM-AP that masters the main memory bus, can access all memory
        #    without CPU intervention, but is not on the CPU debug bus.
        #    Debug component access is via global memory-mapped address.
        # 1: MEM-AP on the APB-AP debug bus. Can only access debug peripherals.
        #    Uses a different address to access debug components,
        #    so the debug_base below is not the 0xF8890000 you might expect
        #    from the reference manual.
        # 2: JTAG-AP only used to drive SRST from debug.
        ap: !v1 1
        debug_base: 0x80090000
        cti_base: 0x80098000
        jtag_tap: 1
    - name: core1
      type: armv7a
      core_access_options: !Arm
        ap: !v1 1
        debug_base: 0x80092000
        cti_base: 0x80099000
        jtag_tap: 1
  jtag:
    scan_chain:
      - name: PL
        ir_len: 6
      - name: PS
        ir_len: 4
  rtt_scan_ranges:
    # Only try and scan the lower 192kB of OCM, don't look in DDR.
    - start: 0x00000000
      end: 0x00030000
  memory_map:
    # The default BootROM setup maps the first 192kB of OCM to the lower
    # address ranges and the final 64kB to the higher address range.
    - !Ram
      name: OCM
      range:
        start: 0x00000000
        end: 0x00030000
      cores:
        - core0
        - core1
    - !Ram
      name: DDR
      range:
        start: 0x00100000
        end: 0x3fffffff
      cores:
        - core0
        - core1
    - !Nvm
      name: QSPI
      range:
        start: 0xfc000000
        end: 0xfcffffff
      cores:
        - core0
        - core1
  flash_algorithms:
    - zynq7000-qspi-flash-algorithm
flash_algorithms:
  - name: zynq7000-qspi-flash-algorithm
    description: Flash algorithm for generic QSPI x1 external flash setup
    cores:
      - core0
    default: true
    instructions: ""
    pc_init: 0x0
    pc_uninit: 0x0
    pc_program_page: 0x0
    pc_erase_sector: 0x0
    pc_erase_all: 0x0
    data_section_offset: 0x0
    flash_properties:
      address_range:
        start: 0x0
        end: 0x0
      page_size: 0x0
      erased_byte_value: 0x0
      program_page_timeout: 0x0
      erase_sector_timeout: 0x0
      sectors:
        - size: 0x0
          address: 0x0
