/* Config */
{   "name": "example_cmos_d5", 

    "arch_unit":{ /* microarchitecture & temperature & technology */
        "QIM": {"uarch": "none", "temp_tech": "300K_none_"},
        "QID": {"uarch": "baseline", "temp_tech": "300K_CMOS_"},
        "PDU": {"uarch": "baseline", "temp_tech": "300K_CMOS_"},
        "PIU": {"uarch": "baseline", "temp_tech": "300K_CMOS_"},
        "PSU": {"uarch": "baseline", "temp_tech": "300K_CMOS_"},
        "TCU": {"uarch": "baseline", "temp_tech": "300K_CMOS_"},
        "QXU": {"uarch": "none",     "temp_tech": "4K_none_"},
        "EDU": {"uarch": "fast", "temp_tech": "300K_CMOS_"},
        "PFU": {"uarch": "baseline", "temp_tech": "300K_CMOS_"},
        "LMU": {"uarch": "baseline", "temp_tech": "300K_CMOS_"}
    },

    "qubit_plane":{
        "code_dist": 5, 
        "block_type": "Distillation", /* Distillation or FastData or Single*/
        "physical_error_rate": 0.0005
    },

    "scale_constraint":{
        "gate_latency":{ 
            "sqgate_ns": 14,  /* ns */
            "tqgate_ns": 26,  /* ns */
            "meas_ns": 600     /* ns */
        },
        "4K_power_budget": 1500, /* mW */
        "digital_cable_heat": 3.1 /* mW per Gbps */
    }
}
