# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.03
# platform  : Linux 4.18.0-513.24.1.el8_9.x86_64
# version   : 2024.03 FCS 64 bits
# build date: 2024.03.27 15:42:27 UTC
# ----------------------------------------
# started   : 2024-05-22 13:13:43 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 14277
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:46769' '-nowindow' '-style' 'windows' '-data' 'AAABHHicdY5NCsIwEIW/KBZx4dojiKAn6LrbKoLbIv5LaUpsFdzoUb1JfBUrZOEbMpn5Zl6IAeKH956PuneliJRE8ZN5fYvYEKrpOyFZPIMbeq25XYl0hkwpsGQcqDmJTETW5ArLTbzW/KJcKiyOih1b8ZSltvva3mtyVT3WX+esNHMilXLGUW8V2s/lcsxEN6phIF8pYjmrG/11NHoDF6Aj+A==' '-proj' '/data/vpulav2/Work/Jasper/rptr_handler/rptr_handler/sessionLogs/session_0' '-init' '-hidden' '/data/vpulav2/Work/Jasper/rptr_handler/rptr_handler/.tmp/.initCmds.tcl' 'FPV_rptr_handler.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper/rptr_handler/rptr_handler/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/rptr_handler.v
[-- (VERI-1482)] Analyzing Verilog file './/rptr_handler.v'
[INFO (VERI-2561)] .//rptr_handler.v(13): undeclared symbol 'rempty', assumed default net type 'wire'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property.sva'
% 
% # Elaborate design and properties
% elaborate -top rptr_handler
INFO (ISW003): Top module name is "rptr_handler".
[INFO (HIER-8002)] .//rptr_handler.v(30): Disabling old hierarchical reference handler
[WARN (VERI-1927)] .//bindings.sva(12): port 'rempty' remains unconnected for this instance
[INFO (VERI-1018)] .//property.sva(1): compiling module 'i_rptr_handler'
[INFO (VERI-1018)] .//rptr_handler.v(1): compiling module 'rptr_handler'
[WARN (VERI-8028)] .//bindings.sva(2): missing/open ports on instance v_rptr_handler of module i_rptr_handler
[WARN (VDB-1013)] .//bindings.sva(12): input port 'rempty' is not connected on this instance
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
rptr_handler
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock rclk
[<embedded>] % reset rrst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rrst_n".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "rptr_handler"]
---------------------------
# Flops:         3 (1085) (1076 property flop bits)
# Latches:       0 (0)
# Gates:         5753 (50162)
# Nets:          5788
# Ports:         7
# RTL Lines:     293
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  252
# Embedded Covers:      252
1085
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 504 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 9 design flops, 0 of 0 design latches, 1580 of 1580 internal elements.
WARNING (WRS031): 9 of 9 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_65" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_70" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_71" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_77" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_79" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_82" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_86" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_93" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_145" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_145:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_166" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_166:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_185" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_185:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 14 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_2" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_3" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_4" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_4:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_5" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_6" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_7" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_8" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_9" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_10" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_11" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_12" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_12:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_13" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_14" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_15" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_16" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_17" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_18" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_19" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_20" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_21" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_22" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_22:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_23" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_24" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_25" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_26" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_26:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_27" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_28" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_29" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_30" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_31" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_32" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_33" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_34" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_35" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_36" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_37" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_38" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_39" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_40" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_41" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_42" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_43" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_44" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_45" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_46" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_47" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_48" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_49" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_50" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_51" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_52" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_53" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_54" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_55" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_57" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_58" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_59" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_60" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_61" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_62" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_63" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_64" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_66" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_67" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_68" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_69" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_73" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_74" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_75" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_76" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_81" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_88" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_89" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_90" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_91" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_95" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_126" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_127" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_128" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_129" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_130" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_131" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_132" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_133" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_134" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_136" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_136:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_146" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_146:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_147" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_147:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_148" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_148:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_162" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_162:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_163" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_163:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_164" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_164:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_165" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_165:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_167" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_167:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_168" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_168:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_169" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_169:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_174" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_174:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_175" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_175:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_176" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_176:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_177" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_177:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_178" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_178:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_179" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_179:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_182" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_182:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_183" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_183:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_184" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_184:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_186" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_186:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_187" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_187:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_188" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_188:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_189" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_189:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_205" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_209" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_209:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_210" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_210:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_214" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_214:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_215" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_215:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_216" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_216:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_217" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_217:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_218" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_218:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_219" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_219:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_227" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_227:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_228" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_228:precondition1" was proven unreachable in 0.00 s.
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_233" was proven in 0.00 s.
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_234" was proven in 0.00 s.
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_235" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_236" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_237" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_238" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_239" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_240" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_241" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_242" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_243" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_244" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_245" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_245:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_246" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_246:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_247" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_247:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_248" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_248:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_249" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_249:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_250" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_250:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_251" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_251:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_252" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_252:precondition1" was proven unreachable in 0.00 s.
0: Found proofs for 187 properties in preprocessing
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.0.N: Clocks that will never have a posedge: empty [vTrue], 
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_34:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_35:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_36:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_37:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_47:precondition1" was covered in 2 cycles in 0.00 s.
0.0.PRE: A trace with 3 cycles was found. [0.03 s]
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_48:precondition1" was covered in 3 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [0.03 s]
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_49:precondition1" was covered in 5 cycles in 0.00 s.
0.0.PRE: A trace with 4 cycles was found. [0.04 s]
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_50:precondition1" was covered in 4 cycles in 0.00 s.
0.0.PRE: A trace with 5 cycles was found. [0.04 s]
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_2:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_3:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_5:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_6:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_7:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_8:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_9:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_10:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_11:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_13:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_14:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_15:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_16:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_17:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_18:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_19:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_20:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_21:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_23:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_24:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_25:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_27:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_28:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_29:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_30:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_31:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_32:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_33:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_38:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_39:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_40:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_41:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_42:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_43:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_44:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_45:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_46:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_51:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_52:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_53:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_54:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_55:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_56:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_65:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_66:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_67:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_68:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_69:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_72:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_76:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_95:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "rptr_handler.v_rptr_handler._assert_99" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_99:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "rptr_handler.v_rptr_handler._assert_101" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_101:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "rptr_handler.v_rptr_handler._assert_103" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_103:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_238:precondition1" was covered in 4 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_239:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_240:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_241:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_242:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "rptr_handler.v_rptr_handler._assert_244:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_56" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "rptr_handler.v_rptr_handler._assert_72" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.06 s]
0.0.N: Proof Simplification Iteration 3	[0.06 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.08 s
0.0.N: Identified and disabled 92 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 204
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: Proofgrid shell started at 14367@pal-achieve-06(local) jg_14277_pal-achieve-06_1
0.0.N: Proofgrid shell started at 14366@pal-achieve-06(local) jg_14277_pal-achieve-06_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_78" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_80" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_83" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_84" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_85" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_87" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_92" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_94" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_96" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_100" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_102" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_104" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_105" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_106" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_107" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_108" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_109" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_110" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_111" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_112" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_113" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_114" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_115" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_116" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_117" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_118" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_119" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_120" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_121" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_122" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_123" was proven in 0.03 s.
0.0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.Hp: The property "rptr_handler.v_rptr_handler._assert_124" was proven in 0.03 s.
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_70:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_73:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_74:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_77:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_81:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_104:precondition1" was covered in 1 cycles in 0.04 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_71:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_75:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_78:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_79:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_85:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_107:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_237:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_86:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_108:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_109:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_80:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_93:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_112:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_134:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_94:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_114:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_116:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_82:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_83:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_110:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_84:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_111:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_113:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_243:precondition1" was covered in 1 cycles in 0.05 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_87:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_92:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_120:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_121:precondition1" was covered in 1 cycles in 0.07 s.
0: ProofGrid usable level: 150
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_96:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_125:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_97:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_98:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_100:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_102:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "rptr_handler.v_rptr_handler._assert_97" in 0.09 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "rptr_handler.v_rptr_handler._assert_125" in 0.09 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "rptr_handler.v_rptr_handler._assert_98" in 0.09 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "rptr_handler.v_rptr_handler._assert_135" in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_135:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_105:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_106:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_115:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_118:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_119:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_117:precondition1" was covered in 1 cycles in 0.10 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_122:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_123:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_124:precondition1" was covered in 1 cycles in 0.10 s.
0: ProofGrid usable level: 142
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_205:precondition1" was covered in 1 cycles in 0.17 s.
0.0.Ht: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Bm: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: Trace Attempt  2	[0.03 s]
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_57:precondition1" was covered in 2 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_61:precondition1" was covered in 2 cycles in 0.17 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_89:precondition1" was covered in 2 cycles in 0.17 s.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_126:precondition1" was covered in 2 cycles in 0.18 s.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_131:precondition1" was covered in 2 cycles in 0.18 s.
0.0.Hp: A trace with 2 cycles was found. [0.03 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_235:precondition1" was covered in 2 cycles in 0.18 s.
0.0.Hp: Trace Attempt  3	[0.10 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_59:precondition1" was covered in 3 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_88:precondition1" was covered in 3 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_236:precondition1" was covered in 3 cycles in 0.20 s.
0.0.Hp: A trace with 3 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_63:precondition1" was covered in 3 cycles in 0.20 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_127:precondition1" was covered in 3 cycles in 0.20 s.
0.0.Hp: A trace with 3 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_132:precondition1" was covered in 3 cycles in 0.20 s.
0.0.Hp: Trace Attempt  4	[0.19 s]
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_58:precondition1" was covered in 4 cycles in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_64:precondition1" was covered in 4 cycles in 0.21 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_91:precondition1" was covered in 4 cycles in 0.21 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_128:precondition1" was covered in 4 cycles in 0.21 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_130:precondition1" was covered in 4 cycles in 0.23 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "rptr_handler.v_rptr_handler._assert_149" in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_149:precondition1" was covered in 4 cycles in 0.23 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "rptr_handler.v_rptr_handler._assert_198" in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_198:precondition1" was covered in 4 cycles in 0.23 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "rptr_handler.v_rptr_handler._assert_171" in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_171:precondition1" was covered in 4 cycles in 0.23 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "rptr_handler.v_rptr_handler._assert_173" in 0.24 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_173:precondition1" was covered in 4 cycles in 0.24 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "rptr_handler.v_rptr_handler._assert_229" in 0.25 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_229:precondition1" was covered in 4 cycles in 0.25 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "rptr_handler.v_rptr_handler._assert_232" in 0.26 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_232:precondition1" was covered in 4 cycles in 0.26 s.
0.0.Hp: A trace with 4 cycles was found. [0.19 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_233:precondition1" was covered in 4 cycles in 0.26 s.
0.0.Ht: Proofgrid shell started at 14389@pal-achieve-06(local) jg_14277_pal-achieve-06_1
0.0.Bm: Proofgrid shell started at 14397@pal-achieve-06(local) jg_14277_pal-achieve-06_1
0.0.Mpcustom4: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Oh: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "rptr_handler.v_rptr_handler._assert_58:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Stopped processing property "rptr_handler.v_rptr_handler._assert_58:precondition1"	[0.00 s].
0.0.N: Starting proof for property "rptr_handler.v_rptr_handler._assert_60:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "rptr_handler.v_rptr_handler._assert_60:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "rptr_handler.v_rptr_handler._assert_60:precondition1" was covered in 5 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "rptr_handler.v_rptr_handler._assert_90:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "rptr_handler.v_rptr_handler._assert_60:precondition1".
INFO (IPF047): 0.0.N: The cover property "rptr_handler.v_rptr_handler._assert_234:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "rptr_handler.v_rptr_handler._assert_60:precondition1".
0.0.N: Stopped processing property "rptr_handler.v_rptr_handler._assert_60:precondition1"	[0.00 s].
0.0.Hp: Trace Attempt  5	[0.28 s]
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_152" in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_152:precondition1" was covered in 5 cycles in 0.27 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_153" in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_153:precondition1" was covered in 5 cycles in 0.27 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_200" in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_200:precondition1" was covered in 5 cycles in 0.27 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_201" in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_201:precondition1" was covered in 5 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_212:precondition1" was covered in 5 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_220:precondition1" was covered in 5 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_221:precondition1" was covered in 5 cycles in 0.27 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_222:precondition1" was covered in 5 cycles in 0.27 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_62:precondition1" was covered in 5 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_129:precondition1" was covered in 5 cycles in 0.28 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_133:precondition1" was covered in 5 cycles in 0.30 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_137" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_137:precondition1" was covered in 5 cycles in 0.30 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_138" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_138:precondition1" was covered in 5 cycles in 0.30 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_139" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_139:precondition1" was covered in 5 cycles in 0.30 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_140" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_140:precondition1" was covered in 5 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_181:precondition1" was covered in 5 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_195:precondition1" was covered in 5 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_196:precondition1" was covered in 5 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_197:precondition1" was covered in 5 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_199:precondition1" was covered in 5 cycles in 0.30 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_141" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_141:precondition1" was covered in 5 cycles in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_192:precondition1" was covered in 5 cycles in 0.30 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_212" in 0.30 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_220" in 0.30 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_225:precondition1" was covered in 5 cycles in 0.30 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_142" in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_142:precondition1" was covered in 5 cycles in 0.31 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_143" in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_143:precondition1" was covered in 5 cycles in 0.31 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_144" in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_144:precondition1" was covered in 5 cycles in 0.32 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_159" in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_159:precondition1" was covered in 5 cycles in 0.32 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_190" in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_190:precondition1" was covered in 5 cycles in 0.32 s.
0.0.Mpcustom4: Proofgrid shell started at 14398@pal-achieve-06(local) jg_14277_pal-achieve-06_1
0.0.Oh: Proofgrid shell started at 14399@pal-achieve-06(local) jg_14277_pal-achieve-06_1
0.0.B: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Starting proof for property "rptr_handler.v_rptr_handler._assert_137"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "rptr_handler.v_rptr_handler._assert_137"	[0.00 s].
0.0.N: Starting proof for property "rptr_handler.v_rptr_handler._assert_150"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 16 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 16 was found for the property "rptr_handler.v_rptr_handler._assert_150" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: A trace with 5 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_150" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "rptr_handler.v_rptr_handler._assert_150:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "rptr_handler.v_rptr_handler._assert_150".
INFO (IPF055): 0.0.N: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_154" in 0.00 s by the incidental trace "rptr_handler.v_rptr_handler._assert_150".
INFO (IPF047): 0.0.N: The cover property "rptr_handler.v_rptr_handler._assert_154:precondition1" was covered in 5 cycles in 0.00 s by the incidental trace "rptr_handler.v_rptr_handler._assert_150".
0.0.N: Stopped processing property "rptr_handler.v_rptr_handler._assert_150"	[0.00 s].
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_181" in 0.32 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_192" in 0.32 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_196" in 0.32 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_197" in 0.32 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_199" in 0.32 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_221" in 0.32 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_225" in 0.32 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_151" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_151:precondition1" was covered in 5 cycles in 0.33 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_224" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_224:precondition1" was covered in 5 cycles in 0.33 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_155" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_155:precondition1" was covered in 5 cycles in 0.33 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_156" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_156:precondition1" was covered in 5 cycles in 0.33 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_157" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_157:precondition1" was covered in 5 cycles in 0.33 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_158" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_158:precondition1" was covered in 5 cycles in 0.33 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_191" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_191:precondition1" was covered in 5 cycles in 0.33 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_207" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_207:precondition1" was covered in 5 cycles in 0.33 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_208" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_208:precondition1" was covered in 5 cycles in 0.33 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_160" in 0.34 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_160:precondition1" was covered in 5 cycles in 0.34 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_161" in 0.34 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_161:precondition1" was covered in 5 cycles in 0.34 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_170" in 0.34 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_170:precondition1" was covered in 5 cycles in 0.34 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_172" in 0.34 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_172:precondition1" was covered in 5 cycles in 0.34 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_203" in 0.34 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_203:precondition1" was covered in 5 cycles in 0.34 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_180" in 0.34 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_180:precondition1" was covered in 5 cycles in 0.34 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_195" in 0.34 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_193" in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_193:precondition1" was covered in 5 cycles in 0.35 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_194" in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_194:precondition1" was covered in 5 cycles in 0.35 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_202" in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_202:precondition1" was covered in 5 cycles in 0.36 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_223" in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_223:precondition1" was covered in 5 cycles in 0.36 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_226" in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_226:precondition1" was covered in 5 cycles in 0.36 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_230" in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_230:precondition1" was covered in 5 cycles in 0.36 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_204" in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_204:precondition1" was covered in 5 cycles in 0.36 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_206" in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_206:precondition1" was covered in 5 cycles in 0.36 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_211" in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_211:precondition1" was covered in 5 cycles in 0.36 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_213" in 0.36 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_213:precondition1" was covered in 5 cycles in 0.36 s.
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_222" in 0.37 s.
0.0.N: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.39 s]
0.0.Hp: A trace with 5 cycles was found. [0.28 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "rptr_handler.v_rptr_handler._assert_231" in 0.37 s.
INFO (IPF047): 0.0.Hp: The cover property "rptr_handler.v_rptr_handler._assert_231:precondition1" was covered in 5 cycles in 0.37 s.
0.0.Hp: All properties determined. [0.28 s]
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.03 s]
0.0.Ht: Trace Attempt  2	[0.03 s]
0.0.Ht: Trace Attempt  3	[0.03 s]
0.0.Ht: Trace Attempt  4	[0.03 s]
0.0.Ht: Trace Attempt  5	[0.03 s]
0.0.Ht: All properties determined. [0.03 s]
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.06 s]
0.0.Bm: Trace Attempt  2	[0.06 s]
0.0.Bm: Trace Attempt  3	[0.06 s]
0.0.Bm: Trace Attempt  4	[0.06 s]
0.0.Bm: Trace Attempt  5	[0.06 s]
0.0.Bm: Interrupted. [0.10 s]
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.05 s]
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.04 s]
0.0.L: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.B: Proofgrid shell started at 14403@pal-achieve-06(local) jg_14277_pal-achieve-06_1
0.0.B: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.N: Starting proof for property "rptr_handler.v_rptr_handler._assert_160"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "rptr_handler.v_rptr_handler._assert_160"	[0.00 s].
0.0.N: Starting proof for property "rptr_handler.v_rptr_handler._assert_194"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "rptr_handler.v_rptr_handler._assert_194"	[0.00 s].
0.0.N: Starting proof for property "rptr_handler.v_rptr_handler._assert_202"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "rptr_handler.v_rptr_handler._assert_202"	[0.00 s].
0.0.N: Starting proof for property "rptr_handler.v_rptr_handler._assert_222"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "rptr_handler.v_rptr_handler._assert_222"	[0.00 s].
0.0.N: Interrupted. [0.01 s]
0.0.Hp: Exited with Success (@ 0.40 s)
0: ProofGrid usable level: 0
0.0.Ht: Exited with Success (@ 0.40 s)
0.0.Bm: Exited with Success (@ 0.40 s)
0.0.Mpcustom4: Exited with Success (@ 0.40 s)
0.0.Oh: Exited with Success (@ 0.40 s)
0.0.B: Exited with Success (@ 0.40 s)
0.0.N: Exited with Success (@ 0.40 s)
0.0.L: Proofgrid shell started at 14401@pal-achieve-06(local) jg_14277_pal-achieve-06_1
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.AM: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.L: Exited with Success (@ 0.44 s)
0.0.AM: Proofgrid shell started at 14412@pal-achieve-06(local) jg_14277_pal-achieve-06_1
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.44 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 21.35 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        0.19        0.00       52.89 %
     Hp        0.17        0.39        0.00       69.70 %
     Ht        0.32        0.05        0.00       12.20 %
     Bm        0.28        0.04        0.00       13.70 %
    Mpcustom4        0.34        0.00        0.00        0.00 %
     Oh        0.32        0.00        0.00        0.00 %
      L        0.32        0.00        0.00        0.00 %
      B        0.27        0.00        0.00        0.00 %
     AM        0.28        0.00        0.00        0.00 %
    all        0.27        0.07        0.00       21.35 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               2.47        0.67        0.00

    Data read    : 217.82 kiB
    Data written : 26.93 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 11 times for a total of 0.229 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 504
                 assertions                   : 252
                  - proven                    : 186 (73.8095%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 66 (26.1905%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 252
                  - unreachable               : 49 (19.4444%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 203 (80.5556%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Wednesday, May22, 2024 01:13:46 PM CDT
    Working Directory: /data/vpulav2/Work/Jasper/rptr_handler


==============================================================
RESULTS
==============================================================

------------------------------------------------------------------------------------------------------------------
       Name                                                      |    Result    |  Engine  |  Bound  |  Time    
------------------------------------------------------------------------------------------------------------------

---[ <embedded> ]-------------------------------------------------------------------------------------------------
[1]   rptr_handler.v_rptr_handler._assert_1                           proven          PRE    Infinite    0.000 s      
[2]   rptr_handler.v_rptr_handler._assert_1:precondition1             covered         PRE           2    0.000 s      
[3]   rptr_handler.v_rptr_handler._assert_2                           proven          PRE    Infinite    0.000 s      
[4]   rptr_handler.v_rptr_handler._assert_2:precondition1             covered         PRE           2    0.000 s      
[5]   rptr_handler.v_rptr_handler._assert_3                           proven          PRE    Infinite    0.000 s      
[6]   rptr_handler.v_rptr_handler._assert_3:precondition1             covered         PRE           2    0.000 s      
[7]   rptr_handler.v_rptr_handler._assert_4                           proven          PRE    Infinite    0.000 s      
[8]   rptr_handler.v_rptr_handler._assert_4:precondition1             unreachable     PRE    Infinite    0.000 s      
[9]   rptr_handler.v_rptr_handler._assert_5                           proven          PRE    Infinite    0.000 s      
[10]  rptr_handler.v_rptr_handler._assert_5:precondition1             covered         PRE           2    0.000 s      
[11]  rptr_handler.v_rptr_handler._assert_6                           proven          PRE    Infinite    0.000 s      
[12]  rptr_handler.v_rptr_handler._assert_6:precondition1             covered         PRE           1    0.000 s      
[13]  rptr_handler.v_rptr_handler._assert_7                           proven          PRE    Infinite    0.000 s      
[14]  rptr_handler.v_rptr_handler._assert_7:precondition1             covered         PRE           2    0.000 s      
[15]  rptr_handler.v_rptr_handler._assert_8                           proven          PRE    Infinite    0.000 s      
[16]  rptr_handler.v_rptr_handler._assert_8:precondition1             covered         PRE           3    0.000 s      
[17]  rptr_handler.v_rptr_handler._assert_9                           proven          PRE    Infinite    0.000 s      
[18]  rptr_handler.v_rptr_handler._assert_9:precondition1             covered         PRE           2    0.000 s      
[19]  rptr_handler.v_rptr_handler._assert_10                          proven          PRE    Infinite    0.000 s      
[20]  rptr_handler.v_rptr_handler._assert_10:precondition1            covered         PRE           3    0.000 s      
[21]  rptr_handler.v_rptr_handler._assert_11                          proven          PRE    Infinite    0.000 s      
[22]  rptr_handler.v_rptr_handler._assert_11:precondition1            covered         PRE           3    0.000 s      
[23]  rptr_handler.v_rptr_handler._assert_12                          proven          PRE    Infinite    0.000 s      
[24]  rptr_handler.v_rptr_handler._assert_12:precondition1            unreachable     PRE    Infinite    0.000 s      
[25]  rptr_handler.v_rptr_handler._assert_13                          proven          PRE    Infinite    0.000 s      
[26]  rptr_handler.v_rptr_handler._assert_13:precondition1            covered         PRE           2    0.000 s      
[27]  rptr_handler.v_rptr_handler._assert_14                          proven          PRE    Infinite    0.000 s      
[28]  rptr_handler.v_rptr_handler._assert_14:precondition1            covered         PRE           3    0.000 s      
[29]  rptr_handler.v_rptr_handler._assert_15                          proven          PRE    Infinite    0.000 s      
[30]  rptr_handler.v_rptr_handler._assert_15:precondition1            covered         PRE           3    0.000 s      
[31]  rptr_handler.v_rptr_handler._assert_16                          proven          PRE    Infinite    0.000 s      
[32]  rptr_handler.v_rptr_handler._assert_16:precondition1            covered         PRE           4    0.000 s      
[33]  rptr_handler.v_rptr_handler._assert_17                          proven          PRE    Infinite    0.000 s      
[34]  rptr_handler.v_rptr_handler._assert_17:precondition1            covered         PRE           4    0.000 s      
[35]  rptr_handler.v_rptr_handler._assert_18                          proven          PRE    Infinite    0.000 s      
[36]  rptr_handler.v_rptr_handler._assert_18:precondition1            covered         PRE           3    0.000 s      
[37]  rptr_handler.v_rptr_handler._assert_19                          proven          PRE    Infinite    0.000 s      
[38]  rptr_handler.v_rptr_handler._assert_19:precondition1            covered         PRE           4    0.000 s      
[39]  rptr_handler.v_rptr_handler._assert_20                          proven          PRE    Infinite    0.000 s      
[40]  rptr_handler.v_rptr_handler._assert_20:precondition1            covered         PRE           4    0.000 s      
[41]  rptr_handler.v_rptr_handler._assert_21                          proven          PRE    Infinite    0.000 s      
[42]  rptr_handler.v_rptr_handler._assert_21:precondition1            covered         PRE           4    0.000 s      
[43]  rptr_handler.v_rptr_handler._assert_22                          proven          PRE    Infinite    0.000 s      
[44]  rptr_handler.v_rptr_handler._assert_22:precondition1            unreachable     PRE    Infinite    0.000 s      
[45]  rptr_handler.v_rptr_handler._assert_23                          proven          PRE    Infinite    0.000 s      
[46]  rptr_handler.v_rptr_handler._assert_23:precondition1            covered         PRE           3    0.000 s      
[47]  rptr_handler.v_rptr_handler._assert_24                          proven          PRE    Infinite    0.000 s      
[48]  rptr_handler.v_rptr_handler._assert_24:precondition1            covered         PRE           5    0.000 s      
[49]  rptr_handler.v_rptr_handler._assert_25                          proven          PRE    Infinite    0.000 s      
[50]  rptr_handler.v_rptr_handler._assert_25:precondition1            covered         PRE           5    0.000 s      
[51]  rptr_handler.v_rptr_handler._assert_26                          proven          PRE    Infinite    0.000 s      
[52]  rptr_handler.v_rptr_handler._assert_26:precondition1            unreachable     PRE    Infinite    0.000 s      
[53]  rptr_handler.v_rptr_handler._assert_27                          proven          PRE    Infinite    0.000 s      
[54]  rptr_handler.v_rptr_handler._assert_27:precondition1            covered         PRE           5    0.000 s      
[55]  rptr_handler.v_rptr_handler._assert_28                          proven          PRE    Infinite    0.000 s      
[56]  rptr_handler.v_rptr_handler._assert_28:precondition1            covered         PRE           5    0.000 s      
[57]  rptr_handler.v_rptr_handler._assert_29                          proven          PRE    Infinite    0.000 s      
[58]  rptr_handler.v_rptr_handler._assert_29:precondition1            covered         PRE           4    0.000 s      
[59]  rptr_handler.v_rptr_handler._assert_30                          proven          PRE    Infinite    0.000 s      
[60]  rptr_handler.v_rptr_handler._assert_30:precondition1            covered         PRE           5    0.000 s      
[61]  rptr_handler.v_rptr_handler._assert_31                          proven          PRE    Infinite    0.000 s      
[62]  rptr_handler.v_rptr_handler._assert_31:precondition1            covered         PRE           4    0.000 s      
[63]  rptr_handler.v_rptr_handler._assert_32                          proven          PRE    Infinite    0.000 s      
[64]  rptr_handler.v_rptr_handler._assert_32:precondition1            covered         PRE           5    0.000 s      
[65]  rptr_handler.v_rptr_handler._assert_33                          proven          PRE    Infinite    0.000 s      
[66]  rptr_handler.v_rptr_handler._assert_33:precondition1            covered         PRE           5    0.000 s      
[67]  rptr_handler.v_rptr_handler._assert_34                          proven          PRE    Infinite    0.000 s      
[68]  rptr_handler.v_rptr_handler._assert_34:precondition1            covered         PRE           2    0.000 s      
[69]  rptr_handler.v_rptr_handler._assert_35                          proven          PRE    Infinite    0.000 s      
[70]  rptr_handler.v_rptr_handler._assert_35:precondition1            covered         PRE           3    0.000 s      
[71]  rptr_handler.v_rptr_handler._assert_36                          proven          PRE    Infinite    0.000 s      
[72]  rptr_handler.v_rptr_handler._assert_36:precondition1            covered         PRE           4    0.000 s      
[73]  rptr_handler.v_rptr_handler._assert_37                          proven          PRE    Infinite    0.000 s      
[74]  rptr_handler.v_rptr_handler._assert_37:precondition1            covered         PRE           5    0.000 s      
[75]  rptr_handler.v_rptr_handler._assert_38                          proven          PRE    Infinite    0.000 s      
[76]  rptr_handler.v_rptr_handler._assert_38:precondition1            covered         PRE           2    0.000 s      
[77]  rptr_handler.v_rptr_handler._assert_39                          proven          PRE    Infinite    0.000 s      
[78]  rptr_handler.v_rptr_handler._assert_39:precondition1            covered         PRE           3    0.000 s      
[79]  rptr_handler.v_rptr_handler._assert_40                          proven          PRE    Infinite    0.000 s      
[80]  rptr_handler.v_rptr_handler._assert_40:precondition1            covered         PRE           4    0.000 s      
[81]  rptr_handler.v_rptr_handler._assert_41                          proven          PRE    Infinite    0.000 s      
[82]  rptr_handler.v_rptr_handler._assert_41:precondition1            covered         PRE           5    0.000 s      
[83]  rptr_handler.v_rptr_handler._assert_42                          proven          PRE    Infinite    0.000 s      
[84]  rptr_handler.v_rptr_handler._assert_42:precondition1            covered         PRE           1    0.000 s      
[85]  rptr_handler.v_rptr_handler._assert_43                          proven          PRE    Infinite    0.000 s      
[86]  rptr_handler.v_rptr_handler._assert_43:precondition1            covered         PRE           3    0.000 s      
[87]  rptr_handler.v_rptr_handler._assert_44                          proven          PRE    Infinite    0.000 s      
[88]  rptr_handler.v_rptr_handler._assert_44:precondition1            covered         PRE           2    0.000 s      
[89]  rptr_handler.v_rptr_handler._assert_45                          proven          PRE    Infinite    0.000 s      
[90]  rptr_handler.v_rptr_handler._assert_45:precondition1            covered         PRE           4    0.000 s      
[91]  rptr_handler.v_rptr_handler._assert_46                          proven          PRE    Infinite    0.000 s      
[92]  rptr_handler.v_rptr_handler._assert_46:precondition1            covered         PRE           5    0.000 s      
[93]  rptr_handler.v_rptr_handler._assert_47                          proven          PRE    Infinite    0.000 s      
[94]  rptr_handler.v_rptr_handler._assert_47:precondition1            covered         PRE           2    0.000 s      
[95]  rptr_handler.v_rptr_handler._assert_48                          proven          PRE    Infinite    0.000 s      
[96]  rptr_handler.v_rptr_handler._assert_48:precondition1            covered         PRE           3    0.000 s      
[97]  rptr_handler.v_rptr_handler._assert_49                          proven          PRE    Infinite    0.000 s      
[98]  rptr_handler.v_rptr_handler._assert_49:precondition1            covered         PRE           5    0.000 s      
[99]  rptr_handler.v_rptr_handler._assert_50                          proven          PRE    Infinite    0.000 s      
[100] rptr_handler.v_rptr_handler._assert_50:precondition1            covered         PRE           4    0.000 s      
[101] rptr_handler.v_rptr_handler._assert_51                          proven          PRE    Infinite    0.000 s      
[102] rptr_handler.v_rptr_handler._assert_51:precondition1            covered         PRE           1    0.000 s      
[103] rptr_handler.v_rptr_handler._assert_52                          proven          PRE    Infinite    0.000 s      
[104] rptr_handler.v_rptr_handler._assert_52:precondition1            covered         PRE           2    0.000 s      
[105] rptr_handler.v_rptr_handler._assert_53                          proven          PRE    Infinite    0.000 s      
[106] rptr_handler.v_rptr_handler._assert_53:precondition1            covered         PRE           3    0.000 s      
[107] rptr_handler.v_rptr_handler._assert_54                          proven          PRE    Infinite    0.000 s      
[108] rptr_handler.v_rptr_handler._assert_54:precondition1            covered         PRE           4    0.000 s      
[109] rptr_handler.v_rptr_handler._assert_55                          proven          PRE    Infinite    0.000 s      
[110] rptr_handler.v_rptr_handler._assert_55:precondition1            covered         PRE           5    0.000 s      
[111] rptr_handler.v_rptr_handler._assert_56                          proven          PRE    Infinite    0.000 s      
[112] rptr_handler.v_rptr_handler._assert_56:precondition1            covered         PRE           1    0.000 s      
[113] rptr_handler.v_rptr_handler._assert_57                          proven          PRE    Infinite    0.000 s      
[114] rptr_handler.v_rptr_handler._assert_57:precondition1            covered         Hp            2    0.174 s      
[115] rptr_handler.v_rptr_handler._assert_58                          proven          PRE    Infinite    0.000 s      
[116] rptr_handler.v_rptr_handler._assert_58:precondition1            covered         Hp            4    0.208 s      
[117] rptr_handler.v_rptr_handler._assert_59                          proven          PRE    Infinite    0.000 s      
[118] rptr_handler.v_rptr_handler._assert_59:precondition1            covered         Hp            3    0.199 s      
[119] rptr_handler.v_rptr_handler._assert_60                          proven          PRE    Infinite    0.000 s      
[120] rptr_handler.v_rptr_handler._assert_60:precondition1            covered         N             5    0.001 s      
[121] rptr_handler.v_rptr_handler._assert_61                          proven          PRE    Infinite    0.000 s      
[122] rptr_handler.v_rptr_handler._assert_61:precondition1            covered         Hp            2    0.174 s      
[123] rptr_handler.v_rptr_handler._assert_62                          proven          PRE    Infinite    0.000 s      
[124] rptr_handler.v_rptr_handler._assert_62:precondition1            covered         Hp            5    0.283 s      
[125] rptr_handler.v_rptr_handler._assert_63                          proven          PRE    Infinite    0.000 s      
[126] rptr_handler.v_rptr_handler._assert_63:precondition1            covered         Hp            3    0.201 s      
[127] rptr_handler.v_rptr_handler._assert_64                          proven          PRE    Infinite    0.000 s      
[128] rptr_handler.v_rptr_handler._assert_64:precondition1            covered         Hp            4    0.208 s      
[129] rptr_handler.v_rptr_handler._assert_65                          proven          PRE    Infinite    0.000 s      
[130] rptr_handler.v_rptr_handler._assert_65:precondition1            covered         PRE           1    0.000 s      
[131] rptr_handler.v_rptr_handler._assert_66                          proven          PRE    Infinite    0.000 s      
[132] rptr_handler.v_rptr_handler._assert_66:precondition1            covered         PRE           3    0.000 s      
[133] rptr_handler.v_rptr_handler._assert_67                          proven          PRE    Infinite    0.000 s      
[134] rptr_handler.v_rptr_handler._assert_67:precondition1            covered         PRE           2    0.000 s      
[135] rptr_handler.v_rptr_handler._assert_68                          proven          PRE    Infinite    0.000 s      
[136] rptr_handler.v_rptr_handler._assert_68:precondition1            covered         PRE           5    0.000 s      
[137] rptr_handler.v_rptr_handler._assert_69                          proven          PRE    Infinite    0.000 s      
[138] rptr_handler.v_rptr_handler._assert_69:precondition1            covered         PRE           4    0.000 s      
[139] rptr_handler.v_rptr_handler._assert_70                          proven          PRE    Infinite    0.000 s      
[140] rptr_handler.v_rptr_handler._assert_70:precondition1            covered         Hp            1    0.036 s      
[141] rptr_handler.v_rptr_handler._assert_71                          proven          PRE    Infinite    0.000 s      
[142] rptr_handler.v_rptr_handler._assert_71:precondition1            covered         Hp            1    0.046 s      
[143] rptr_handler.v_rptr_handler._assert_72                          proven          PRE    Infinite    0.000 s      
[144] rptr_handler.v_rptr_handler._assert_72:precondition1            covered         PRE           1    0.000 s      
[145] rptr_handler.v_rptr_handler._assert_73                          proven          PRE    Infinite    0.000 s      
[146] rptr_handler.v_rptr_handler._assert_73:precondition1            covered         Hp            1    0.036 s      
[147] rptr_handler.v_rptr_handler._assert_74                          proven          PRE    Infinite    0.000 s      
[148] rptr_handler.v_rptr_handler._assert_74:precondition1            covered         Hp            1    0.036 s      
[149] rptr_handler.v_rptr_handler._assert_75                          proven          PRE    Infinite    0.000 s      
[150] rptr_handler.v_rptr_handler._assert_75:precondition1            covered         Hp            1    0.046 s      
[151] rptr_handler.v_rptr_handler._assert_76                          proven          PRE    Infinite    0.000 s      
[152] rptr_handler.v_rptr_handler._assert_76:precondition1            covered         PRE           1    0.000 s      
[153] rptr_handler.v_rptr_handler._assert_77                          proven          PRE    Infinite    0.000 s      
[154] rptr_handler.v_rptr_handler._assert_77:precondition1            covered         Hp            1    0.036 s      
[155] rptr_handler.v_rptr_handler._assert_78                          proven          Hp     Infinite    0.029 s      
[156] rptr_handler.v_rptr_handler._assert_78:precondition1            covered         Hp            1    0.046 s      
[157] rptr_handler.v_rptr_handler._assert_79                          proven          PRE    Infinite    0.000 s      
[158] rptr_handler.v_rptr_handler._assert_79:precondition1            covered         Hp            1    0.046 s      
[159] rptr_handler.v_rptr_handler._assert_80                          proven          Hp     Infinite    0.030 s      
[160] rptr_handler.v_rptr_handler._assert_80:precondition1            covered         Hp            1    0.048 s      
[161] rptr_handler.v_rptr_handler._assert_81                          proven          PRE    Infinite    0.000 s      
[162] rptr_handler.v_rptr_handler._assert_81:precondition1            covered         Hp            1    0.036 s      
[163] rptr_handler.v_rptr_handler._assert_82                          proven          PRE    Infinite    0.000 s      
[164] rptr_handler.v_rptr_handler._assert_82:precondition1            covered         Hp            1    0.050 s      
[165] rptr_handler.v_rptr_handler._assert_83                          proven          Hp     Infinite    0.030 s      
[166] rptr_handler.v_rptr_handler._assert_83:precondition1            covered         Hp            1    0.052 s      
[167] rptr_handler.v_rptr_handler._assert_84                          proven          Hp     Infinite    0.030 s      
[168] rptr_handler.v_rptr_handler._assert_84:precondition1            covered         Hp            1    0.052 s      
[169] rptr_handler.v_rptr_handler._assert_85                          proven          Hp     Infinite    0.030 s      
[170] rptr_handler.v_rptr_handler._assert_85:precondition1            covered         Hp            1    0.046 s      
[171] rptr_handler.v_rptr_handler._assert_86                          proven          PRE    Infinite    0.000 s      
[172] rptr_handler.v_rptr_handler._assert_86:precondition1            covered         Hp            1    0.046 s      
[173] rptr_handler.v_rptr_handler._assert_87                          proven          Hp     Infinite    0.030 s      
[174] rptr_handler.v_rptr_handler._assert_87:precondition1            covered         Hp            1    0.066 s      
[175] rptr_handler.v_rptr_handler._assert_88                          proven          PRE    Infinite    0.000 s      
[176] rptr_handler.v_rptr_handler._assert_88:precondition1            covered         Hp            3    0.199 s      
[177] rptr_handler.v_rptr_handler._assert_89                          proven          PRE    Infinite    0.000 s      
[178] rptr_handler.v_rptr_handler._assert_89:precondition1            covered         Hp            2    0.174 s      
[179] rptr_handler.v_rptr_handler._assert_90                          proven          PRE    Infinite    0.000 s      
[180] rptr_handler.v_rptr_handler._assert_90:precondition1            covered         N             5    0.001 s      
[181] rptr_handler.v_rptr_handler._assert_91                          proven          PRE    Infinite    0.000 s      
[182] rptr_handler.v_rptr_handler._assert_91:precondition1            covered         Hp            4    0.208 s      
[183] rptr_handler.v_rptr_handler._assert_92                          proven          Hp     Infinite    0.031 s      
[184] rptr_handler.v_rptr_handler._assert_92:precondition1            covered         Hp            1    0.066 s      
[185] rptr_handler.v_rptr_handler._assert_93                          proven          PRE    Infinite    0.000 s      
[186] rptr_handler.v_rptr_handler._assert_93:precondition1            covered         Hp            1    0.048 s      
[187] rptr_handler.v_rptr_handler._assert_94                          proven          Hp     Infinite    0.031 s      
[188] rptr_handler.v_rptr_handler._assert_94:precondition1            covered         Hp            1    0.048 s      
[189] rptr_handler.v_rptr_handler._assert_95                          proven          PRE    Infinite    0.000 s      
[190] rptr_handler.v_rptr_handler._assert_95:precondition1            covered         PRE           1    0.000 s      
[191] rptr_handler.v_rptr_handler._assert_96                          proven          Hp     Infinite    0.031 s      
[192] rptr_handler.v_rptr_handler._assert_96:precondition1            covered         Hp            1    0.091 s      
[193] rptr_handler.v_rptr_handler._assert_97                          cex             Hp            1    0.092 s      
[194] rptr_handler.v_rptr_handler._assert_97:precondition1            covered         Hp            1    0.091 s      
[195] rptr_handler.v_rptr_handler._assert_98                          cex             Hp            1    0.092 s      
[196] rptr_handler.v_rptr_handler._assert_98:precondition1            covered         Hp            1    0.091 s      
[197] rptr_handler.v_rptr_handler._assert_99                          cex             PRE           1    0.000 s      
[198] rptr_handler.v_rptr_handler._assert_99:precondition1            covered         PRE           1    0.000 s      
[199] rptr_handler.v_rptr_handler._assert_100                         proven          Hp     Infinite    0.031 s      
[200] rptr_handler.v_rptr_handler._assert_100:precondition1           covered         Hp            1    0.091 s      
[201] rptr_handler.v_rptr_handler._assert_101                         cex             PRE           1    0.000 s      
[202] rptr_handler.v_rptr_handler._assert_101:precondition1           covered         PRE           1    0.000 s      
[203] rptr_handler.v_rptr_handler._assert_102                         proven          Hp     Infinite    0.031 s      
[204] rptr_handler.v_rptr_handler._assert_102:precondition1           covered         Hp            1    0.091 s      
[205] rptr_handler.v_rptr_handler._assert_103                         cex             PRE           1    0.000 s      
[206] rptr_handler.v_rptr_handler._assert_103:precondition1           covered         PRE           1    0.000 s      
[207] rptr_handler.v_rptr_handler._assert_104                         proven          Hp     Infinite    0.031 s      
[208] rptr_handler.v_rptr_handler._assert_104:precondition1           covered         Hp            1    0.036 s      
[209] rptr_handler.v_rptr_handler._assert_105                         proven          Hp     Infinite    0.031 s      
[210] rptr_handler.v_rptr_handler._assert_105:precondition1           covered         Hp            1    0.094 s      
[211] rptr_handler.v_rptr_handler._assert_106                         proven          Hp     Infinite    0.032 s      
[212] rptr_handler.v_rptr_handler._assert_106:precondition1           covered         Hp            1    0.094 s      
[213] rptr_handler.v_rptr_handler._assert_107                         proven          Hp     Infinite    0.032 s      
[214] rptr_handler.v_rptr_handler._assert_107:precondition1           covered         Hp            1    0.046 s      
[215] rptr_handler.v_rptr_handler._assert_108                         proven          Hp     Infinite    0.032 s      
[216] rptr_handler.v_rptr_handler._assert_108:precondition1           covered         Hp            1    0.046 s      
[217] rptr_handler.v_rptr_handler._assert_109                         proven          Hp     Infinite    0.032 s      
[218] rptr_handler.v_rptr_handler._assert_109:precondition1           covered         Hp            1    0.046 s      
[219] rptr_handler.v_rptr_handler._assert_110                         proven          Hp     Infinite    0.032 s      
[220] rptr_handler.v_rptr_handler._assert_110:precondition1           covered         Hp            1    0.052 s      
[221] rptr_handler.v_rptr_handler._assert_111                         proven          Hp     Infinite    0.032 s      
[222] rptr_handler.v_rptr_handler._assert_111:precondition1           covered         Hp            1    0.052 s      
[223] rptr_handler.v_rptr_handler._assert_112                         proven          Hp     Infinite    0.033 s      
[224] rptr_handler.v_rptr_handler._assert_112:precondition1           covered         Hp            1    0.048 s      
[225] rptr_handler.v_rptr_handler._assert_113                         proven          Hp     Infinite    0.033 s      
[226] rptr_handler.v_rptr_handler._assert_113:precondition1           covered         Hp            1    0.052 s      
[227] rptr_handler.v_rptr_handler._assert_114                         proven          Hp     Infinite    0.033 s      
[228] rptr_handler.v_rptr_handler._assert_114:precondition1           covered         Hp            1    0.048 s      
[229] rptr_handler.v_rptr_handler._assert_115                         proven          Hp     Infinite    0.033 s      
[230] rptr_handler.v_rptr_handler._assert_115:precondition1           covered         Hp            1    0.095 s      
[231] rptr_handler.v_rptr_handler._assert_116                         proven          Hp     Infinite    0.033 s      
[232] rptr_handler.v_rptr_handler._assert_116:precondition1           covered         Hp            1    0.048 s      
[233] rptr_handler.v_rptr_handler._assert_117                         proven          Hp     Infinite    0.033 s      
[234] rptr_handler.v_rptr_handler._assert_117:precondition1           covered         Hp            1    0.096 s      
[235] rptr_handler.v_rptr_handler._assert_118                         proven          Hp     Infinite    0.034 s      
[236] rptr_handler.v_rptr_handler._assert_118:precondition1           covered         Hp            1    0.095 s      
[237] rptr_handler.v_rptr_handler._assert_119                         proven          Hp     Infinite    0.034 s      
[238] rptr_handler.v_rptr_handler._assert_119:precondition1           covered         Hp            1    0.095 s      
[239] rptr_handler.v_rptr_handler._assert_120                         proven          Hp     Infinite    0.034 s      
[240] rptr_handler.v_rptr_handler._assert_120:precondition1           covered         Hp            1    0.066 s      
[241] rptr_handler.v_rptr_handler._assert_121                         proven          Hp     Infinite    0.034 s      
[242] rptr_handler.v_rptr_handler._assert_121:precondition1           covered         Hp            1    0.066 s      
[243] rptr_handler.v_rptr_handler._assert_122                         proven          Hp     Infinite    0.034 s      
[244] rptr_handler.v_rptr_handler._assert_122:precondition1           covered         Hp            1    0.104 s      
[245] rptr_handler.v_rptr_handler._assert_123                         proven          Hp     Infinite    0.034 s      
[246] rptr_handler.v_rptr_handler._assert_123:precondition1           covered         Hp            1    0.104 s      
[247] rptr_handler.v_rptr_handler._assert_124                         proven          Hp     Infinite    0.034 s      
[248] rptr_handler.v_rptr_handler._assert_124:precondition1           covered         Hp            1    0.104 s      
[249] rptr_handler.v_rptr_handler._assert_125                         cex             Hp            1    0.092 s      
[250] rptr_handler.v_rptr_handler._assert_125:precondition1           covered         Hp            1    0.091 s      
[251] rptr_handler.v_rptr_handler._assert_126                         proven          PRE    Infinite    0.000 s      
[252] rptr_handler.v_rptr_handler._assert_126:precondition1           covered         Hp            2    0.176 s      
[253] rptr_handler.v_rptr_handler._assert_127                         proven          PRE    Infinite    0.000 s      
[254] rptr_handler.v_rptr_handler._assert_127:precondition1           covered         Hp            3    0.201 s      
[255] rptr_handler.v_rptr_handler._assert_128                         proven          PRE    Infinite    0.000 s      
[256] rptr_handler.v_rptr_handler._assert_128:precondition1           covered         Hp            4    0.212 s      
[257] rptr_handler.v_rptr_handler._assert_129                         proven          PRE    Infinite    0.000 s      
[258] rptr_handler.v_rptr_handler._assert_129:precondition1           covered         Hp            5    0.283 s      
[259] rptr_handler.v_rptr_handler._assert_130                         proven          PRE    Infinite    0.000 s      
[260] rptr_handler.v_rptr_handler._assert_130:precondition1           covered         Hp            4    0.230 s      
[261] rptr_handler.v_rptr_handler._assert_131                         proven          PRE    Infinite    0.000 s      
[262] rptr_handler.v_rptr_handler._assert_131:precondition1           covered         Hp            2    0.177 s      
[263] rptr_handler.v_rptr_handler._assert_132                         proven          PRE    Infinite    0.000 s      
[264] rptr_handler.v_rptr_handler._assert_132:precondition1           covered         Hp            3    0.202 s      
[265] rptr_handler.v_rptr_handler._assert_133                         proven          PRE    Infinite    0.000 s      
[266] rptr_handler.v_rptr_handler._assert_133:precondition1           covered         Hp            5    0.298 s      
[267] rptr_handler.v_rptr_handler._assert_134                         proven          PRE    Infinite    0.000 s      
[268] rptr_handler.v_rptr_handler._assert_134:precondition1           covered         Hp            1    0.048 s      
[269] rptr_handler.v_rptr_handler._assert_135                         cex             Hp            1    0.092 s      
[270] rptr_handler.v_rptr_handler._assert_135:precondition1           covered         Hp            1    0.092 s      
[271] rptr_handler.v_rptr_handler._assert_136                         proven          PRE    Infinite    0.000 s      
[272] rptr_handler.v_rptr_handler._assert_136:precondition1           unreachable     PRE    Infinite    0.000 s      
[273] rptr_handler.v_rptr_handler._assert_137                         cex             Hp            5    0.300 s      
[274] rptr_handler.v_rptr_handler._assert_137:precondition1           covered         Hp            5    0.300 s      
[275] rptr_handler.v_rptr_handler._assert_138                         cex             Hp            5    0.300 s      
[276] rptr_handler.v_rptr_handler._assert_138:precondition1           covered         Hp            5    0.300 s      
[277] rptr_handler.v_rptr_handler._assert_139                         cex             Hp            5    0.300 s      
[278] rptr_handler.v_rptr_handler._assert_139:precondition1           covered         Hp            5    0.300 s      
[279] rptr_handler.v_rptr_handler._assert_140                         cex             Hp            5    0.300 s      
[280] rptr_handler.v_rptr_handler._assert_140:precondition1           covered         Hp            5    0.300 s      
[281] rptr_handler.v_rptr_handler._assert_141                         cex             Hp            5    0.303 s      
[282] rptr_handler.v_rptr_handler._assert_141:precondition1           covered         Hp            5    0.303 s      
[283] rptr_handler.v_rptr_handler._assert_142                         cex             Hp            5    0.305 s      
[284] rptr_handler.v_rptr_handler._assert_142:precondition1           covered         Hp            5    0.305 s      
[285] rptr_handler.v_rptr_handler._assert_143                         cex             Hp            5    0.307 s      
[286] rptr_handler.v_rptr_handler._assert_143:precondition1           covered         Hp            5    0.307 s      
[287] rptr_handler.v_rptr_handler._assert_144                         cex             Hp            5    0.318 s      
[288] rptr_handler.v_rptr_handler._assert_144:precondition1           covered         Hp            5    0.318 s      
[289] rptr_handler.v_rptr_handler._assert_145                         proven          PRE    Infinite    0.000 s      
[290] rptr_handler.v_rptr_handler._assert_145:precondition1           unreachable     PRE    Infinite    0.000 s      
[291] rptr_handler.v_rptr_handler._assert_146                         proven          PRE    Infinite    0.000 s      
[292] rptr_handler.v_rptr_handler._assert_146:precondition1           unreachable     PRE    Infinite    0.000 s      
[293] rptr_handler.v_rptr_handler._assert_147                         proven          PRE    Infinite    0.000 s      
[294] rptr_handler.v_rptr_handler._assert_147:precondition1           unreachable     PRE    Infinite    0.000 s      
[295] rptr_handler.v_rptr_handler._assert_148                         proven          PRE    Infinite    0.000 s      
[296] rptr_handler.v_rptr_handler._assert_148:precondition1           unreachable     PRE    Infinite    0.000 s      
[297] rptr_handler.v_rptr_handler._assert_149                         cex             Hp            4    0.232 s      
[298] rptr_handler.v_rptr_handler._assert_149:precondition1           covered         Hp            4    0.232 s      
[299] rptr_handler.v_rptr_handler._assert_150                         cex             N             5    0.001 s      
[300] rptr_handler.v_rptr_handler._assert_150:precondition1           covered         N             5    0.001 s      
[301] rptr_handler.v_rptr_handler._assert_151                         cex             Hp            5    0.326 s      
[302] rptr_handler.v_rptr_handler._assert_151:precondition1           covered         Hp            5    0.326 s      
[303] rptr_handler.v_rptr_handler._assert_152                         cex             Hp            5    0.268 s      
[304] rptr_handler.v_rptr_handler._assert_152:precondition1           covered         Hp            5    0.268 s      
[305] rptr_handler.v_rptr_handler._assert_153                         cex             Hp            5    0.268 s      
[306] rptr_handler.v_rptr_handler._assert_153:precondition1           covered         Hp            5    0.268 s      
[307] rptr_handler.v_rptr_handler._assert_154                         cex             N             5    0.001 s      
[308] rptr_handler.v_rptr_handler._assert_154:precondition1           covered         N             5    0.001 s      
[309] rptr_handler.v_rptr_handler._assert_155                         cex             Hp            5    0.328 s      
[310] rptr_handler.v_rptr_handler._assert_155:precondition1           covered         Hp            5    0.328 s      
[311] rptr_handler.v_rptr_handler._assert_156                         cex             Hp            5    0.328 s      
[312] rptr_handler.v_rptr_handler._assert_156:precondition1           covered         Hp            5    0.328 s      
[313] rptr_handler.v_rptr_handler._assert_157                         cex             Hp            5    0.328 s      
[314] rptr_handler.v_rptr_handler._assert_157:precondition1           covered         Hp            5    0.328 s      
[315] rptr_handler.v_rptr_handler._assert_158                         cex             Hp            5    0.333 s      
[316] rptr_handler.v_rptr_handler._assert_158:precondition1           covered         Hp            5    0.333 s      
[317] rptr_handler.v_rptr_handler._assert_159                         cex             Hp            5    0.318 s      
[318] rptr_handler.v_rptr_handler._assert_159:precondition1           covered         Hp            5    0.318 s      
[319] rptr_handler.v_rptr_handler._assert_160                         cex             Hp            5    0.336 s      
[320] rptr_handler.v_rptr_handler._assert_160:precondition1           covered         Hp            5    0.336 s      
[321] rptr_handler.v_rptr_handler._assert_161                         cex             Hp            5    0.339 s      
[322] rptr_handler.v_rptr_handler._assert_161:precondition1           covered         Hp            5    0.339 s      
[323] rptr_handler.v_rptr_handler._assert_162                         proven          PRE    Infinite    0.000 s      
[324] rptr_handler.v_rptr_handler._assert_162:precondition1           unreachable     PRE    Infinite    0.000 s      
[325] rptr_handler.v_rptr_handler._assert_163                         proven          PRE    Infinite    0.000 s      
[326] rptr_handler.v_rptr_handler._assert_163:precondition1           unreachable     PRE    Infinite    0.000 s      
[327] rptr_handler.v_rptr_handler._assert_164                         proven          PRE    Infinite    0.000 s      
[328] rptr_handler.v_rptr_handler._assert_164:precondition1           unreachable     PRE    Infinite    0.000 s      
[329] rptr_handler.v_rptr_handler._assert_165                         proven          PRE    Infinite    0.000 s      
[330] rptr_handler.v_rptr_handler._assert_165:precondition1           unreachable     PRE    Infinite    0.000 s      
[331] rptr_handler.v_rptr_handler._assert_166                         proven          PRE    Infinite    0.000 s      
[332] rptr_handler.v_rptr_handler._assert_166:precondition1           unreachable     PRE    Infinite    0.000 s      
[333] rptr_handler.v_rptr_handler._assert_167                         proven          PRE    Infinite    0.000 s      
[334] rptr_handler.v_rptr_handler._assert_167:precondition1           unreachable     PRE    Infinite    0.000 s      
[335] rptr_handler.v_rptr_handler._assert_168                         proven          PRE    Infinite    0.000 s      
[336] rptr_handler.v_rptr_handler._assert_168:precondition1           unreachable     PRE    Infinite    0.000 s      
[337] rptr_handler.v_rptr_handler._assert_169                         proven          PRE    Infinite    0.000 s      
[338] rptr_handler.v_rptr_handler._assert_169:precondition1           unreachable     PRE    Infinite    0.000 s      
[339] rptr_handler.v_rptr_handler._assert_170                         cex             Hp            5    0.341 s      
[340] rptr_handler.v_rptr_handler._assert_170:precondition1           covered         Hp            5    0.341 s      
[341] rptr_handler.v_rptr_handler._assert_171                         cex             Hp            4    0.235 s      
[342] rptr_handler.v_rptr_handler._assert_171:precondition1           covered         Hp            4    0.235 s      
[343] rptr_handler.v_rptr_handler._assert_172                         cex             Hp            5    0.341 s      
[344] rptr_handler.v_rptr_handler._assert_172:precondition1           covered         Hp            5    0.341 s      
[345] rptr_handler.v_rptr_handler._assert_173                         cex             Hp            4    0.237 s      
[346] rptr_handler.v_rptr_handler._assert_173:precondition1           covered         Hp            4    0.237 s      
[347] rptr_handler.v_rptr_handler._assert_174                         proven          PRE    Infinite    0.000 s      
[348] rptr_handler.v_rptr_handler._assert_174:precondition1           unreachable     PRE    Infinite    0.000 s      
[349] rptr_handler.v_rptr_handler._assert_175                         proven          PRE    Infinite    0.000 s      
[350] rptr_handler.v_rptr_handler._assert_175:precondition1           unreachable     PRE    Infinite    0.000 s      
[351] rptr_handler.v_rptr_handler._assert_176                         proven          PRE    Infinite    0.000 s      
[352] rptr_handler.v_rptr_handler._assert_176:precondition1           unreachable     PRE    Infinite    0.000 s      
[353] rptr_handler.v_rptr_handler._assert_177                         proven          PRE    Infinite    0.000 s      
[354] rptr_handler.v_rptr_handler._assert_177:precondition1           unreachable     PRE    Infinite    0.000 s      
[355] rptr_handler.v_rptr_handler._assert_178                         proven          PRE    Infinite    0.000 s      
[356] rptr_handler.v_rptr_handler._assert_178:precondition1           unreachable     PRE    Infinite    0.000 s      
[357] rptr_handler.v_rptr_handler._assert_179                         proven          PRE    Infinite    0.000 s      
[358] rptr_handler.v_rptr_handler._assert_179:precondition1           unreachable     PRE    Infinite    0.000 s      
[359] rptr_handler.v_rptr_handler._assert_180                         cex             Hp            5    0.344 s      
[360] rptr_handler.v_rptr_handler._assert_180:precondition1           covered         Hp            5    0.344 s      
[361] rptr_handler.v_rptr_handler._assert_181                         cex             Hp            5    0.323 s      
[362] rptr_handler.v_rptr_handler._assert_181:precondition1           covered         Hp            5    0.300 s      
[363] rptr_handler.v_rptr_handler._assert_182                         proven          PRE    Infinite    0.000 s      
[364] rptr_handler.v_rptr_handler._assert_182:precondition1           unreachable     PRE    Infinite    0.000 s      
[365] rptr_handler.v_rptr_handler._assert_183                         proven          PRE    Infinite    0.000 s      
[366] rptr_handler.v_rptr_handler._assert_183:precondition1           unreachable     PRE    Infinite    0.000 s      
[367] rptr_handler.v_rptr_handler._assert_184                         proven          PRE    Infinite    0.000 s      
[368] rptr_handler.v_rptr_handler._assert_184:precondition1           unreachable     PRE    Infinite    0.000 s      
[369] rptr_handler.v_rptr_handler._assert_185                         proven          PRE    Infinite    0.000 s      
[370] rptr_handler.v_rptr_handler._assert_185:precondition1           unreachable     PRE    Infinite    0.000 s      
[371] rptr_handler.v_rptr_handler._assert_186                         proven          PRE    Infinite    0.000 s      
[372] rptr_handler.v_rptr_handler._assert_186:precondition1           unreachable     PRE    Infinite    0.000 s      
[373] rptr_handler.v_rptr_handler._assert_187                         proven          PRE    Infinite    0.000 s      
[374] rptr_handler.v_rptr_handler._assert_187:precondition1           unreachable     PRE    Infinite    0.000 s      
[375] rptr_handler.v_rptr_handler._assert_188                         proven          PRE    Infinite    0.000 s      
[376] rptr_handler.v_rptr_handler._assert_188:precondition1           unreachable     PRE    Infinite    0.000 s      
[377] rptr_handler.v_rptr_handler._assert_189                         proven          PRE    Infinite    0.000 s      
[378] rptr_handler.v_rptr_handler._assert_189:precondition1           unreachable     PRE    Infinite    0.000 s      
[379] rptr_handler.v_rptr_handler._assert_190                         cex             Hp            5    0.318 s      
[380] rptr_handler.v_rptr_handler._assert_190:precondition1           covered         Hp            5    0.318 s      
[381] rptr_handler.v_rptr_handler._assert_191                         cex             Hp            5    0.333 s      
[382] rptr_handler.v_rptr_handler._assert_191:precondition1           covered         Hp            5    0.333 s      
[383] rptr_handler.v_rptr_handler._assert_192                         cex             Hp            5    0.323 s      
[384] rptr_handler.v_rptr_handler._assert_192:precondition1           covered         Hp            5    0.303 s      
[385] rptr_handler.v_rptr_handler._assert_193                         cex             Hp            5    0.347 s      
[386] rptr_handler.v_rptr_handler._assert_193:precondition1           covered         Hp            5    0.347 s      
[387] rptr_handler.v_rptr_handler._assert_194                         cex             Hp            5    0.354 s      
[388] rptr_handler.v_rptr_handler._assert_194:precondition1           covered         Hp            5    0.354 s      
[389] rptr_handler.v_rptr_handler._assert_195                         cex             Hp            5    0.344 s      
[390] rptr_handler.v_rptr_handler._assert_195:precondition1           covered         Hp            5    0.300 s      
[391] rptr_handler.v_rptr_handler._assert_196                         cex             Hp            5    0.323 s      
[392] rptr_handler.v_rptr_handler._assert_196:precondition1           covered         Hp            5    0.300 s      
[393] rptr_handler.v_rptr_handler._assert_197                         cex             Hp            5    0.323 s      
[394] rptr_handler.v_rptr_handler._assert_197:precondition1           covered         Hp            5    0.300 s      
[395] rptr_handler.v_rptr_handler._assert_198                         cex             Hp            4    0.232 s      
[396] rptr_handler.v_rptr_handler._assert_198:precondition1           covered         Hp            4    0.232 s      
[397] rptr_handler.v_rptr_handler._assert_199                         cex             Hp            5    0.323 s      
[398] rptr_handler.v_rptr_handler._assert_199:precondition1           covered         Hp            5    0.300 s      
[399] rptr_handler.v_rptr_handler._assert_200                         cex             Hp            5    0.268 s      
[400] rptr_handler.v_rptr_handler._assert_200:precondition1           covered         Hp            5    0.268 s      
[401] rptr_handler.v_rptr_handler._assert_201                         cex             Hp            5    0.268 s      
[402] rptr_handler.v_rptr_handler._assert_201:precondition1           covered         Hp            5    0.268 s      
[403] rptr_handler.v_rptr_handler._assert_202                         cex             Hp            5    0.356 s      
[404] rptr_handler.v_rptr_handler._assert_202:precondition1           covered         Hp            5    0.356 s      
[405] rptr_handler.v_rptr_handler._assert_203                         cex             Hp            5    0.341 s      
[406] rptr_handler.v_rptr_handler._assert_203:precondition1           covered         Hp            5    0.341 s      
[407] rptr_handler.v_rptr_handler._assert_204                         cex             Hp            5    0.358 s      
[408] rptr_handler.v_rptr_handler._assert_204:precondition1           covered         Hp            5    0.358 s      
[409] rptr_handler.v_rptr_handler._assert_205                         proven          PRE    Infinite    0.000 s      
[410] rptr_handler.v_rptr_handler._assert_205:precondition1           covered         Hp            1    0.173 s      
[411] rptr_handler.v_rptr_handler._assert_206                         cex             Hp            5    0.360 s      
[412] rptr_handler.v_rptr_handler._assert_206:precondition1           covered         Hp            5    0.360 s      
[413] rptr_handler.v_rptr_handler._assert_207                         cex             Hp            5    0.333 s      
[414] rptr_handler.v_rptr_handler._assert_207:precondition1           covered         Hp            5    0.333 s      
[415] rptr_handler.v_rptr_handler._assert_208                         cex             Hp            5    0.333 s      
[416] rptr_handler.v_rptr_handler._assert_208:precondition1           covered         Hp            5    0.333 s      
[417] rptr_handler.v_rptr_handler._assert_209                         proven          PRE    Infinite    0.000 s      
[418] rptr_handler.v_rptr_handler._assert_209:precondition1           unreachable     PRE    Infinite    0.000 s      
[419] rptr_handler.v_rptr_handler._assert_210                         proven          PRE    Infinite    0.000 s      
[420] rptr_handler.v_rptr_handler._assert_210:precondition1           unreachable     PRE    Infinite    0.000 s      
[421] rptr_handler.v_rptr_handler._assert_211                         cex             Hp            5    0.361 s      
[422] rptr_handler.v_rptr_handler._assert_211:precondition1           covered         Hp            5    0.361 s      
[423] rptr_handler.v_rptr_handler._assert_212                         cex             Hp            5    0.303 s      
[424] rptr_handler.v_rptr_handler._assert_212:precondition1           covered         Hp            5    0.268 s      
[425] rptr_handler.v_rptr_handler._assert_213                         cex             Hp            5    0.365 s      
[426] rptr_handler.v_rptr_handler._assert_213:precondition1           covered         Hp            5    0.365 s      
[427] rptr_handler.v_rptr_handler._assert_214                         proven          PRE    Infinite    0.000 s      
[428] rptr_handler.v_rptr_handler._assert_214:precondition1           unreachable     PRE    Infinite    0.000 s      
[429] rptr_handler.v_rptr_handler._assert_215                         proven          PRE    Infinite    0.000 s      
[430] rptr_handler.v_rptr_handler._assert_215:precondition1           unreachable     PRE    Infinite    0.000 s      
[431] rptr_handler.v_rptr_handler._assert_216                         proven          PRE    Infinite    0.000 s      
[432] rptr_handler.v_rptr_handler._assert_216:precondition1           unreachable     PRE    Infinite    0.000 s      
[433] rptr_handler.v_rptr_handler._assert_217                         proven          PRE    Infinite    0.000 s      
[434] rptr_handler.v_rptr_handler._assert_217:precondition1           unreachable     PRE    Infinite    0.000 s      
[435] rptr_handler.v_rptr_handler._assert_218                         proven          PRE    Infinite    0.000 s      
[436] rptr_handler.v_rptr_handler._assert_218:precondition1           unreachable     PRE    Infinite    0.000 s      
[437] rptr_handler.v_rptr_handler._assert_219                         proven          PRE    Infinite    0.000 s      
[438] rptr_handler.v_rptr_handler._assert_219:precondition1           unreachable     PRE    Infinite    0.000 s      
[439] rptr_handler.v_rptr_handler._assert_220                         cex             Hp            5    0.303 s      
[440] rptr_handler.v_rptr_handler._assert_220:precondition1           covered         Hp            5    0.268 s      
[441] rptr_handler.v_rptr_handler._assert_221                         cex             Hp            5    0.323 s      
[442] rptr_handler.v_rptr_handler._assert_221:precondition1           covered         Hp            5    0.268 s      
[443] rptr_handler.v_rptr_handler._assert_222                         cex             Hp            5    0.367 s      
[444] rptr_handler.v_rptr_handler._assert_222:precondition1           covered         Hp            5    0.268 s      
[445] rptr_handler.v_rptr_handler._assert_223                         cex             Hp            5    0.356 s      
[446] rptr_handler.v_rptr_handler._assert_223:precondition1           covered         Hp            5    0.356 s      
[447] rptr_handler.v_rptr_handler._assert_224                         cex             Hp            5    0.326 s      
[448] rptr_handler.v_rptr_handler._assert_224:precondition1           covered         Hp            5    0.326 s      
[449] rptr_handler.v_rptr_handler._assert_225                         cex             Hp            5    0.323 s      
[450] rptr_handler.v_rptr_handler._assert_225:precondition1           covered         Hp            5    0.303 s      
[451] rptr_handler.v_rptr_handler._assert_226                         cex             Hp            5    0.356 s      
[452] rptr_handler.v_rptr_handler._assert_226:precondition1           covered         Hp            5    0.356 s      
[453] rptr_handler.v_rptr_handler._assert_227                         proven          PRE    Infinite    0.000 s      
[454] rptr_handler.v_rptr_handler._assert_227:precondition1           unreachable     PRE    Infinite    0.000 s      
[455] rptr_handler.v_rptr_handler._assert_228                         proven          PRE    Infinite    0.000 s      
[456] rptr_handler.v_rptr_handler._assert_228:precondition1           unreachable     PRE    Infinite    0.000 s      
[457] rptr_handler.v_rptr_handler._assert_229                         cex             Hp            4    0.253 s      
[458] rptr_handler.v_rptr_handler._assert_229:precondition1           covered         Hp            4    0.253 s      
[459] rptr_handler.v_rptr_handler._assert_230                         cex             Hp            5    0.356 s      
[460] rptr_handler.v_rptr_handler._assert_230:precondition1           covered         Hp            5    0.356 s      
[461] rptr_handler.v_rptr_handler._assert_231                         cex             Hp            5    0.369 s      
[462] rptr_handler.v_rptr_handler._assert_231:precondition1           covered         Hp            5    0.369 s      
[463] rptr_handler.v_rptr_handler._assert_232                         cex             Hp            4    0.261 s      
[464] rptr_handler.v_rptr_handler._assert_232:precondition1           covered         Hp            4    0.261 s      
[465] rptr_handler.v_rptr_handler._assert_233                         proven          PRE    Infinite    0.000 s      
[466] rptr_handler.v_rptr_handler._assert_233:precondition1           covered         Hp            4    0.263 s      
[467] rptr_handler.v_rptr_handler._assert_234                         proven          PRE    Infinite    0.000 s      
[468] rptr_handler.v_rptr_handler._assert_234:precondition1           covered         N             5    0.001 s      
[469] rptr_handler.v_rptr_handler._assert_235                         proven          PRE    Infinite    0.000 s      
[470] rptr_handler.v_rptr_handler._assert_235:precondition1           covered         Hp            2    0.182 s      
[471] rptr_handler.v_rptr_handler._assert_236                         proven          PRE    Infinite    0.000 s      
[472] rptr_handler.v_rptr_handler._assert_236:precondition1           covered         Hp            3    0.199 s      
[473] rptr_handler.v_rptr_handler._assert_237                         proven          PRE    Infinite    0.000 s      
[474] rptr_handler.v_rptr_handler._assert_237:precondition1           covered         Hp            1    0.046 s      
[475] rptr_handler.v_rptr_handler._assert_238                         proven          PRE    Infinite    0.000 s      
[476] rptr_handler.v_rptr_handler._assert_238:precondition1           covered         PRE           4    0.000 s      
[477] rptr_handler.v_rptr_handler._assert_239                         proven          PRE    Infinite    0.000 s      
[478] rptr_handler.v_rptr_handler._assert_239:precondition1           covered         PRE           5    0.000 s      
[479] rptr_handler.v_rptr_handler._assert_240                         proven          PRE    Infinite    0.000 s      
[480] rptr_handler.v_rptr_handler._assert_240:precondition1           covered         PRE           1    0.000 s      
[481] rptr_handler.v_rptr_handler._assert_241                         proven          PRE    Infinite    0.000 s      
[482] rptr_handler.v_rptr_handler._assert_241:precondition1           covered         PRE           2    0.000 s      
[483] rptr_handler.v_rptr_handler._assert_242                         proven          PRE    Infinite    0.000 s      
[484] rptr_handler.v_rptr_handler._assert_242:precondition1           covered         PRE           3    0.000 s      
[485] rptr_handler.v_rptr_handler._assert_243                         proven          PRE    Infinite    0.000 s      
[486] rptr_handler.v_rptr_handler._assert_243:precondition1           covered         Hp            1    0.052 s      
[487] rptr_handler.v_rptr_handler._assert_244                         proven          PRE    Infinite    0.000 s      
[488] rptr_handler.v_rptr_handler._assert_244:precondition1           covered         PRE           1    0.000 s      
[489] rptr_handler.v_rptr_handler._assert_245                         proven          PRE    Infinite    0.000 s      
[490] rptr_handler.v_rptr_handler._assert_245:precondition1           unreachable     PRE    Infinite    0.000 s      
[491] rptr_handler.v_rptr_handler._assert_246                         proven          PRE    Infinite    0.000 s      
[492] rptr_handler.v_rptr_handler._assert_246:precondition1           unreachable     PRE    Infinite    0.000 s      
[493] rptr_handler.v_rptr_handler._assert_247                         proven          PRE    Infinite    0.000 s      
[494] rptr_handler.v_rptr_handler._assert_247:precondition1           unreachable     PRE    Infinite    0.000 s      
[495] rptr_handler.v_rptr_handler._assert_248                         proven          PRE    Infinite    0.000 s      
[496] rptr_handler.v_rptr_handler._assert_248:precondition1           unreachable     PRE    Infinite    0.000 s      
[497] rptr_handler.v_rptr_handler._assert_249                         proven          PRE    Infinite    0.000 s      
[498] rptr_handler.v_rptr_handler._assert_249:precondition1           unreachable     PRE    Infinite    0.000 s      
[499] rptr_handler.v_rptr_handler._assert_250                         proven          PRE    Infinite    0.000 s      
[500] rptr_handler.v_rptr_handler._assert_250:precondition1           unreachable     PRE    Infinite    0.000 s      
[501] rptr_handler.v_rptr_handler._assert_251                         proven          PRE    Infinite    0.000 s      
[502] rptr_handler.v_rptr_handler._assert_251:precondition1           unreachable     PRE    Infinite    0.000 s      
[503] rptr_handler.v_rptr_handler._assert_252                         proven          PRE    Infinite    0.000 s      
[504] rptr_handler.v_rptr_handler._assert_252:precondition1           unreachable     PRE    Infinite    0.000 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.392 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
