// Seed: 2175843475
module module_0 (
    input wand id_0
);
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    inout  uwire id_2,
    input  tri0  id_3,
    output wand  id_4,
    input  tri1  id_5,
    output uwire id_6,
    output tri0  id_7
);
  wire id_9;
  assign id_6 = 1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output tri1 id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3,
    input supply1 id_4
);
  id_6 :
  assert property (@(posedge id_6) id_1) begin : LABEL_0
    id_3 <= id_6;
    id_3 <= id_6;
    id_2 <= id_1;
  end
  wire id_7;
  wor  id_8 = 1, id_9;
  module_0 modCall_1 (id_4);
  assign modCall_1.id_0 = 0;
endmodule
