# combin-for-FPGA

Build 74series(e.g. 74138 and ect.) and some combinational logic for FPGA, verilog.

# suppose list
decoders38.v (74138)  
priorityEncoders83.v (74148) dev.board has broken, not unit test.  

Just for exercise~ Happy debugging=v=



*Overrides default code language. display not right, no coq but verilog.  
```
$ cat .gitattributes
*.rb linguist-language=verilog
```

# referenceï¼š
[verilog encoding specification](http://zhangzhenyuan163.blog.163.com/blog/static/85819389201451053136233/)  
[7400 series](https://en.wikipedia.org/wiki/7400_series)  
[List of 7400 series integrated circuits](https://en.wikipedia.org/wiki/List_of_7400_series_integrated_circuits)  
[List of 4000 series integrated circuits](https://en.wikipedia.org/wiki/List_of_4000_series_integrated_circuits)  
[Language Savant. If your repository's language is being reported incorrectly, send us a pull request!](https://github.com/github/linguist)  