// Seed: 2883014959
module module_0 ();
  wire id_1, id_2, id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd90,
    parameter id_4 = 32'd58
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  inout wire _id_1;
  if (1) begin : LABEL_0
    wire [id_1  -  1 : 1] id_7;
  end else wire [1 'b0 : {  1  -  id_4  }] id_8;
  assign id_6 = 1;
endmodule
