#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00FAA318 .scope module, "muxtwo_4" "muxtwo_4" 2 2;
 .timescale 0 0;
v00FAC278_0 .net *"_s0", 1 0, L_00FEBF60; 1 drivers
v00FAC2D0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FAC328_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FAC380_0 .net *"_s6", 0 0, L_00FED540; 1 drivers
v00FAC3D8_0 .net "in1", 4 0, C4<zzzzz>; 0 drivers
v00FAC6F0_0 .net "in2", 4 0, C4<zzzzz>; 0 drivers
v00FAC488_0 .net "out", 4 0, L_00FED8B0; 1 drivers
v00FAC850_0 .net "sl", 0 0, C4<z>; 0 drivers
L_00FEBF60 .concat [ 1 1 0 0], C4<z>, C4<0>;
L_00FED540 .cmp/eq 2, L_00FEBF60, C4<00>;
L_00FED8B0 .functor MUXZ 5, C4<zzzzz>, C4<zzzzz>, L_00FED540, C4<>;
S_00FAA5C0 .scope module, "testBench" "testBench" 3 2;
 .timescale 0 0;
v00FEC380_0 .var "clk", 0 0;
v00FEC3D8_0 .var "rst", 0 0;
S_00FAA538 .scope module, "cpu" "CPU" 3 20, 4 24, S_00FAA5C0;
 .timescale 0 0;
v00FEAFD0_0 .net "IFFlush", 0 0, v00FE8200_0; 1 drivers
v00FEAC08_0 .net "IFIDWrite", 0 0, v00FE9628_0; 1 drivers
v00FEAEC8_0 .net "PCWrite", 0 0, v00FE9940_0; 1 drivers
v00FEACB8_0 .net *"_s113", 0 0, L_00FF2168; 1 drivers
v00FEAD10_0 .net *"_s115", 0 0, L_00FF2008; 1 drivers
v00FEABB0_0 .net *"_s125", 0 0, L_00FF1B90; 1 drivers
v00FEAD68_0 .net *"_s127", 0 0, L_00FF1AE0; 1 drivers
v00FEADC0_0 .net *"_s131", 0 0, L_00FF1F58; 1 drivers
v00FEAB58_0 .net *"_s133", 0 0, L_00FF1C40; 1 drivers
v00FEAC60_0 .net *"_s135", 0 0, L_00FF1C98; 1 drivers
v00FEAE18_0 .net *"_s147", 0 0, L_00FF0A08; 1 drivers
v00FEAE70_0 .net *"_s149", 0 0, L_00FF0CC8; 1 drivers
v00FEAF20_0 .net *"_s34", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v00FEB7D0_0 .net *"_s55", 0 0, L_00FEC678; 1 drivers
v00FEB9E0_0 .net *"_s57", 0 0, L_00FEC780; 1 drivers
v00FEB930_0 .net *"_s61", 0 0, L_00FEC518; 1 drivers
v00FEBAE8_0 .net *"_s63", 0 0, L_00FECBA0; 1 drivers
v00FEB828_0 .net *"_s65", 0 0, L_00FECCA8; 1 drivers
v00FEBDA8_0 .net *"_s69", 0 0, L_00FECBF8; 1 drivers
v00FEBE58_0 .net *"_s71", 0 0, L_00FEC9E8; 1 drivers
v00FEBCF8_0 .net *"_s73", 0 0, L_00FECD00; 1 drivers
v00FEB880_0 .net *"_s75", 0 0, L_00FECEB8; 1 drivers
v00FEBD50_0 .net "addBranchOut", 31 0, L_00FEE300; 1 drivers
v00FEBEB0_0 .net "aluResult", 31 0, v00FE6DF8_0; 1 drivers
v00FEBF08_0 .net "aluctrl", 3 0, v00FE7DA8_0; 1 drivers
v00FEBE00_0 .net "clk", 0 0, v00FEC380_0; 1 drivers
v00FEBB40_0 .net "ctrlSetZero", 0 0, v00FE9838_0; 1 drivers
v00FEB568_0 .net "ctrlUnitOutCode", 9 0, v00FE94C8_0; 1 drivers
v00FEB460_0 .net "dmOutData", 31 0, L_00FF0AB8; 1 drivers
v00FEB4B8_0 .net "exmemOut", 106 0, v00FE6560_0; 1 drivers
v00FEB510_0 .net "extSign32", 31 0, L_00FEE3B0; 1 drivers
v00FEB5C0_0 .net "forwardA", 1 0, v00FE7618_0; 1 drivers
v00FEB670_0 .net "forwardB", 1 0, v00FE7A90_0; 1 drivers
v00FEB720_0 .net "idexOut", 151 0, v00FE7040_0; 1 drivers
v00FEB618_0 .net "ifidOut", 63 0, v00FE99F0_0; 1 drivers
v00FEB6C8_0 .net "imOutData", 31 0, L_00FED4E8; 1 drivers
v00FEB778_0 .net "isBranchOut", 0 0, v00FE8F10_0; 1 drivers
v00FEB8D8_0 .net "memwbOut", 70 0, v00FACE80_0; 1 drivers
v00FEB988_0 .net "mt1Out", 31 0, v00FE7460_0; 1 drivers
v00FEBA38_0 .net "mt2Out", 31 0, v00FE79E0_0; 1 drivers
v00FEBC48_0 .net "mt3Out", 31 0, v00FE8D58_0; 1 drivers
v00FEBA90_0 .net "mt4Out", 31 0, v00FE8F68_0; 1 drivers
v00FEBB98_0 .net "mw32Out", 31 0, L_00FEC6D0; 1 drivers
v00FEBBF0_0 .net "mw32_memOut", 31 0, L_00FF0D78; 1 drivers
v00FEBCA0_0 .net "mw5Out", 4 0, L_00FF1BE8; 1 drivers
v00FEC278_0 .net "mw9Out", 8 0, L_00FEE0F0; 1 drivers
v00FEC1C8_0 .net "overflow", 0 0, v00FE6DA0_0; 1 drivers
v00FEC010_0 .net "pc1Out", 31 0, L_00FED070; 1 drivers
v00FEC118_0 .net "pcInputAddr", 31 0, L_00FED490; 1 drivers
v00FEC068_0 .net "pcOutAddr", 31 0, v00FEA6E0_0; 1 drivers
v00FEBFB8_0 .net "pcPlus4", 31 0, L_00FED800; 1 drivers
v00FEC0C0_0 .net "reg1Data", 31 0, L_00FEFF20; 1 drivers
v00FEC2D0_0 .net "reg2Data", 31 0, L_00FF0000; 1 drivers
v00FEC170_0 .net "rst", 0 0, v00FEC3D8_0; 1 drivers
v00FEC220_0 .net "sl2AddOut", 31 0, L_00FED960; 1 drivers
v00FEC328_0 .net "zero", 0 0, v00FE6C98_0; 1 drivers
L_00FED0C8 .part v00FE99F0_0, 0, 26;
L_00FED178 .part L_00FED800, 28, 4;
L_00FED388 .part v00FE94C8_0, 9, 1;
L_00FED5F0 .part v00FE7040_0, 143, 1;
L_00FED648 .part v00FE7040_0, 5, 5;
L_00FED6A0 .part v00FE99F0_0, 21, 5;
L_00FED6F8 .part v00FE99F0_0, 16, 5;
L_00FEDCD0 .part v00FE7040_0, 0, 5;
L_00FEDF38 .part v00FE7040_0, 145, 1;
L_00FEDC78 .part v00FE99F0_0, 26, 6;
L_00FEDC20 .part v00FE6560_0, 103, 1;
L_00FEDEE0 .part v00FE6560_0, 0, 5;
L_00FEDB18 .part v00FE99F0_0, 26, 6;
L_00FEDF90 .part v00FE6560_0, 37, 32;
L_00FEE250 .part v00FE6560_0, 37, 32;
L_00FEDE88 .part v00FE99F0_0, 26, 6;
L_00FEDD28 .part v00FE99F0_0, 32, 32;
L_00FEDAC0 .arith/mult 32, L_00FEE3B0, C4<00000000000000000000000000000100>;
L_00FEDDD8 .part v00FE94C8_0, 0, 9;
L_00FEE040 .part v00FE99F0_0, 0, 16;
L_00FEDE30 .part v00FE99F0_0, 21, 5;
L_00FEDA68 .part v00FE99F0_0, 16, 5;
L_00FEE098 .part v00FACE80_0, 0, 5;
L_00FEDBC8 .part v00FACE80_0, 69, 1;
L_00FEC888 .part v00FE99F0_0, 21, 5;
L_00FEC678 .part v00FE94C8_0, 6, 1;
L_00FEC780 .part L_00FEE0F0, 5, 1;
L_00FEC4C0 .concat [ 1 1 0 0], L_00FEC780, L_00FEC678;
L_00FEC518 .part L_00FEE0F0, 2, 1;
L_00FECBA0 .part L_00FEE0F0, 4, 1;
L_00FECCA8 .part L_00FEE0F0, 3, 1;
L_00FEC990 .concat [ 1 1 1 0], L_00FECCA8, L_00FECBA0, L_00FEC518;
L_00FECBF8 .part L_00FEE0F0, 7, 1;
L_00FEC9E8 .part L_00FEE0F0, 8, 1;
L_00FECD00 .part L_00FEE0F0, 1, 1;
L_00FECEB8 .part L_00FEE0F0, 0, 1;
L_00FECAF0 .concat [ 1 1 1 1], L_00FECEB8, L_00FECD00, L_00FEC9E8, L_00FECBF8;
L_00FECD58 .part v00FE99F0_0, 32, 32;
L_00FECE60 .part v00FE99F0_0, 16, 5;
L_00FECA40 .part v00FE99F0_0, 11, 5;
L_00FECA98 .part v00FE7040_0, 147, 5;
L_00FEC8E0 .part v00FE7040_0, 5, 5;
L_00FECB48 .part v00FE7040_0, 0, 5;
L_00FEC830 .part v00FE6560_0, 105, 1;
L_00FECDB0 .part v00FE6560_0, 0, 5;
L_00FECF10 .part v00FACE80_0, 0, 5;
L_00FECE08 .part v00FACE80_0, 69, 1;
L_00FECC50 .part v00FE7040_0, 74, 32;
L_00FEC570 .part v00FE6560_0, 37, 32;
L_00FEC468 .part v00FE7040_0, 42, 32;
L_00FEC5C8 .part v00FE6560_0, 37, 32;
L_00FEC728 .part v00FE7040_0, 10, 32;
L_00FEC938 .part v00FE7040_0, 141, 1;
L_00FF1A88 .part v00FE7040_0, 10, 6;
L_00FF2168 .part v00FE7040_0, 139, 1;
L_00FF2008 .part v00FE7040_0, 138, 1;
L_00FF2320 .concat [ 1 1 0 0], L_00FF2008, L_00FF2168;
L_00FF21C0 .part v00FE7040_0, 5, 5;
L_00FF1E50 .part v00FE7040_0, 0, 5;
L_00FF1B38 .part v00FE7040_0, 140, 1;
L_00FF1B90 .part v00FE7040_0, 146, 1;
L_00FF1AE0 .part v00FE7040_0, 145, 1;
L_00FF2378 .concat [ 1 1 0 0], L_00FF1AE0, L_00FF1B90;
L_00FF1F58 .part v00FE7040_0, 144, 1;
L_00FF1C40 .part v00FE7040_0, 143, 1;
L_00FF1C98 .part v00FE7040_0, 142, 1;
L_00FF1CF0 .concat [ 1 1 1 0], L_00FF1C98, L_00FF1C40, L_00FF1F58;
L_00FF09B0 .part v00FE6560_0, 37, 32;
L_00FF0E80 .part v00FE6560_0, 5, 32;
L_00FF07A0 .part v00FE6560_0, 103, 1;
L_00FF0C18 .part v00FE6560_0, 102, 1;
L_00FF0A08 .part v00FE6560_0, 106, 1;
L_00FF0CC8 .part v00FE6560_0, 105, 1;
L_00FF0ED8 .concat [ 1 1 0 0], L_00FF0CC8, L_00FF0A08;
L_00FF0850 .part v00FE6560_0, 37, 32;
L_00FF05E8 .part v00FE6560_0, 0, 5;
L_00FF0590 .part v00FACE80_0, 5, 32;
L_00FF0488 .part v00FACE80_0, 37, 32;
L_00FF0DD0 .part v00FACE80_0, 70, 1;
S_00F9AEC8 .scope module, "mw32_pc1" "muxtwo_32" 4 78, 5 2, S_00FAA538;
 .timescale 0 0;
v00FEA108_0 .net *"_s0", 1 0, L_00FED9B8; 1 drivers
v00FEA160_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FEA210_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FEA420_0 .net *"_s6", 0 0, L_00FED1D0; 1 drivers
v00FEA478_0 .alias "in1", 31 0, v00FEBFB8_0;
v00FEA4D0_0 .alias "in2", 31 0, v00FEBD50_0;
v00FEA528_0 .alias "out", 31 0, v00FEC010_0;
v00FEAF78_0 .alias "sl", 0 0, v00FEB778_0;
L_00FED9B8 .concat [ 1 1 0 0], v00FE8F10_0, C4<0>;
L_00FED1D0 .cmp/eq 2, L_00FED9B8, C4<00>;
L_00FED070 .functor MUXZ 32, L_00FEE300, L_00FED800, L_00FED1D0, C4<>;
S_00F9A208 .scope module, "sl2Add" "SL2Add" 4 79, 6 1, S_00FAA538;
 .timescale 0 0;
v00FEA370_0 .net *"_s1", 23 0, L_00FED7A8; 1 drivers
v00FEA948_0 .net *"_s2", 29 0, L_00FED908; 1 drivers
v00FEAB00_0 .net *"_s7", 1 0, C4<00>; 1 drivers
v00FEA580_0 .net "in26", 25 0, L_00FED0C8; 1 drivers
v00FEA0B0_0 .net "in4", 3 0, L_00FED178; 1 drivers
v00FEA738_0 .alias "out32", 31 0, v00FEC220_0;
v00FEA630_0 .var "temp", 1 0;
L_00FED7A8 .part L_00FED0C8, 0, 24;
L_00FED908 .concat [ 2 24 4 0], v00FEA630_0, L_00FED7A8, L_00FED178;
L_00FED960 .concat [ 30 2 0 0], L_00FED908, C4<00>;
S_00F9A070 .scope module, "mw32_pc2" "muxtwo_32" 4 80, 5 2, S_00FAA538;
 .timescale 0 0;
v00FEA1B8_0 .net *"_s0", 1 0, L_00FED120; 1 drivers
v00FEA2C0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FEA3C8_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FEAA50_0 .net *"_s6", 0 0, L_00FED858; 1 drivers
v00FEA898_0 .alias "in1", 31 0, v00FEC010_0;
v00FEA058_0 .alias "in2", 31 0, v00FEC220_0;
v00FEA5D8_0 .alias "out", 31 0, v00FEC118_0;
v00FEA268_0 .net "sl", 0 0, L_00FED388; 1 drivers
L_00FED120 .concat [ 1 1 0 0], L_00FED388, C4<0>;
L_00FED858 .cmp/eq 2, L_00FED120, C4<00>;
L_00FED490 .functor MUXZ 32, L_00FED960, L_00FED070, L_00FED858, C4<>;
S_00F99FE8 .scope module, "pc" "PC" 4 81, 7 1, S_00FAA538;
 .timescale 0 0;
P_00FA74FC .param/l "WIDTH" 7 1, +C4<0100000>;
v00FEA318_0 .alias "PCWrite", 0 0, v00FEAEC8_0;
v00FEA790_0 .alias "clk", 0 0, v00FEBE00_0;
v00FEA688_0 .alias "inAddr", 31 0, v00FEC118_0;
v00FEA6E0_0 .var "outAddr", 31 0;
v00FEA7E8_0 .alias "overflow", 0 0, v00FEC1C8_0;
v00FEA8F0_0 .alias "rst", 0 0, v00FEC170_0;
E_00FA7438 .event posedge, v00FACB10_0;
S_00F9A318 .scope module, "add4" "Add4" 4 82, 8 2, S_00FAA538;
 .timescale 0 0;
v00FE9FC8_0 .net *"_s0", 32 0, L_00FED228; 1 drivers
v00FE9B50_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FEA9A0_0 .net *"_s4", 32 0, C4<000000000000000000000000000000100>; 1 drivers
v00FEAAA8_0 .net *"_s6", 32 0, L_00FEDA10; 1 drivers
v00FEA840_0 .alias "inAddr", 31 0, v00FEC068_0;
v00FEA9F8_0 .alias "outAddr", 31 0, v00FEBFB8_0;
L_00FED228 .concat [ 32 1 0 0], v00FEA6E0_0, C4<0>;
L_00FEDA10 .arith/sum 33, L_00FED228, C4<000000000000000000000000000000100>;
L_00FED800 .part L_00FEDA10, 0, 32;
S_00F9AA88 .scope module, "im" "IM" 4 83, 9 1, S_00FAA538;
 .timescale 0 0;
P_00FA73BC .param/l "WIDTH" 9 1, +C4<0100000>;
v00FE9050_0 .net *"_s0", 7 0, L_00FED280; 1 drivers
v00FE9A48_0 .net *"_s10", 7 0, L_00FECF68; 1 drivers
v00FE92B8_0 .net *"_s12", 2 0, C4<010>; 1 drivers
v00FE9AA0_0 .net *"_s16", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00FE90A8_0 .net *"_s17", 31 0, L_00FED3E0; 1 drivers
v00FE9520_0 .net *"_s18", 31 0, L_00FED750; 1 drivers
v00FE95D0_0 .net *"_s2", 2 0, C4<011>; 1 drivers
v00FE91B0_0 .net *"_s20", 7 0, L_00FECFC0; 1 drivers
v00FE9F70_0 .net *"_s22", 1 0, C4<01>; 1 drivers
v00FE9C58_0 .net *"_s26", 29 0, C4<000000000000000000000000000000>; 1 drivers
v00FE9E68_0 .net *"_s27", 31 0, L_00FED598; 1 drivers
v00FE9C00_0 .net *"_s28", 31 0, L_00FED018; 1 drivers
v00FE9D60_0 .net *"_s30", 7 0, L_00FED438; 1 drivers
v00FE9BA8_0 .net *"_s6", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00FE9DB8_0 .net *"_s7", 31 0, L_00FED2D8; 1 drivers
v00FE9EC0_0 .net *"_s8", 31 0, L_00FED330; 1 drivers
v00FE9CB0_0 .alias "inAddr", 31 0, v00FEC068_0;
v00FE9E10 .array "mem", 0 16383, 7 0;
v00FE9D08_0 .alias "outContent", 31 0, v00FEB6C8_0;
L_00FED280 .array/port v00FE9E10, L_00FED330;
L_00FED2D8 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_00FED330 .arith/sum 32, v00FEA6E0_0, L_00FED2D8;
L_00FECF68 .array/port v00FE9E10, L_00FED750;
L_00FED3E0 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_00FED750 .arith/sum 32, v00FEA6E0_0, L_00FED3E0;
L_00FECFC0 .array/port v00FE9E10, L_00FED018;
L_00FED598 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_00FED018 .arith/sum 32, v00FEA6E0_0, L_00FED598;
L_00FED438 .array/port v00FE9E10, v00FEA6E0_0;
L_00FED4E8 .concat [ 8 8 8 8], L_00FED438, L_00FECFC0, L_00FECF68, L_00FED280;
S_00F9ADB8 .scope module, "ifid" "IFID" 4 85, 10 1, S_00FAA538;
 .timescale 0 0;
v00FE9AF8_0 .alias "IFFlush", 0 0, v00FEAFD0_0;
v00FE9730_0 .alias "IFIDWrite", 0 0, v00FEAC08_0;
v00FE9788_0 .alias "addr4", 31 0, v00FEBFB8_0;
v00FE97E0_0 .alias "clk", 0 0, v00FEBE00_0;
v00FE9470_0 .alias "ins", 31 0, v00FEB6C8_0;
v00FE99F0_0 .var "out", 63 0;
v00FE9100_0 .alias "rst", 0 0, v00FEC170_0;
S_00F9A180 .scope module, "hazardCheck" "HazardCheckUnit" 4 87, 11 1, S_00FAA538;
 .timescale 0 0;
v00FE9260_0 .net "EXMEMRead", 0 0, L_00FEDC20; 1 drivers
v00FE9368_0 .net "EXMEMRt", 4 0, L_00FEDEE0; 1 drivers
v00FE9310_0 .net "IDEXMemRead", 0 0, L_00FED5F0; 1 drivers
v00FE93C0_0 .net "IDEXRd", 4 0, L_00FEDCD0; 1 drivers
v00FE9680_0 .net "IDEXRegWrite", 0 0, L_00FEDF38; 1 drivers
v00FE9578_0 .net "IDEXRt", 4 0, L_00FED648; 1 drivers
v00FE98E8_0 .net "IFIDRs", 4 0, L_00FED6A0; 1 drivers
v00FE96D8_0 .net "IFIDRt", 4 0, L_00FED6F8; 1 drivers
v00FE9628_0 .var "IFIDWrite", 0 0;
v00FE9940_0 .var "PCWrite", 0 0;
v00FE9158_0 .alias "clk", 0 0, v00FEBE00_0;
v00FE9838_0 .var "ctrlSetZero", 0 0;
v00FE9998_0 .net "opcode", 5 0, L_00FEDC78; 1 drivers
E_00FA7498/0 .event edge, v00FACB10_0, v00FE9680_0, v00FE93C0_0, v00FE96D8_0;
E_00FA7498/1 .event edge, v00FE98E8_0, v00FE9578_0, v00FE9310_0, v00FE9998_0;
E_00FA7498 .event/or E_00FA7498/0, E_00FA7498/1;
S_00FA9080 .scope module, "controlunit" "controlUnit" 4 88, 12 1, S_00FAA538;
 .timescale 0 0;
v00FE9208_0 .net "clk", 0 0, C4<z>; 0 drivers
v00FE9890_0 .net "inCode", 5 0, L_00FEDB18; 1 drivers
v00FE9418_0 .alias "outCode", 9 0, v00FEB568_0;
v00FE94C8_0 .var "result", 9 0;
E_00FA71F8 .event edge, v00FE9890_0;
S_00FA8800 .scope module, "mt3" "muxthree" 4 89, 13 1, S_00FAA538;
 .timescale 0 0;
v00FE8E08_0 .alias "in1", 31 0, v00FEC0C0_0;
v00FE8CA8_0 .alias "in2", 31 0, v00FEBBF0_0;
v00FE8B48_0 .net "in3", 31 0, L_00FEDF90; 1 drivers
v00FE8D58_0 .var "out", 31 0;
v00FE8BF8_0 .alias "sl", 1 0, v00FEB5C0_0;
E_00FA70D8 .event edge, v00FE8B48_0, v00FACA08_0, v00FE7880_0, v00FE7250_0;
S_00FA95D0 .scope module, "mt4" "muxthree" 4 90, 13 1, S_00FAA538;
 .timescale 0 0;
v00FE8D00_0 .alias "in1", 31 0, v00FEC2D0_0;
v00FE8FC0_0 .alias "in2", 31 0, v00FEBBF0_0;
v00FE8DB0_0 .net "in3", 31 0, L_00FEE250; 1 drivers
v00FE8F68_0 .var "out", 31 0;
v00FE8EB8_0 .alias "sl", 1 0, v00FEB670_0;
E_00FA6FF8 .event edge, v00FE8DB0_0, v00FACA08_0, v00FE71F8_0, v00FE7A38_0;
S_00FA9218 .scope module, "isBranch" "IsBranch" 4 91, 14 1, S_00FAA538;
 .timescale 0 0;
v00FE8200_0 .var "IFFlush", 0 0;
v00FE8BA0_0 .alias "in1", 31 0, v00FEBC48_0;
v00FE8E60_0 .alias "in2", 31 0, v00FEBA90_0;
v00FE8C50_0 .net "opcode", 5 0, L_00FEDE88; 1 drivers
v00FE8F10_0 .var "out", 0 0;
E_00FA6F98 .event edge, v00FE8C50_0, v00FE8E60_0, v00FE8BA0_0;
S_00FAA070 .scope module, "addBranch" "AddBranch" 4 92, 15 2, S_00FAA538;
 .timescale 0 0;
v00FE8360_0 .net "inAddr_add", 31 0, L_00FEDD28; 1 drivers
v00FE80F8_0 .net "inAddr_sl2", 31 0, L_00FEDAC0; 1 drivers
v00FE81A8_0 .alias "outAddr", 31 0, v00FEBD50_0;
L_00FEE300 .arith/sum 32, L_00FEDD28, L_00FEDAC0;
S_00FA9FE8 .scope module, "mw9" "muxtwo_9" 4 93, 16 1, S_00FAA538;
 .timescale 0 0;
v00FE88E0_0 .net *"_s0", 1 0, L_00FEE1A0; 1 drivers
v00FE8678_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FE8410_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FE8938_0 .net *"_s6", 0 0, L_00FEE2A8; 1 drivers
v00FE8048_0 .net "in1", 8 0, L_00FEDDD8; 1 drivers
v00FE8728_0 .net "in2", 8 0, C4<000000000>; 1 drivers
v00FE8A40_0 .alias "out", 8 0, v00FEC278_0;
v00FE8AF0_0 .alias "sl", 0 0, v00FEBB40_0;
L_00FEE1A0 .concat [ 1 1 0 0], v00FE9838_0, C4<0>;
L_00FEE2A8 .cmp/eq 2, L_00FEE1A0, C4<00>;
L_00FEE0F0 .functor MUXZ 9, C4<000000000>, L_00FEDDD8, L_00FEE2A8, C4<>;
S_00FAA0F8 .scope module, "signext" "signExt" 4 94, 17 1, S_00FAA538;
 .timescale 0 0;
v00FE8570_0 .net *"_s1", 0 0, L_00FEE148; 1 drivers
v00FE8888_0 .net *"_s10", 15 0, C4<0000000000000000>; 1 drivers
v00FE8990_0 .net *"_s12", 15 0, C4<1111111111111111>; 1 drivers
v00FE8518_0 .net *"_s2", 1 0, L_00FEDD80; 1 drivers
v00FE89E8_0 .net *"_s5", 0 0, C4<0>; 1 drivers
v00FE8150_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v00FE83B8_0 .net *"_s8", 0 0, L_00FEE1F8; 1 drivers
v00FE8308_0 .net "in1", 15 0, L_00FEE040; 1 drivers
v00FE8468_0 .alias "out", 31 0, v00FEB510_0;
v00FE8A98_0 .net "temp", 15 0, L_00FEDFE8; 1 drivers
L_00FEE148 .part L_00FEE040, 15, 1;
L_00FEDD80 .concat [ 1 1 0 0], L_00FEE148, C4<0>;
L_00FEE1F8 .cmp/eq 2, L_00FEDD80, C4<00>;
L_00FEDFE8 .functor MUXZ 16, C4<1111111111111111>, C4<0000000000000000>, L_00FEE1F8, C4<>;
L_00FEE3B0 .concat [ 16 16 0 0], L_00FEE040, L_00FEDFE8;
S_00FA9ED8 .scope module, "regHeap" "RegHeap" 4 95, 18 1, S_00FAA538;
 .timescale 0 0;
L_00FEFF20 .functor BUFZ 32, L_00FEE358, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00FF0000 .functor BUFZ 32, L_00FEDB70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00FE7670_0 .net *"_s0", 31 0, L_00FEE358; 1 drivers
v00FE8830_0 .net *"_s4", 31 0, L_00FEDB70; 1 drivers
v00FE85C8_0 .alias "clk", 0 0, v00FEBE00_0;
v00FE80A0 .array "mem", 0 31, 31 0;
v00FE84C0_0 .net "readReg1", 4 0, L_00FEDE30; 1 drivers
v00FE8620_0 .net "readReg2", 4 0, L_00FEDA68; 1 drivers
v00FE82B0_0 .alias "reg1Data", 31 0, v00FEC0C0_0;
v00FE8258_0 .alias "reg2Data", 31 0, v00FEC2D0_0;
v00FE8780_0 .net "regWrite", 0 0, L_00FEDBC8; 1 drivers
v00FE86D0_0 .alias "writeData", 31 0, v00FEBBF0_0;
v00FE87D8_0 .net "writeReg", 4 0, L_00FEE098; 1 drivers
E_00FA7278/0 .event edge, v00FACA08_0;
E_00FA7278/1 .event posedge, v00FACB10_0;
E_00FA7278 .event/or E_00FA7278/0, E_00FA7278/1;
L_00FEE358 .array/port v00FE80A0, L_00FEDE30;
L_00FEDB70 .array/port v00FE80A0, L_00FEDA68;
S_00FA9E50 .scope module, "idex" "IDEX" 4 97, 19 1, S_00FAA538;
 .timescale 0 0;
v00FE78D8_0 .net "add4", 31 0, L_00FECD58; 1 drivers
v00FE7988_0 .alias "clk", 0 0, v00FEBE00_0;
v00FE7AE8_0 .net "ex", 3 0, L_00FECAF0; 1 drivers
v00FE7568_0 .net "m", 2 0, L_00FEC990; 1 drivers
v00FE7040_0 .var "out", 151 0;
v00FE71A0_0 .net "rd", 4 0, L_00FECA40; 1 drivers
v00FE7880_0 .alias "readData1", 31 0, v00FEC0C0_0;
v00FE71F8_0 .alias "readData2", 31 0, v00FEC2D0_0;
v00FE72A8_0 .net "rs", 4 0, L_00FEC888; 1 drivers
v00FE7300_0 .alias "rst", 0 0, v00FEC170_0;
v00FE7720_0 .net "rt", 4 0, L_00FECE60; 1 drivers
v00FE7358_0 .alias "signExt", 31 0, v00FEB510_0;
v00FE73B0_0 .net "wb", 1 0, L_00FEC4C0; 1 drivers
S_00FAA3A0 .scope module, "swapUnit" "SwapUnit" 4 99, 20 1, S_00FAA538;
 .timescale 0 0;
v00FE77D0_0 .net "EXMEMregWrite", 0 0, L_00FEC830; 1 drivers
v00FE70F0_0 .net "EXMEMregisterRd", 4 0, L_00FECDB0; 1 drivers
v00FE7778_0 .net "MEMWBregWrite", 0 0, L_00FECE08; 1 drivers
v00FE7148_0 .net "MEMWBregisterRd", 4 0, L_00FECF10; 1 drivers
v00FE7618_0 .var "forwardA", 1 0;
v00FE7A90_0 .var "forwardB", 1 0;
v00FE75C0_0 .net "rd", 4 0, L_00FECB48; 1 drivers
v00FE7510_0 .net "rs", 4 0, L_00FECA98; 1 drivers
v00FE76C8_0 .alias "rst", 0 0, v00FEC170_0;
v00FE7408_0 .net "rt", 4 0, L_00FEC8E0; 1 drivers
E_00FA71D8/0 .event edge, v00FACDD0_0, v00FE7A38_0, v00FE7250_0, v00FE7778_0;
E_00FA71D8/1 .event edge, v00FE7148_0, v00FE70F0_0, v00FE77D0_0, v00FE75C0_0;
E_00FA71D8/2 .event edge, v00FE7408_0, v00FE7510_0;
E_00FA71D8 .event/or E_00FA71D8/0, E_00FA71D8/1, E_00FA71D8/2;
S_00FA9DC8 .scope module, "mt1" "muxthree" 4 100, 13 1, S_00FAA538;
 .timescale 0 0;
v00FE7828_0 .net "in1", 31 0, L_00FECC50; 1 drivers
v00FE74B8_0 .alias "in2", 31 0, v00FEBBF0_0;
v00FE7930_0 .net "in3", 31 0, L_00FEC570; 1 drivers
v00FE7460_0 .var "out", 31 0;
v00FE7250_0 .alias "sl", 1 0, v00FEB5C0_0;
E_00FA6BD8 .event edge, v00FE7930_0, v00FACA08_0, v00FE7828_0, v00FE7250_0;
S_00FA9D40 .scope module, "mt2" "muxthree" 4 101, 13 1, S_00FAA538;
 .timescale 0 0;
v00FE7B40_0 .net "in1", 31 0, L_00FEC468; 1 drivers
v00FE7CA0_0 .alias "in2", 31 0, v00FEBBF0_0;
v00FE7098_0 .net "in3", 31 0, L_00FEC5C8; 1 drivers
v00FE79E0_0 .var "out", 31 0;
v00FE7A38_0 .alias "sl", 1 0, v00FEB670_0;
E_00FA6E78 .event edge, v00FE7098_0, v00FACA08_0, v00FE7B40_0, v00FE7A38_0;
S_00FA9C30 .scope module, "mw32" "muxtwo_32" 4 102, 5 2, S_00FAA538;
 .timescale 0 0;
v00FE7EB0_0 .net *"_s0", 1 0, L_00FEC620; 1 drivers
v00FE7E00_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FE7F08_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FE7E58_0 .net *"_s6", 0 0, L_00FEC7D8; 1 drivers
v00FE7F60_0 .alias "in1", 31 0, v00FEBA38_0;
v00FE7FB8_0 .net "in2", 31 0, L_00FEC728; 1 drivers
v00FE7CF8_0 .alias "out", 31 0, v00FEBB98_0;
v00FE7C48_0 .net "sl", 0 0, L_00FEC938; 1 drivers
L_00FEC620 .concat [ 1 1 0 0], L_00FEC938, C4<0>;
L_00FEC7D8 .cmp/eq 2, L_00FEC620, C4<00>;
L_00FEC6D0 .functor MUXZ 32, L_00FEC728, v00FE79E0_0, L_00FEC7D8, C4<>;
S_00FA9A98 .scope module, "aluControl" "ALUControl" 4 103, 21 1, S_00FAA538;
 .timescale 0 0;
v00FE7DA8_0 .var "aluctrl", 3 0;
v00FE7BF0_0 .net "aluop", 1 0, L_00FF2320; 1 drivers
v00FE7B98_0 .net "clk", 0 0, C4<z>; 0 drivers
v00FE7D50_0 .net "func", 5 0, L_00FF1A88; 1 drivers
E_00FA63B8 .event edge, v00FE6B90_0, v00FE7BF0_0, v00FE7D50_0;
S_00FA9F60 .scope module, "alu" "ALU" 4 104, 22 1, S_00FAA538;
 .timescale 0 0;
v00FE6E50_0 .net "clk", 0 0, C4<z>; 0 drivers
v00FE6B90_0 .alias "ctrl", 3 0, v00FEBF08_0;
v00FE6BE8_0 .alias "in1", 31 0, v00FEB988_0;
v00FE6C40_0 .alias "in2", 31 0, v00FEBB98_0;
v00FE6CF0_0 .alias "out", 31 0, v00FEBEB0_0;
v00FE6DA0_0 .var "overflow", 0 0;
v00FE6DF8_0 .var "result", 31 0;
v00FE6C98_0 .var "zero", 0 0;
E_00FA6638 .event edge, v00FE6B90_0, v00FE6C40_0, v00FE6BE8_0;
S_00FA9878 .scope module, "mw5" "muxtwo_5" 4 105, 23 1, S_00FAA538;
 .timescale 0 0;
v00FE67C8_0 .net *"_s0", 1 0, L_00FF2218; 1 drivers
v00FE6820_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FE6EA8_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FE6F00_0 .net *"_s6", 0 0, L_00FF1F00; 1 drivers
v00FE6F58_0 .net "in1", 4 0, L_00FF21C0; 1 drivers
v00FE6B38_0 .net "in2", 4 0, L_00FF1E50; 1 drivers
v00FE6FB0_0 .alias "out", 4 0, v00FEBCA0_0;
v00FE6D48_0 .net "sl", 0 0, L_00FF1B38; 1 drivers
L_00FF2218 .concat [ 1 1 0 0], L_00FF1B38, C4<0>;
L_00FF1F00 .cmp/eq 2, L_00FF2218, C4<00>;
L_00FF1BE8 .functor MUXZ 5, L_00FF1E50, L_00FF21C0, L_00FF1F00, C4<>;
S_00FAA290 .scope module, "exmem" "EXMEM" 4 107, 24 1, S_00FAA538;
 .timescale 0 0;
v00FE65B8_0 .alias "addBranch", 31 0, v00FEBD50_0;
v00FE62A0_0 .alias "aluResult", 31 0, v00FEBEB0_0;
v00FE63A8_0 .alias "aluZero", 0 0, v00FEC328_0;
v00FE6770_0 .alias "clk", 0 0, v00FEBE00_0;
v00FE66C0_0 .net "m", 2 0, L_00FF1CF0; 1 drivers
v00FE6458_0 .alias "mw5Out", 4 0, v00FEBCA0_0;
v00FE6560_0 .var "out", 106 0;
v00FE6198_0 .alias "readData2", 31 0, v00FEBA38_0;
v00FE61F0_0 .alias "rst", 0 0, v00FEC170_0;
v00FE6668_0 .net "wb", 1 0, L_00FF2378; 1 drivers
S_00FA9988 .scope module, "dm" "DM" 4 109, 25 1, S_00FAA538;
 .timescale 0 0;
v00FACED8_0 .net *"_s0", 2 0, L_00FF23D0; 1 drivers
v00FAD038_0 .net *"_s10", 2 0, C4<011>; 1 drivers
v00FAD090_0 .net *"_s14", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00FAD0E8_0 .net *"_s15", 31 0, L_00FF1EA8; 1 drivers
v00FAD140_0 .net *"_s16", 31 0, L_00FF2270; 1 drivers
v00FAD198_0 .net *"_s18", 7 0, L_00FF1FB0; 1 drivers
v00FAD1F0_0 .net *"_s20", 2 0, C4<010>; 1 drivers
v00FACE28_0 .net *"_s24", 28 0, C4<00000000000000000000000000000>; 1 drivers
v00FACD78_0 .net *"_s25", 31 0, L_00FF1D48; 1 drivers
v00FE68D0_0 .net *"_s26", 31 0, L_00FF20B8; 1 drivers
v00FE6928_0 .net *"_s28", 7 0, L_00FF1DA0; 1 drivers
v00FE6610_0 .net *"_s3", 1 0, C4<00>; 1 drivers
v00FE60E8_0 .net *"_s30", 1 0, C4<01>; 1 drivers
v00FE6400_0 .net *"_s34", 29 0, C4<000000000000000000000000000000>; 1 drivers
v00FE69D8_0 .net *"_s35", 31 0, L_00FF22C8; 1 drivers
v00FE6140_0 .net *"_s36", 31 0, L_00FF1DF8; 1 drivers
v00FE6718_0 .net *"_s38", 7 0, L_00FF08A8; 1 drivers
v00FE6878_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v00FE6980_0 .net *"_s40", 31 0, L_00FF0748; 1 drivers
v00FE6508_0 .net *"_s42", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v00FE62F8_0 .net *"_s6", 0 0, L_00FF2060; 1 drivers
v00FE6350_0 .net *"_s8", 7 0, L_00FF2110; 1 drivers
v00FE6A30_0 .alias "clk", 0 0, v00FEBE00_0;
v00FE6AE0_0 .net "inAddr", 31 0, L_00FF09B0; 1 drivers
v00FE6A88 .array "mem", 0 1023, 7 0;
v00FE6248_0 .net "memRead", 0 0, L_00FF07A0; 1 drivers
v00FE6038_0 .net "memWrite", 0 0, L_00FF0C18; 1 drivers
v00FE6090_0 .alias "outData", 31 0, v00FEB460_0;
v00FE64B0_0 .net "writeData", 31 0, L_00FF0E80; 1 drivers
E_00FA6418 .event edge, v00FE6AE0_0;
L_00FF23D0 .concat [ 1 2 0 0], L_00FF07A0, C4<00>;
L_00FF2060 .cmp/eq 3, L_00FF23D0, C4<001>;
L_00FF2110 .array/port v00FE6A88, L_00FF2270;
L_00FF1EA8 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_00FF2270 .arith/sum 32, L_00FF09B0, L_00FF1EA8;
L_00FF1FB0 .array/port v00FE6A88, L_00FF20B8;
L_00FF1D48 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_00FF20B8 .arith/sum 32, L_00FF09B0, L_00FF1D48;
L_00FF1DA0 .array/port v00FE6A88, L_00FF1DF8;
L_00FF22C8 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_00FF1DF8 .arith/sum 32, L_00FF09B0, L_00FF22C8;
L_00FF08A8 .array/port v00FE6A88, L_00FF09B0;
L_00FF0748 .concat [ 8 8 8 8], L_00FF08A8, L_00FF1DA0, L_00FF1FB0, L_00FF2110;
L_00FF0AB8 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_00FF0748, L_00FF2060, C4<>;
S_00FA97F0 .scope module, "memwb" "MEMWB" 4 111, 26 1, S_00FAA538;
 .timescale 0 0;
v00FACAB8_0 .net "aluResult", 31 0, L_00FF0850; 1 drivers
v00FACB10_0 .alias "clk", 0 0, v00FEBE00_0;
v00FACE80_0 .var "out", 70 0;
v00FACF30_0 .alias "readData", 31 0, v00FEB460_0;
v00FACDD0_0 .alias "rst", 0 0, v00FEC170_0;
v00FACF88_0 .net "rtd", 4 0, L_00FF05E8; 1 drivers
v00FACFE0_0 .net "wb", 1 0, L_00FF0ED8; 1 drivers
E_00FA66B8/0 .event edge, v00FACDD0_0;
E_00FA66B8/1 .event posedge, v00FACB10_0;
E_00FA66B8 .event/or E_00FA66B8/0, E_00FA66B8/1;
S_00FA9CB8 .scope module, "mw32_mem" "muxtwo_32" 4 113, 5 2, S_00FAA538;
 .timescale 0 0;
v00FAC590_0 .net *"_s0", 1 0, L_00FF0D20; 1 drivers
v00FAC698_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v00FAC5E8_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v00FAC9B0_0 .net *"_s6", 0 0, L_00FF06F0; 1 drivers
v00FAC640_0 .net "in1", 31 0, L_00FF0590; 1 drivers
v00FAC748_0 .net "in2", 31 0, L_00FF0488; 1 drivers
v00FACA08_0 .alias "out", 31 0, v00FEBBF0_0;
v00FACA60_0 .net "sl", 0 0, L_00FF0DD0; 1 drivers
L_00FF0D20 .concat [ 1 1 0 0], L_00FF0DD0, C4<0>;
L_00FF06F0 .cmp/eq 2, L_00FF0D20, C4<00>;
L_00FF0D78 .functor MUXZ 32, L_00FF0488, L_00FF0590, L_00FF06F0, C4<>;
    .scope S_00F9A208;
T_0 ;
    %set/v v00FEA630_0, 0, 2;
    %end;
    .thread T_0;
    .scope S_00F99FE8;
T_1 ;
    %movi 8, 12288, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FEA6E0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_00F99FE8;
T_2 ;
    %wait E_00FA7438;
    %load/v 8, v00FEA8F0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_2.0, 4;
    %movi 8, 12288, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FEA6E0_0, 0, 8;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v00FEA7E8_0, 1;
    %jmp/0xz  T_2.2, 8;
    %movi 8, 13824, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FEA6E0_0, 0, 8;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v00FEA318_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_2.4, 4;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v00FEA688_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FEA6E0_0, 0, 8;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00F9AA88;
T_3 ;
    %vpi_call 9 10 "$readmemh", "./testcase/exception.data", v00FE9E10;
    %end;
    .thread T_3;
    .scope S_00F9ADB8;
T_4 ;
    %ix/load 0, 64, 0;
    %assign/v0 v00FE99F0_0, 0, 0;
    %end;
    .thread T_4;
    .scope S_00F9ADB8;
T_5 ;
    %wait E_00FA66B8;
    %load/v 8, v00FE9100_0, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 64, 0;
    %assign/v0 v00FE99F0_0, 0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00FE9730_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v00FE9AF8_0, 1;
    %jmp/0xz  T_5.4, 8;
    %mov 8, 0, 32;
    %load/v 40, v00FE9788_0, 32;
    %ix/load 0, 64, 0;
    %assign/v0 v00FE99F0_0, 0, 8;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v00FE9470_0, 32;
    %load/v 40, v00FE9788_0, 32;
    %ix/load 0, 64, 0;
    %assign/v0 v00FE99F0_0, 0, 8;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00F9A180;
T_6 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9940_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9628_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9838_0, 0, 0;
    %end;
    .thread T_6;
    .scope S_00F9A180;
T_7 ;
    %wait E_00FA7498;
    %load/v 8, v00FE9998_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/0xz  T_7.0, 4;
    %load/v 8, v00FE9310_0, 1;
    %load/v 9, v00FE9578_0, 5;
    %load/v 14, v00FE98E8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v00FE9578_0, 5;
    %load/v 15, v00FE96D8_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9628_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9838_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v00FE9680_0, 1;
    %load/v 9, v00FE93C0_0, 5;
    %load/v 14, v00FE98E8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v00FE93C0_0, 5;
    %load/v 15, v00FE96D8_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9628_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9838_0, 0, 1;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9940_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9628_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9838_0, 0, 0;
T_7.5 ;
T_7.3 ;
    %load/v 8, v00FE9260_0, 1;
    %load/v 9, v00FE9368_0, 5;
    %load/v 14, v00FE98E8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v00FE9368_0, 5;
    %load/v 15, v00FE96D8_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9628_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9838_0, 0, 1;
T_7.6 ;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v00FE9310_0, 1;
    %load/v 9, v00FE9578_0, 5;
    %load/v 14, v00FE98E8_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v00FE9578_0, 5;
    %load/v 15, v00FE96D8_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.8, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9940_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9628_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9838_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9940_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9628_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE9838_0, 0, 0;
T_7.9 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00FA9080;
T_8 ;
    %wait E_00FA71F8;
    %load/v 8, v00FE9890_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 43, 6;
    %jmp/1 T_8.2, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_8.3, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_8.4, 6;
    %ix/load 0, 10, 0;
    %assign/v0 v00FE94C8_0, 0, 0;
    %jmp T_8.6;
T_8.0 ;
    %movi 8, 290, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00FE94C8_0, 0, 8;
    %jmp T_8.6;
T_8.1 ;
    %movi 8, 240, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00FE94C8_0, 0, 8;
    %jmp T_8.6;
T_8.2 ;
    %movi 8, 136, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00FE94C8_0, 0, 8;
    %jmp T_8.6;
T_8.3 ;
    %movi 8, 5, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00FE94C8_0, 0, 8;
    %jmp T_8.6;
T_8.4 ;
    %movi 8, 512, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00FE94C8_0, 0, 8;
    %jmp T_8.6;
T_8.6 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00FA8800;
T_9 ;
    %wait E_00FA70D8;
    %load/v 8, v00FE8BF8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_9.0, 4;
    %load/v 8, v00FE8E08_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE8D58_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v00FE8BF8_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_9.2, 4;
    %load/v 8, v00FE8CA8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE8D58_0, 0, 8;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v00FE8BF8_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_9.4, 4;
    %load/v 8, v00FE8B48_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE8D58_0, 0, 8;
    %jmp T_9.5;
T_9.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE8D58_0, 0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00FA95D0;
T_10 ;
    %wait E_00FA6FF8;
    %load/v 8, v00FE8EB8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/v 8, v00FE8D00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE8F68_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v00FE8EB8_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_10.2, 4;
    %load/v 8, v00FE8FC0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE8F68_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v00FE8EB8_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_10.4, 4;
    %load/v 8, v00FE8DB0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE8F68_0, 0, 8;
    %jmp T_10.5;
T_10.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE8F68_0, 0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00FA9218;
T_11 ;
    %wait E_00FA6F98;
    %load/v 8, v00FE8C50_0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/0xz  T_11.0, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE8200_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v00FE8C50_0, 6;
    %cmpi/u 8, 4, 6;
    %jmp/0xz  T_11.2, 4;
    %load/v 8, v00FE8BA0_0, 32;
    %load/v 40, v00FE8E60_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_11.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE8F10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE8200_0, 0, 1;
    %jmp T_11.5;
T_11.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE8F10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE8200_0, 0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE8F10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE8200_0, 0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00FA9ED8;
T_12 ;
    %vpi_call 18 15 "$readmemh", "regHeapData.data", v00FE80A0;
    %end;
    .thread T_12;
    .scope S_00FA9ED8;
T_13 ;
    %wait E_00FA7278;
    %load/v 8, v00FE8780_0, 1;
    %jmp/0xz  T_13.0, 8;
    %load/v 8, v00FE86D0_0, 32;
    %ix/getv 3, v00FE87D8_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v00FE80A0, 0, 8;
t_0 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00FA9E50;
T_14 ;
    %ix/load 0, 152, 0;
    %assign/v0 v00FE7040_0, 0, 0;
    %end;
    .thread T_14;
    .scope S_00FA9E50;
T_15 ;
    %wait E_00FA66B8;
    %load/v 8, v00FE7300_0, 1;
    %jmp/0xz  T_15.0, 8;
    %ix/load 0, 152, 0;
    %assign/v0 v00FE7040_0, 0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v00FE71A0_0, 5;
    %load/v 13, v00FE7720_0, 5;
    %load/v 18, v00FE7358_0, 32;
    %load/v 50, v00FE71F8_0, 32;
    %load/v 82, v00FE7880_0, 32;
    %load/v 114, v00FE78D8_0, 32;
    %load/v 146, v00FE7AE8_0, 4;
    %load/v 150, v00FE7568_0, 3;
    %load/v 153, v00FE73B0_0, 2;
    %load/v 155, v00FE72A8_0, 5;
    %ix/load 0, 152, 0;
    %assign/v0 v00FE7040_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00FAA3A0;
T_16 ;
    %wait E_00FA71D8;
    %load/v 8, v00FE76C8_0, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v00FE7618_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v00FE7A90_0, 0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v00FE7778_0, 1;
    %load/v 9, v00FE7148_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FE77D0_0, 1;
    %load/v 10, v00FE70F0_0, 5;
    %mov 15, 0, 1;
    %cmpi/u 10, 0, 6;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %load/v 10, v00FE70F0_0, 5;
    %load/v 15, v00FE7510_0, 5;
    %cmp/u 10, 15, 5;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00FE7148_0, 5;
    %load/v 14, v00FE7510_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.2, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00FE7618_0, 0, 8;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v00FE77D0_0, 1;
    %load/v 9, v00FE70F0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FE70F0_0, 5;
    %load/v 14, v00FE7510_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.4, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00FE7618_0, 0, 8;
    %jmp T_16.5;
T_16.4 ;
    %ix/load 0, 2, 0;
    %assign/v0 v00FE7618_0, 0, 0;
T_16.5 ;
T_16.3 ;
    %load/v 8, v00FE7778_0, 1;
    %load/v 9, v00FE7148_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FE77D0_0, 1;
    %load/v 10, v00FE70F0_0, 5;
    %mov 15, 0, 1;
    %cmpi/u 10, 0, 6;
    %inv 4, 1;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %load/v 10, v00FE70F0_0, 5;
    %load/v 15, v00FE7408_0, 5;
    %cmp/u 10, 15, 5;
    %mov 10, 4, 1;
    %and 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v00FE7148_0, 5;
    %load/v 14, v00FE7408_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.6, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00FE7A90_0, 0, 8;
    %jmp T_16.7;
T_16.6 ;
    %load/v 8, v00FE77D0_0, 1;
    %load/v 9, v00FE70F0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FE70F0_0, 5;
    %load/v 14, v00FE7408_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.8, 8;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v00FE7A90_0, 0, 8;
    %jmp T_16.9;
T_16.8 ;
    %ix/load 0, 2, 0;
    %assign/v0 v00FE7A90_0, 0, 0;
T_16.9 ;
T_16.7 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00FA9DC8;
T_17 ;
    %wait E_00FA6BD8;
    %load/v 8, v00FE7250_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_17.0, 4;
    %load/v 8, v00FE7828_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE7460_0, 0, 8;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v00FE7250_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_17.2, 4;
    %load/v 8, v00FE74B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE7460_0, 0, 8;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v00FE7250_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_17.4, 4;
    %load/v 8, v00FE7930_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE7460_0, 0, 8;
    %jmp T_17.5;
T_17.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE7460_0, 0, 0;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00FA9D40;
T_18 ;
    %wait E_00FA6E78;
    %load/v 8, v00FE7A38_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_18.0, 4;
    %load/v 8, v00FE7B40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE79E0_0, 0, 8;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v00FE7A38_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_18.2, 4;
    %load/v 8, v00FE7CA0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE79E0_0, 0, 8;
    %jmp T_18.3;
T_18.2 ;
    %load/v 8, v00FE7A38_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_18.4, 4;
    %load/v 8, v00FE7098_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE79E0_0, 0, 8;
    %jmp T_18.5;
T_18.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v00FE79E0_0, 0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00FA9A98;
T_19 ;
    %wait E_00FA63B8;
    %load/v 8, v00FE7BF0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FE7DA8_0, 0, 8;
    %jmp T_19.1;
T_19.0 ;
    %load/v 8, v00FE7BF0_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_19.2, 4;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FE7DA8_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v00FE7BF0_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_19.4, 4;
    %load/v 8, v00FE7D50_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_19.6, 6;
    %cmpi/u 8, 34, 6;
    %jmp/1 T_19.7, 6;
    %cmpi/u 8, 36, 6;
    %jmp/1 T_19.8, 6;
    %cmpi/u 8, 37, 6;
    %jmp/1 T_19.9, 6;
    %cmpi/u 8, 42, 6;
    %jmp/1 T_19.10, 6;
    %ix/load 0, 4, 0;
    %assign/v0 v00FE7DA8_0, 0, 0;
    %jmp T_19.12;
T_19.6 ;
    %movi 8, 2, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FE7DA8_0, 0, 8;
    %jmp T_19.12;
T_19.7 ;
    %movi 8, 6, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FE7DA8_0, 0, 8;
    %jmp T_19.12;
T_19.8 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FE7DA8_0, 0, 0;
    %jmp T_19.12;
T_19.9 ;
    %movi 8, 1, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FE7DA8_0, 0, 8;
    %jmp T_19.12;
T_19.10 ;
    %movi 8, 7, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v00FE7DA8_0, 0, 8;
    %jmp T_19.12;
T_19.12 ;
    %jmp T_19.5;
T_19.4 ;
    %ix/load 0, 4, 0;
    %assign/v0 v00FE7DA8_0, 0, 0;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00FA9F60;
T_20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE6C98_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE6DA0_0, 0, 0;
    %end;
    .thread T_20;
    .scope S_00FA9F60;
T_21 ;
    %wait E_00FA6638;
    %load/v 8, v00FE6B90_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_21.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_21.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_21.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_21.3, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_21.4, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_21.5, 6;
    %set/v v00FE6DF8_0, 0, 32;
    %jmp T_21.7;
T_21.0 ;
    %load/v 8, v00FE6BE8_0, 32;
    %load/v 40, v00FE6C40_0, 32;
    %and 8, 40, 32;
    %set/v v00FE6DF8_0, 8, 32;
    %jmp T_21.7;
T_21.1 ;
    %load/v 8, v00FE6BE8_0, 32;
    %load/v 40, v00FE6C40_0, 32;
    %or 8, 40, 32;
    %set/v v00FE6DF8_0, 8, 32;
    %jmp T_21.7;
T_21.2 ;
    %load/v 8, v00FE6BE8_0, 32;
    %load/v 40, v00FE6C40_0, 32;
    %add 8, 40, 32;
    %set/v v00FE6DF8_0, 8, 32;
    %jmp T_21.7;
T_21.3 ;
    %load/v 8, v00FE6BE8_0, 32;
    %load/v 40, v00FE6C40_0, 32;
    %sub 8, 40, 32;
    %set/v v00FE6DF8_0, 8, 32;
    %jmp T_21.7;
T_21.4 ;
    %load/v 8, v00FE6BE8_0, 32;
    %load/v 40, v00FE6C40_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 5, 1;
    %jmp/0  T_21.8, 8;
    %movi 9, 1, 32;
    %jmp/1  T_21.10, 8;
T_21.8 ; End of true expr.
    %jmp/0  T_21.9, 8;
 ; End of false expr.
    %blend  9, 0, 32; Condition unknown.
    %jmp  T_21.10;
T_21.9 ;
    %mov 9, 0, 32; Return false value
T_21.10 ;
    %set/v v00FE6DF8_0, 9, 32;
    %jmp T_21.7;
T_21.5 ;
    %load/v 40, v00FE6BE8_0, 32;
    %load/v 72, v00FE6C40_0, 32;
    %or 40, 72, 32;
    %nor/r 40, 40, 32;
    %mov 8, 40, 1;
    %mov 9, 0, 31;
    %set/v v00FE6DF8_0, 8, 32;
    %jmp T_21.7;
T_21.7 ;
    %load/v 8, v00FE6DF8_0, 32;
    %cmpi/u 8, 0, 32;
    %mov 8, 4, 1;
    %jmp/0  T_21.11, 8;
    %mov 9, 1, 1;
    %jmp/1  T_21.13, 8;
T_21.11 ; End of true expr.
    %jmp/0  T_21.12, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_21.13;
T_21.12 ;
    %mov 9, 0, 1; Return false value
T_21.13 ;
    %set/v v00FE6C98_0, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.14, 4;
    %load/x1p 10, v00FE6BE8_0, 1;
    %jmp T_21.15;
T_21.14 ;
    %mov 10, 2, 1;
T_21.15 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.16, 4;
    %load/x1p 11, v00FE6C40_0, 1;
    %jmp T_21.17;
T_21.16 ;
    %mov 11, 2, 1;
T_21.17 ;
    %mov 9, 11, 1; Move signal select into place
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.18, 4;
    %load/x1p 12, v00FE6DF8_0, 1;
    %jmp T_21.19;
T_21.18 ;
    %mov 12, 2, 1;
T_21.19 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FE6B90_0, 4;
    %cmpi/u 9, 2, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.20, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE6DA0_0, 0, 1;
T_21.20 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.22, 4;
    %load/x1p 11, v00FE6BE8_0, 1;
    %jmp T_21.23;
T_21.22 ;
    %mov 11, 2, 1;
T_21.23 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.24, 4;
    %load/x1p 12, v00FE6C40_0, 1;
    %jmp T_21.25;
T_21.24 ;
    %mov 12, 2, 1;
T_21.25 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.26, 4;
    %load/x1p 11, v00FE6DF8_0, 1;
    %jmp T_21.27;
T_21.26 ;
    %mov 11, 2, 1;
T_21.27 ;
    %mov 9, 11, 1; Move signal select into place
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FE6B90_0, 4;
    %cmpi/u 9, 2, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.28, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE6DA0_0, 0, 1;
T_21.28 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.30, 4;
    %load/x1p 10, v00FE6BE8_0, 1;
    %jmp T_21.31;
T_21.30 ;
    %mov 10, 2, 1;
T_21.31 ;
    %mov 8, 10, 1; Move signal select into place
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.32, 4;
    %load/x1p 12, v00FE6C40_0, 1;
    %jmp T_21.33;
T_21.32 ;
    %mov 12, 2, 1;
T_21.33 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.34, 4;
    %load/x1p 12, v00FE6DF8_0, 1;
    %jmp T_21.35;
T_21.34 ;
    %mov 12, 2, 1;
T_21.35 ;
    %mov 9, 12, 1; Move signal select into place
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FE6B90_0, 4;
    %cmpi/u 9, 6, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.36, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE6DA0_0, 0, 1;
T_21.36 ;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.38, 4;
    %load/x1p 11, v00FE6BE8_0, 1;
    %jmp T_21.39;
T_21.38 ;
    %mov 11, 2, 1;
T_21.39 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.40, 4;
    %load/x1p 11, v00FE6C40_0, 1;
    %jmp T_21.41;
T_21.40 ;
    %mov 11, 2, 1;
T_21.41 ;
    %mov 9, 11, 1; Move signal select into place
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_21.42, 4;
    %load/x1p 11, v00FE6DF8_0, 1;
    %jmp T_21.43;
T_21.42 ;
    %mov 11, 2, 1;
T_21.43 ;
    %mov 9, 11, 1; Move signal select into place
    %mov 10, 0, 1;
    %cmpi/u 9, 0, 2;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v00FE6B90_0, 4;
    %cmpi/u 9, 6, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_21.44, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00FE6DA0_0, 0, 1;
T_21.44 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00FAA290;
T_22 ;
    %ix/load 0, 107, 0;
    %assign/v0 v00FE6560_0, 0, 0;
    %end;
    .thread T_22;
    .scope S_00FAA290;
T_23 ;
    %wait E_00FA66B8;
    %load/v 8, v00FE61F0_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 107, 0;
    %assign/v0 v00FE6560_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v00FE6458_0, 5;
    %load/v 13, v00FE6198_0, 32;
    %load/v 45, v00FE62A0_0, 32;
    %load/v 77, v00FE63A8_0, 1;
    %load/v 78, v00FE65B8_0, 32;
    %load/v 110, v00FE66C0_0, 3;
    %load/v 113, v00FE6668_0, 2;
    %ix/load 0, 107, 0;
    %assign/v0 v00FE6560_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00FA9988;
T_24 ;
    %vpi_call 25 12 "$readmemh", "DMData.data", v00FE6A88;
    %end;
    .thread T_24;
    .scope S_00FA9988;
T_25 ;
    %wait E_00FA6418;
    %load/v 8, v00FE6038_0, 1;
    %jmp/0xz  T_25.0, 8;
    %load/v 8, v00FE64B0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v00FE6AE0_0;
   %jmp/1 t_1, 4;
   %ix/load 1, 0, 0;
   %set/av v00FE6A88, 8, 8;
t_1 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_25.2, 4;
    %load/x1p 8, v00FE64B0_0, 8;
    %jmp T_25.3;
T_25.2 ;
    %mov 8, 2, 8;
T_25.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v00FE6AE0_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_2, 4;
   %ix/load 1, 0, 0;
   %set/av v00FE6A88, 8, 8;
t_2 ;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_25.4, 4;
    %load/x1p 8, v00FE64B0_0, 9;
    %jmp T_25.5;
T_25.4 ;
    %mov 8, 2, 9;
T_25.5 ;
; Save base=8 wid=9 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 17, v00FE6AE0_0, 32;
    %ix/get 3, 17, 32;
   %jmp/1 t_3, 4;
   %ix/load 1, 0, 0;
   %set/av v00FE6A88, 8, 8;
t_3 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_25.6, 4;
    %load/x1p 8, v00FE64B0_0, 8;
    %jmp T_25.7;
T_25.6 ;
    %mov 8, 2, 8;
T_25.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v00FE6AE0_0, 32;
    %ix/get 3, 16, 32;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v00FE6A88, 8, 8;
t_4 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00FA97F0;
T_26 ;
    %ix/load 0, 71, 0;
    %assign/v0 v00FACE80_0, 0, 0;
    %end;
    .thread T_26;
    .scope S_00FA97F0;
T_27 ;
    %wait E_00FA66B8;
    %load/v 8, v00FACDD0_0, 1;
    %jmp/0xz  T_27.0, 8;
    %ix/load 0, 71, 0;
    %assign/v0 v00FACE80_0, 0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/v 8, v00FACF88_0, 5;
    %load/v 13, v00FACAB8_0, 32;
    %load/v 45, v00FACF30_0, 32;
    %load/v 77, v00FACFE0_0, 2;
    %ix/load 0, 71, 0;
    %assign/v0 v00FACE80_0, 0, 8;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00FAA538;
T_28 ;
    %end;
    .thread T_28;
    .scope S_00FAA5C0;
T_29 ;
    %vpi_call 3 6 "$dumpfile", "test2.vcd";
    %vpi_call 3 7 "$dumpvars";
    %ix/load 0, 1, 0;
    %assign/v0 v00FEC380_0, 0, 1;
    %set/v v00FEC3D8_0, 1, 1;
    %delay 20, 0;
    %set/v v00FEC3D8_0, 0, 1;
    %delay 500000, 0;
    %vpi_call 3 13 "$finish";
    %end;
    .thread T_29;
    .scope S_00FAA5C0;
T_30 ;
    %delay 10, 0;
    %load/v 8, v00FEC380_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00FEC380_0, 0, 8;
    %jmp T_30;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "./muxtwo_4.v";
    "G:\cpu\testBench.v";
    "./CPU.v";
    "./muxtwo_32.v";
    "./SL2Add.v";
    "./PC.v";
    "./Add4.v";
    "./IM.v";
    "./IFID.v";
    "./HazardCheckUnit.v";
    "./controlUnit.v";
    "./muxthree.v";
    "./IsBranch.v";
    "./AddBranch.v";
    "./muxtwo_9.v";
    "./signExt.v";
    "./RegHeap.v";
    "./IDEX.v";
    "./SwapUnit.v";
    "./ALUControl.v";
    "./ALU.v";
    "./muxtwo_5.v";
    "./EXMEM.v";
    "./DM.v";
    "./MEMWB.v";
