App: tmul_submatrix, Size: 4x4, Cache: , Elapsed Time: 1326 ms, Instrs: 3692, Cycles: , IPC: 3692, ibuffer_stalls: 409 (2%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2219 , ALU: 69%, FPU: 0%, LSU: 30%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: , Elapsed Time: 1336 ms, Instrs: 3692, Cycles: , IPC: 3692, ibuffer_stalls: 409 (2%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2219 , ALU: 69%, FPU: 0%, LSU: 30%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: , Elapsed Time: 1335 ms, Instrs: 3692, Cycles: , IPC: 3692, ibuffer_stalls: 409 (2%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2219 , ALU: 69%, FPU: 0%, LSU: 30%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: , Elapsed Time: 1327 ms, Instrs: 3692, Cycles: , IPC: 3692, ibuffer_stalls: 409 (2%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2219 , ALU: 69%, FPU: 0%, LSU: 30%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: , Elapsed Time: 1341 ms, Instrs: 3692, Cycles: , IPC: 3692, ibuffer_stalls: 409 (2%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2219 , ALU: 69%, FPU: 0%, LSU: 30%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: --l2cache, Elapsed Time: 1912 ms, Instrs: 3689, Cycles: , IPC: 3689, ibuffer_stalls: 441 (1%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2162 , ALU: 63%, FPU: 0%, LSU: 36%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: --l2cache, Elapsed Time: 1921 ms, Instrs: 3689, Cycles: , IPC: 3689, ibuffer_stalls: 441 (1%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2162 , ALU: 63%, FPU: 0%, LSU: 36%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: --l2cache, Elapsed Time: 1879 ms, Instrs: 3689, Cycles: , IPC: 3689, ibuffer_stalls: 441 (1%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2162 , ALU: 63%, FPU: 0%, LSU: 36%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: --l2cache, Elapsed Time: 1917 ms, Instrs: 3689, Cycles: , IPC: 3689, ibuffer_stalls: 441 (1%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2162 , ALU: 63%, FPU: 0%, LSU: 36%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: --l2cache, Elapsed Time: 1922 ms, Instrs: 3689, Cycles: , IPC: 3689, ibuffer_stalls: 441 (1%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2162 , ALU: 63%, FPU: 0%, LSU: 36%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: --l2cache --l3cache, Elapsed Time: 2099 ms, Instrs: 3692, Cycles: , IPC: 3692, ibuffer_stalls: 455 (1%), scheduler_stalls: 2 (0%), Issue Stalls Total: 2213 , ALU: 64%, FPU: 0%, LSU: 35%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: --l2cache --l3cache, Elapsed Time: 2140 ms, Instrs: 3692, Cycles: , IPC: 3692, ibuffer_stalls: 455 (1%), scheduler_stalls: 2 (0%), Issue Stalls Total: 2213 , ALU: 64%, FPU: 0%, LSU: 35%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: --l2cache --l3cache, Elapsed Time: 2092 ms, Instrs: 3692, Cycles: , IPC: 3692, ibuffer_stalls: 455 (1%), scheduler_stalls: 2 (0%), Issue Stalls Total: 2213 , ALU: 64%, FPU: 0%, LSU: 35%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: --l2cache --l3cache, Elapsed Time: 2104 ms, Instrs: 3692, Cycles: , IPC: 3692, ibuffer_stalls: 455 (1%), scheduler_stalls: 2 (0%), Issue Stalls Total: 2213 , ALU: 64%, FPU: 0%, LSU: 35%, SFU: 0%
App: tmul_submatrix, Size: 4x4, Cache: --l2cache --l3cache, Elapsed Time: 2083 ms, Instrs: 3692, Cycles: , IPC: 3692, ibuffer_stalls: 455 (1%), scheduler_stalls: 2 (0%), Issue Stalls Total: 2213 , ALU: 64%, FPU: 0%, LSU: 35%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: , Elapsed Time: 1753 ms, Instrs: 6932, Cycles: , IPC: 6932, ibuffer_stalls: 2654 (10%), scheduler_stalls: 0 (0%), Issue Stalls Total: 5722 , ALU: 57%, FPU: 0%, LSU: 42%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: , Elapsed Time: 1764 ms, Instrs: 6932, Cycles: , IPC: 6932, ibuffer_stalls: 2654 (10%), scheduler_stalls: 0 (0%), Issue Stalls Total: 5722 , ALU: 57%, FPU: 0%, LSU: 42%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: , Elapsed Time: 1756 ms, Instrs: 6932, Cycles: , IPC: 6932, ibuffer_stalls: 2654 (10%), scheduler_stalls: 0 (0%), Issue Stalls Total: 5722 , ALU: 57%, FPU: 0%, LSU: 42%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: , Elapsed Time: 1766 ms, Instrs: 6932, Cycles: , IPC: 6932, ibuffer_stalls: 2654 (10%), scheduler_stalls: 0 (0%), Issue Stalls Total: 5722 , ALU: 57%, FPU: 0%, LSU: 42%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: , Elapsed Time: 1768 ms, Instrs: 6932, Cycles: , IPC: 6932, ibuffer_stalls: 2654 (10%), scheduler_stalls: 0 (0%), Issue Stalls Total: 5722 , ALU: 57%, FPU: 0%, LSU: 42%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: --l2cache, Elapsed Time: 2347 ms, Instrs: 6929, Cycles: , IPC: 6929, ibuffer_stalls: 2908 (8%), scheduler_stalls: 0 (0%), Issue Stalls Total: 5790 , ALU: 53%, FPU: 0%, LSU: 46%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: --l2cache, Elapsed Time: 2374 ms, Instrs: 6929, Cycles: , IPC: 6929, ibuffer_stalls: 2908 (8%), scheduler_stalls: 0 (0%), Issue Stalls Total: 5790 , ALU: 53%, FPU: 0%, LSU: 46%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: --l2cache, Elapsed Time: 2320 ms, Instrs: 6929, Cycles: , IPC: 6929, ibuffer_stalls: 2908 (8%), scheduler_stalls: 0 (0%), Issue Stalls Total: 5790 , ALU: 53%, FPU: 0%, LSU: 46%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: --l2cache, Elapsed Time: 2339 ms, Instrs: 6929, Cycles: , IPC: 6929, ibuffer_stalls: 2908 (8%), scheduler_stalls: 0 (0%), Issue Stalls Total: 5790 , ALU: 53%, FPU: 0%, LSU: 46%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: --l2cache, Elapsed Time: 2361 ms, Instrs: 6929, Cycles: , IPC: 6929, ibuffer_stalls: 2908 (8%), scheduler_stalls: 0 (0%), Issue Stalls Total: 5790 , ALU: 53%, FPU: 0%, LSU: 46%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: --l2cache --l3cache, Elapsed Time: 2553 ms, Instrs: 6932, Cycles: , IPC: 6932, ibuffer_stalls: 2986 (8%), scheduler_stalls: 2 (0%), Issue Stalls Total: 5991 , ALU: 52%, FPU: 0%, LSU: 47%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: --l2cache --l3cache, Elapsed Time: 2584 ms, Instrs: 6932, Cycles: , IPC: 6932, ibuffer_stalls: 2986 (8%), scheduler_stalls: 2 (0%), Issue Stalls Total: 5991 , ALU: 52%, FPU: 0%, LSU: 47%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: --l2cache --l3cache, Elapsed Time: 2556 ms, Instrs: 6932, Cycles: , IPC: 6932, ibuffer_stalls: 2986 (8%), scheduler_stalls: 2 (0%), Issue Stalls Total: 5991 , ALU: 52%, FPU: 0%, LSU: 47%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: --l2cache --l3cache, Elapsed Time: 2550 ms, Instrs: 6932, Cycles: , IPC: 6932, ibuffer_stalls: 2986 (8%), scheduler_stalls: 2 (0%), Issue Stalls Total: 5991 , ALU: 52%, FPU: 0%, LSU: 47%, SFU: 0%
App: tmul_submatrix, Size: 8x8, Cache: --l2cache --l3cache, Elapsed Time: 2576 ms, Instrs: 6932, Cycles: , IPC: 6932, ibuffer_stalls: 2986 (8%), scheduler_stalls: 2 (0%), Issue Stalls Total: 5991 , ALU: 52%, FPU: 0%, LSU: 47%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: , Elapsed Time: 4802 ms, Instrs: 30500, Cycles: , IPC: 30500, ibuffer_stalls: 20158 (27%), scheduler_stalls: 0 (0%), Issue Stalls Total: 31346 , ALU: 49%, FPU: 0%, LSU: 50%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: , Elapsed Time: 4830 ms, Instrs: 30500, Cycles: , IPC: 30500, ibuffer_stalls: 20158 (27%), scheduler_stalls: 0 (0%), Issue Stalls Total: 31346 , ALU: 49%, FPU: 0%, LSU: 50%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: , Elapsed Time: 4834 ms, Instrs: 30500, Cycles: , IPC: 30500, ibuffer_stalls: 20158 (27%), scheduler_stalls: 0 (0%), Issue Stalls Total: 31346 , ALU: 49%, FPU: 0%, LSU: 50%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: , Elapsed Time: 4814 ms, Instrs: 30500, Cycles: , IPC: 30500, ibuffer_stalls: 20158 (27%), scheduler_stalls: 0 (0%), Issue Stalls Total: 31346 , ALU: 49%, FPU: 0%, LSU: 50%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: , Elapsed Time: 4810 ms, Instrs: 30500, Cycles: , IPC: 30500, ibuffer_stalls: 20158 (27%), scheduler_stalls: 0 (0%), Issue Stalls Total: 31346 , ALU: 49%, FPU: 0%, LSU: 50%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: --l2cache, Elapsed Time: 5360 ms, Instrs: 30497, Cycles: , IPC: 30497, ibuffer_stalls: 21120 (25%), scheduler_stalls: 0 (0%), Issue Stalls Total: 32141 , ALU: 47%, FPU: 0%, LSU: 52%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: --l2cache, Elapsed Time: 5349 ms, Instrs: 30497, Cycles: , IPC: 30497, ibuffer_stalls: 21120 (25%), scheduler_stalls: 0 (0%), Issue Stalls Total: 32141 , ALU: 47%, FPU: 0%, LSU: 52%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: --l2cache, Elapsed Time: 5388 ms, Instrs: 30497, Cycles: , IPC: 30497, ibuffer_stalls: 21120 (25%), scheduler_stalls: 0 (0%), Issue Stalls Total: 32141 , ALU: 47%, FPU: 0%, LSU: 52%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: --l2cache, Elapsed Time: 5342 ms, Instrs: 30497, Cycles: , IPC: 30497, ibuffer_stalls: 21120 (25%), scheduler_stalls: 0 (0%), Issue Stalls Total: 32141 , ALU: 47%, FPU: 0%, LSU: 52%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: --l2cache, Elapsed Time: 5347 ms, Instrs: 30497, Cycles: , IPC: 30497, ibuffer_stalls: 21120 (25%), scheduler_stalls: 0 (0%), Issue Stalls Total: 32141 , ALU: 47%, FPU: 0%, LSU: 52%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: --l2cache --l3cache, Elapsed Time: 5822 ms, Instrs: 30500, Cycles: , IPC: 30500, ibuffer_stalls: 21443 (25%), scheduler_stalls: 2 (0%), Issue Stalls Total: 32589 , ALU: 46%, FPU: 0%, LSU: 53%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: --l2cache --l3cache, Elapsed Time: 5808 ms, Instrs: 30500, Cycles: , IPC: 30500, ibuffer_stalls: 21443 (25%), scheduler_stalls: 2 (0%), Issue Stalls Total: 32589 , ALU: 46%, FPU: 0%, LSU: 53%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: --l2cache --l3cache, Elapsed Time: 5826 ms, Instrs: 30500, Cycles: , IPC: 30500, ibuffer_stalls: 21443 (25%), scheduler_stalls: 2 (0%), Issue Stalls Total: 32589 , ALU: 46%, FPU: 0%, LSU: 53%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: --l2cache --l3cache, Elapsed Time: 5915 ms, Instrs: 30500, Cycles: , IPC: 30500, ibuffer_stalls: 21443 (25%), scheduler_stalls: 2 (0%), Issue Stalls Total: 32589 , ALU: 46%, FPU: 0%, LSU: 53%, SFU: 0%
App: tmul_submatrix, Size: 16x16, Cache: --l2cache --l3cache, Elapsed Time: 5888 ms, Instrs: 30500, Cycles: , IPC: 30500, ibuffer_stalls: 21443 (25%), scheduler_stalls: 2 (0%), Issue Stalls Total: 32589 , ALU: 46%, FPU: 0%, LSU: 53%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: , Elapsed Time: 28047 ms, Instrs: 210500, Cycles: , IPC: 210500, ibuffer_stalls: 157718 (36%), scheduler_stalls: 0 (0%), Issue Stalls Total: 226340 , ALU: 46%, FPU: 0%, LSU: 53%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: , Elapsed Time: 27624 ms, Instrs: 210500, Cycles: , IPC: 210500, ibuffer_stalls: 157718 (36%), scheduler_stalls: 0 (0%), Issue Stalls Total: 226340 , ALU: 46%, FPU: 0%, LSU: 53%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: , Elapsed Time: 27589 ms, Instrs: 210500, Cycles: , IPC: 210500, ibuffer_stalls: 157718 (36%), scheduler_stalls: 0 (0%), Issue Stalls Total: 226340 , ALU: 46%, FPU: 0%, LSU: 53%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: , Elapsed Time: 27628 ms, Instrs: 210500, Cycles: , IPC: 210500, ibuffer_stalls: 157718 (36%), scheduler_stalls: 0 (0%), Issue Stalls Total: 226340 , ALU: 46%, FPU: 0%, LSU: 53%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: , Elapsed Time: 27600 ms, Instrs: 210500, Cycles: , IPC: 210500, ibuffer_stalls: 157718 (36%), scheduler_stalls: 0 (0%), Issue Stalls Total: 226340 , ALU: 46%, FPU: 0%, LSU: 53%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: --l2cache, Elapsed Time: 27777 ms, Instrs: 210497, Cycles: , IPC: 210497, ibuffer_stalls: 161358 (36%), scheduler_stalls: 0 (0%), Issue Stalls Total: 229806 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: --l2cache, Elapsed Time: 27791 ms, Instrs: 210497, Cycles: , IPC: 210497, ibuffer_stalls: 161358 (36%), scheduler_stalls: 0 (0%), Issue Stalls Total: 229806 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: --l2cache, Elapsed Time: 27806 ms, Instrs: 210497, Cycles: , IPC: 210497, ibuffer_stalls: 161358 (36%), scheduler_stalls: 0 (0%), Issue Stalls Total: 229806 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: --l2cache, Elapsed Time: 28000 ms, Instrs: 210497, Cycles: , IPC: 210497, ibuffer_stalls: 161358 (36%), scheduler_stalls: 0 (0%), Issue Stalls Total: 229806 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: --l2cache, Elapsed Time: 28154 ms, Instrs: 210497, Cycles: , IPC: 210497, ibuffer_stalls: 161358 (36%), scheduler_stalls: 0 (0%), Issue Stalls Total: 229806 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: --l2cache --l3cache, Elapsed Time: 30634 ms, Instrs: 210500, Cycles: , IPC: 210500, ibuffer_stalls: 162563 (36%), scheduler_stalls: 2 (0%), Issue Stalls Total: 231128 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: --l2cache --l3cache, Elapsed Time: 30026 ms, Instrs: 210500, Cycles: , IPC: 210500, ibuffer_stalls: 162563 (36%), scheduler_stalls: 2 (0%), Issue Stalls Total: 231128 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: --l2cache --l3cache, Elapsed Time: 30124 ms, Instrs: 210500, Cycles: , IPC: 210500, ibuffer_stalls: 162563 (36%), scheduler_stalls: 2 (0%), Issue Stalls Total: 231128 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: --l2cache --l3cache, Elapsed Time: 29906 ms, Instrs: 210500, Cycles: , IPC: 210500, ibuffer_stalls: 162563 (36%), scheduler_stalls: 2 (0%), Issue Stalls Total: 231128 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_submatrix, Size: 32x32, Cache: --l2cache --l3cache, Elapsed Time: 30098 ms, Instrs: 210500, Cycles: , IPC: 210500, ibuffer_stalls: 162563 (36%), scheduler_stalls: 2 (0%), Issue Stalls Total: 231128 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: , Elapsed Time: 214402 ms, Instrs: 1618052, Cycles: , IPC: 1618052, ibuffer_stalls: 1409902 (41%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1908635 , ALU: 41%, FPU: 0%, LSU: 58%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: , Elapsed Time: 214188 ms, Instrs: 1618052, Cycles: , IPC: 1618052, ibuffer_stalls: 1409902 (41%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1908635 , ALU: 41%, FPU: 0%, LSU: 58%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: , Elapsed Time: 213712 ms, Instrs: 1618052, Cycles: , IPC: 1618052, ibuffer_stalls: 1409902 (41%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1908635 , ALU: 41%, FPU: 0%, LSU: 58%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: , Elapsed Time: 215647 ms, Instrs: 1618052, Cycles: , IPC: 1618052, ibuffer_stalls: 1409902 (41%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1908635 , ALU: 41%, FPU: 0%, LSU: 58%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: , Elapsed Time: 216277 ms, Instrs: 1618052, Cycles: , IPC: 1618052, ibuffer_stalls: 1409902 (41%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1908635 , ALU: 41%, FPU: 0%, LSU: 58%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: --l2cache, Elapsed Time: 203597 ms, Instrs: 1618049, Cycles: , IPC: 1618049, ibuffer_stalls: 1288583 (39%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1787159 , ALU: 44%, FPU: 0%, LSU: 55%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: --l2cache, Elapsed Time: 203613 ms, Instrs: 1618049, Cycles: , IPC: 1618049, ibuffer_stalls: 1288583 (39%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1787159 , ALU: 44%, FPU: 0%, LSU: 55%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: --l2cache, Elapsed Time: 202343 ms, Instrs: 1618049, Cycles: , IPC: 1618049, ibuffer_stalls: 1288583 (39%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1787159 , ALU: 44%, FPU: 0%, LSU: 55%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: --l2cache, Elapsed Time: 203644 ms, Instrs: 1618049, Cycles: , IPC: 1618049, ibuffer_stalls: 1288583 (39%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1787159 , ALU: 44%, FPU: 0%, LSU: 55%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: --l2cache, Elapsed Time: 215025 ms, Instrs: 1618049, Cycles: , IPC: 1618049, ibuffer_stalls: 1288583 (39%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1787159 , ALU: 44%, FPU: 0%, LSU: 55%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: --l2cache --l3cache, Elapsed Time: 219140 ms, Instrs: 1618052, Cycles: , IPC: 1618052, ibuffer_stalls: 1292686 (39%), scheduler_stalls: 2 (0%), Issue Stalls Total: 1791373 , ALU: 44%, FPU: 0%, LSU: 55%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: --l2cache --l3cache, Elapsed Time: 219173 ms, Instrs: 1618052, Cycles: , IPC: 1618052, ibuffer_stalls: 1292686 (39%), scheduler_stalls: 2 (0%), Issue Stalls Total: 1791373 , ALU: 44%, FPU: 0%, LSU: 55%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: --l2cache --l3cache, Elapsed Time: 220001 ms, Instrs: 1618052, Cycles: , IPC: 1618052, ibuffer_stalls: 1292686 (39%), scheduler_stalls: 2 (0%), Issue Stalls Total: 1791373 , ALU: 44%, FPU: 0%, LSU: 55%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: --l2cache --l3cache, Elapsed Time: 218154 ms, Instrs: 1618052, Cycles: , IPC: 1618052, ibuffer_stalls: 1292686 (39%), scheduler_stalls: 2 (0%), Issue Stalls Total: 1791373 , ALU: 44%, FPU: 0%, LSU: 55%, SFU: 0%
App: tmul_submatrix, Size: 64x64, Cache: --l2cache --l3cache, Elapsed Time: 218774 ms, Instrs: 1618052, Cycles: , IPC: 1618052, ibuffer_stalls: 1292686 (39%), scheduler_stalls: 2 (0%), Issue Stalls Total: 1791373 , ALU: 44%, FPU: 0%, LSU: 55%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: , Elapsed Time: 1336 ms, Instrs: 3786, Cycles: , IPC: 3786, ibuffer_stalls: 197 (1%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2265 , ALU: 65%, FPU: 0%, LSU: 34%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: , Elapsed Time: 1340 ms, Instrs: 3786, Cycles: , IPC: 3786, ibuffer_stalls: 197 (1%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2265 , ALU: 65%, FPU: 0%, LSU: 34%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: , Elapsed Time: 1337 ms, Instrs: 3786, Cycles: , IPC: 3786, ibuffer_stalls: 197 (1%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2265 , ALU: 65%, FPU: 0%, LSU: 34%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: , Elapsed Time: 1333 ms, Instrs: 3786, Cycles: , IPC: 3786, ibuffer_stalls: 197 (1%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2265 , ALU: 65%, FPU: 0%, LSU: 34%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: , Elapsed Time: 1355 ms, Instrs: 3786, Cycles: , IPC: 3786, ibuffer_stalls: 197 (1%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2265 , ALU: 65%, FPU: 0%, LSU: 34%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: --l2cache, Elapsed Time: 1882 ms, Instrs: 3783, Cycles: , IPC: 3783, ibuffer_stalls: 197 (0%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2046 , ALU: 66%, FPU: 0%, LSU: 33%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: --l2cache, Elapsed Time: 1934 ms, Instrs: 3783, Cycles: , IPC: 3783, ibuffer_stalls: 197 (0%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2046 , ALU: 66%, FPU: 0%, LSU: 33%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: --l2cache, Elapsed Time: 1915 ms, Instrs: 3783, Cycles: , IPC: 3783, ibuffer_stalls: 197 (0%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2046 , ALU: 66%, FPU: 0%, LSU: 33%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: --l2cache, Elapsed Time: 1924 ms, Instrs: 3783, Cycles: , IPC: 3783, ibuffer_stalls: 197 (0%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2046 , ALU: 66%, FPU: 0%, LSU: 33%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: --l2cache, Elapsed Time: 1907 ms, Instrs: 3783, Cycles: , IPC: 3783, ibuffer_stalls: 197 (0%), scheduler_stalls: 0 (0%), Issue Stalls Total: 2046 , ALU: 66%, FPU: 0%, LSU: 33%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: --l2cache --l3cache, Elapsed Time: 2081 ms, Instrs: 3786, Cycles: , IPC: 3786, ibuffer_stalls: 211 (0%), scheduler_stalls: 1 (0%), Issue Stalls Total: 2154 , ALU: 64%, FPU: 0%, LSU: 35%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: --l2cache --l3cache, Elapsed Time: 2113 ms, Instrs: 3786, Cycles: , IPC: 3786, ibuffer_stalls: 211 (0%), scheduler_stalls: 1 (0%), Issue Stalls Total: 2154 , ALU: 64%, FPU: 0%, LSU: 35%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: --l2cache --l3cache, Elapsed Time: 2071 ms, Instrs: 3786, Cycles: , IPC: 3786, ibuffer_stalls: 211 (0%), scheduler_stalls: 1 (0%), Issue Stalls Total: 2154 , ALU: 64%, FPU: 0%, LSU: 35%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: --l2cache --l3cache, Elapsed Time: 2117 ms, Instrs: 3786, Cycles: , IPC: 3786, ibuffer_stalls: 211 (0%), scheduler_stalls: 1 (0%), Issue Stalls Total: 2154 , ALU: 64%, FPU: 0%, LSU: 35%, SFU: 0%
App: tmul_base_tiles, Size: 4x4, Cache: --l2cache --l3cache, Elapsed Time: 2073 ms, Instrs: 3786, Cycles: , IPC: 3786, ibuffer_stalls: 211 (0%), scheduler_stalls: 1 (0%), Issue Stalls Total: 2154 , ALU: 64%, FPU: 0%, LSU: 35%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: , Elapsed Time: 1757 ms, Instrs: 7434, Cycles: , IPC: 7434, ibuffer_stalls: 907 (3%), scheduler_stalls: 0 (0%), Issue Stalls Total: 4871 , ALU: 54%, FPU: 0%, LSU: 45%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: , Elapsed Time: 1792 ms, Instrs: 7434, Cycles: , IPC: 7434, ibuffer_stalls: 907 (3%), scheduler_stalls: 0 (0%), Issue Stalls Total: 4871 , ALU: 54%, FPU: 0%, LSU: 45%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: , Elapsed Time: 1758 ms, Instrs: 7434, Cycles: , IPC: 7434, ibuffer_stalls: 907 (3%), scheduler_stalls: 0 (0%), Issue Stalls Total: 4871 , ALU: 54%, FPU: 0%, LSU: 45%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: , Elapsed Time: 1780 ms, Instrs: 7434, Cycles: , IPC: 7434, ibuffer_stalls: 907 (3%), scheduler_stalls: 0 (0%), Issue Stalls Total: 4871 , ALU: 54%, FPU: 0%, LSU: 45%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: , Elapsed Time: 1770 ms, Instrs: 7434, Cycles: , IPC: 7434, ibuffer_stalls: 907 (3%), scheduler_stalls: 0 (0%), Issue Stalls Total: 4871 , ALU: 54%, FPU: 0%, LSU: 45%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: --l2cache, Elapsed Time: 2305 ms, Instrs: 7431, Cycles: , IPC: 7431, ibuffer_stalls: 1025 (2%), scheduler_stalls: 0 (0%), Issue Stalls Total: 4785 , ALU: 53%, FPU: 0%, LSU: 46%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: --l2cache, Elapsed Time: 2338 ms, Instrs: 7431, Cycles: , IPC: 7431, ibuffer_stalls: 1025 (2%), scheduler_stalls: 0 (0%), Issue Stalls Total: 4785 , ALU: 53%, FPU: 0%, LSU: 46%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: --l2cache, Elapsed Time: 2311 ms, Instrs: 7431, Cycles: , IPC: 7431, ibuffer_stalls: 1025 (2%), scheduler_stalls: 0 (0%), Issue Stalls Total: 4785 , ALU: 53%, FPU: 0%, LSU: 46%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: --l2cache, Elapsed Time: 2340 ms, Instrs: 7431, Cycles: , IPC: 7431, ibuffer_stalls: 1025 (2%), scheduler_stalls: 0 (0%), Issue Stalls Total: 4785 , ALU: 53%, FPU: 0%, LSU: 46%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: --l2cache, Elapsed Time: 2341 ms, Instrs: 7431, Cycles: , IPC: 7431, ibuffer_stalls: 1025 (2%), scheduler_stalls: 0 (0%), Issue Stalls Total: 4785 , ALU: 53%, FPU: 0%, LSU: 46%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: --l2cache --l3cache, Elapsed Time: 2542 ms, Instrs: 7434, Cycles: , IPC: 7434, ibuffer_stalls: 1233 (3%), scheduler_stalls: 1 (0%), Issue Stalls Total: 5074 , ALU: 50%, FPU: 0%, LSU: 49%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: --l2cache --l3cache, Elapsed Time: 2576 ms, Instrs: 7434, Cycles: , IPC: 7434, ibuffer_stalls: 1233 (3%), scheduler_stalls: 1 (0%), Issue Stalls Total: 5074 , ALU: 50%, FPU: 0%, LSU: 49%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: --l2cache --l3cache, Elapsed Time: 2553 ms, Instrs: 7434, Cycles: , IPC: 7434, ibuffer_stalls: 1233 (3%), scheduler_stalls: 1 (0%), Issue Stalls Total: 5074 , ALU: 50%, FPU: 0%, LSU: 49%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: --l2cache --l3cache, Elapsed Time: 2558 ms, Instrs: 7434, Cycles: , IPC: 7434, ibuffer_stalls: 1233 (3%), scheduler_stalls: 1 (0%), Issue Stalls Total: 5074 , ALU: 50%, FPU: 0%, LSU: 49%, SFU: 0%
App: tmul_base_tiles, Size: 8x8, Cache: --l2cache --l3cache, Elapsed Time: 2580 ms, Instrs: 7434, Cycles: , IPC: 7434, ibuffer_stalls: 1233 (3%), scheduler_stalls: 1 (0%), Issue Stalls Total: 5074 , ALU: 50%, FPU: 0%, LSU: 49%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: , Elapsed Time: 4849 ms, Instrs: 33546, Cycles: , IPC: 33546, ibuffer_stalls: 5434 (7%), scheduler_stalls: 0 (0%), Issue Stalls Total: 23254 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: , Elapsed Time: 4853 ms, Instrs: 33546, Cycles: , IPC: 33546, ibuffer_stalls: 5434 (7%), scheduler_stalls: 0 (0%), Issue Stalls Total: 23254 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: , Elapsed Time: 4868 ms, Instrs: 33546, Cycles: , IPC: 33546, ibuffer_stalls: 5434 (7%), scheduler_stalls: 0 (0%), Issue Stalls Total: 23254 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: , Elapsed Time: 4856 ms, Instrs: 33546, Cycles: , IPC: 33546, ibuffer_stalls: 5434 (7%), scheduler_stalls: 0 (0%), Issue Stalls Total: 23254 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: , Elapsed Time: 4885 ms, Instrs: 33546, Cycles: , IPC: 33546, ibuffer_stalls: 5434 (7%), scheduler_stalls: 0 (0%), Issue Stalls Total: 23254 , ALU: 45%, FPU: 0%, LSU: 54%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: --l2cache, Elapsed Time: 5398 ms, Instrs: 33543, Cycles: , IPC: 33543, ibuffer_stalls: 6349 (7%), scheduler_stalls: 0 (0%), Issue Stalls Total: 24117 , ALU: 43%, FPU: 0%, LSU: 56%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: --l2cache, Elapsed Time: 5411 ms, Instrs: 33543, Cycles: , IPC: 33543, ibuffer_stalls: 6349 (7%), scheduler_stalls: 0 (0%), Issue Stalls Total: 24117 , ALU: 43%, FPU: 0%, LSU: 56%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: --l2cache, Elapsed Time: 5416 ms, Instrs: 33543, Cycles: , IPC: 33543, ibuffer_stalls: 6349 (7%), scheduler_stalls: 0 (0%), Issue Stalls Total: 24117 , ALU: 43%, FPU: 0%, LSU: 56%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: --l2cache, Elapsed Time: 5431 ms, Instrs: 33543, Cycles: , IPC: 33543, ibuffer_stalls: 6349 (7%), scheduler_stalls: 0 (0%), Issue Stalls Total: 24117 , ALU: 43%, FPU: 0%, LSU: 56%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: --l2cache, Elapsed Time: 5410 ms, Instrs: 33543, Cycles: , IPC: 33543, ibuffer_stalls: 6349 (7%), scheduler_stalls: 0 (0%), Issue Stalls Total: 24117 , ALU: 43%, FPU: 0%, LSU: 56%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: --l2cache --l3cache, Elapsed Time: 5914 ms, Instrs: 33546, Cycles: , IPC: 33546, ibuffer_stalls: 6523 (7%), scheduler_stalls: 1 (0%), Issue Stalls Total: 24207 , ALU: 42%, FPU: 0%, LSU: 57%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: --l2cache --l3cache, Elapsed Time: 5872 ms, Instrs: 33546, Cycles: , IPC: 33546, ibuffer_stalls: 6523 (7%), scheduler_stalls: 1 (0%), Issue Stalls Total: 24207 , ALU: 42%, FPU: 0%, LSU: 57%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: --l2cache --l3cache, Elapsed Time: 5867 ms, Instrs: 33546, Cycles: , IPC: 33546, ibuffer_stalls: 6523 (7%), scheduler_stalls: 1 (0%), Issue Stalls Total: 24207 , ALU: 42%, FPU: 0%, LSU: 57%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: --l2cache --l3cache, Elapsed Time: 5869 ms, Instrs: 33546, Cycles: , IPC: 33546, ibuffer_stalls: 6523 (7%), scheduler_stalls: 1 (0%), Issue Stalls Total: 24207 , ALU: 42%, FPU: 0%, LSU: 57%, SFU: 0%
App: tmul_base_tiles, Size: 16x16, Cache: --l2cache --l3cache, Elapsed Time: 5888 ms, Instrs: 33546, Cycles: , IPC: 33546, ibuffer_stalls: 6523 (7%), scheduler_stalls: 1 (0%), Issue Stalls Total: 24207 , ALU: 42%, FPU: 0%, LSU: 57%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: , Elapsed Time: 28255 ms, Instrs: 230922, Cycles: , IPC: 230922, ibuffer_stalls: 40316 (9%), scheduler_stalls: 0 (0%), Issue Stalls Total: 163698 , ALU: 41%, FPU: 0%, LSU: 58%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: , Elapsed Time: 28172 ms, Instrs: 230922, Cycles: , IPC: 230922, ibuffer_stalls: 40316 (9%), scheduler_stalls: 0 (0%), Issue Stalls Total: 163698 , ALU: 41%, FPU: 0%, LSU: 58%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: , Elapsed Time: 28244 ms, Instrs: 230922, Cycles: , IPC: 230922, ibuffer_stalls: 40316 (9%), scheduler_stalls: 0 (0%), Issue Stalls Total: 163698 , ALU: 41%, FPU: 0%, LSU: 58%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: , Elapsed Time: 28145 ms, Instrs: 230922, Cycles: , IPC: 230922, ibuffer_stalls: 40316 (9%), scheduler_stalls: 0 (0%), Issue Stalls Total: 163698 , ALU: 41%, FPU: 0%, LSU: 58%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: , Elapsed Time: 28221 ms, Instrs: 230922, Cycles: , IPC: 230922, ibuffer_stalls: 40316 (9%), scheduler_stalls: 0 (0%), Issue Stalls Total: 163698 , ALU: 41%, FPU: 0%, LSU: 58%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: --l2cache, Elapsed Time: 28772 ms, Instrs: 230919, Cycles: , IPC: 230919, ibuffer_stalls: 44227 (9%), scheduler_stalls: 0 (0%), Issue Stalls Total: 167408 , ALU: 40%, FPU: 0%, LSU: 59%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: --l2cache, Elapsed Time: 28244 ms, Instrs: 230919, Cycles: , IPC: 230919, ibuffer_stalls: 44227 (9%), scheduler_stalls: 0 (0%), Issue Stalls Total: 167408 , ALU: 40%, FPU: 0%, LSU: 59%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: --l2cache, Elapsed Time: 28164 ms, Instrs: 230919, Cycles: , IPC: 230919, ibuffer_stalls: 44227 (9%), scheduler_stalls: 0 (0%), Issue Stalls Total: 167408 , ALU: 40%, FPU: 0%, LSU: 59%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: --l2cache, Elapsed Time: 28081 ms, Instrs: 230919, Cycles: , IPC: 230919, ibuffer_stalls: 44227 (9%), scheduler_stalls: 0 (0%), Issue Stalls Total: 167408 , ALU: 40%, FPU: 0%, LSU: 59%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: --l2cache, Elapsed Time: 28140 ms, Instrs: 230919, Cycles: , IPC: 230919, ibuffer_stalls: 44227 (9%), scheduler_stalls: 0 (0%), Issue Stalls Total: 167408 , ALU: 40%, FPU: 0%, LSU: 59%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: --l2cache --l3cache, Elapsed Time: 30340 ms, Instrs: 230922, Cycles: , IPC: 230922, ibuffer_stalls: 44811 (9%), scheduler_stalls: 1 (0%), Issue Stalls Total: 168064 , ALU: 39%, FPU: 0%, LSU: 60%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: --l2cache --l3cache, Elapsed Time: 30267 ms, Instrs: 230922, Cycles: , IPC: 230922, ibuffer_stalls: 44811 (9%), scheduler_stalls: 1 (0%), Issue Stalls Total: 168064 , ALU: 39%, FPU: 0%, LSU: 60%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: --l2cache --l3cache, Elapsed Time: 30346 ms, Instrs: 230922, Cycles: , IPC: 230922, ibuffer_stalls: 44811 (9%), scheduler_stalls: 1 (0%), Issue Stalls Total: 168064 , ALU: 39%, FPU: 0%, LSU: 60%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: --l2cache --l3cache, Elapsed Time: 30307 ms, Instrs: 230922, Cycles: , IPC: 230922, ibuffer_stalls: 44811 (9%), scheduler_stalls: 1 (0%), Issue Stalls Total: 168064 , ALU: 39%, FPU: 0%, LSU: 60%, SFU: 0%
App: tmul_base_tiles, Size: 32x32, Cache: --l2cache --l3cache, Elapsed Time: 30308 ms, Instrs: 230922, Cycles: , IPC: 230922, ibuffer_stalls: 44811 (9%), scheduler_stalls: 1 (0%), Issue Stalls Total: 168064 , ALU: 39%, FPU: 0%, LSU: 60%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: , Elapsed Time: 211455 ms, Instrs: 1765386, Cycles: , IPC: 1765386, ibuffer_stalls: 379485 (11%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1326481 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: , Elapsed Time: 212000 ms, Instrs: 1765386, Cycles: , IPC: 1765386, ibuffer_stalls: 379485 (11%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1326481 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: , Elapsed Time: 214546 ms, Instrs: 1765386, Cycles: , IPC: 1765386, ibuffer_stalls: 379485 (11%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1326481 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: , Elapsed Time: 212045 ms, Instrs: 1765386, Cycles: , IPC: 1765386, ibuffer_stalls: 379485 (11%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1326481 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: , Elapsed Time: 211229 ms, Instrs: 1765386, Cycles: , IPC: 1765386, ibuffer_stalls: 379485 (11%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1326481 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: --l2cache, Elapsed Time: 206970 ms, Instrs: 1765383, Cycles: , IPC: 1765383, ibuffer_stalls: 370971 (11%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1317780 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: --l2cache, Elapsed Time: 208832 ms, Instrs: 1765383, Cycles: , IPC: 1765383, ibuffer_stalls: 370971 (11%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1317780 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: --l2cache, Elapsed Time: 207291 ms, Instrs: 1765383, Cycles: , IPC: 1765383, ibuffer_stalls: 370971 (11%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1317780 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: --l2cache, Elapsed Time: 207676 ms, Instrs: 1765383, Cycles: , IPC: 1765383, ibuffer_stalls: 370971 (11%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1317780 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: --l2cache, Elapsed Time: 208622 ms, Instrs: 1765383, Cycles: , IPC: 1765383, ibuffer_stalls: 370971 (11%), scheduler_stalls: 0 (0%), Issue Stalls Total: 1317780 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: --l2cache --l3cache, Elapsed Time: 224051 ms, Instrs: 1765386, Cycles: , IPC: 1765386, ibuffer_stalls: 373840 (11%), scheduler_stalls: 1 (0%), Issue Stalls Total: 1320736 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: --l2cache --l3cache, Elapsed Time: 224967 ms, Instrs: 1765386, Cycles: , IPC: 1765386, ibuffer_stalls: 373840 (11%), scheduler_stalls: 1 (0%), Issue Stalls Total: 1320736 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: --l2cache --l3cache, Elapsed Time: 222845 ms, Instrs: 1765386, Cycles: , IPC: 1765386, ibuffer_stalls: 373840 (11%), scheduler_stalls: 1 (0%), Issue Stalls Total: 1320736 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: --l2cache --l3cache, Elapsed Time: 223350 ms, Instrs: 1765386, Cycles: , IPC: 1765386, ibuffer_stalls: 373840 (11%), scheduler_stalls: 1 (0%), Issue Stalls Total: 1320736 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
App: tmul_base_tiles, Size: 64x64, Cache: --l2cache --l3cache, Elapsed Time: 223966 ms, Instrs: 1765386, Cycles: , IPC: 1765386, ibuffer_stalls: 373840 (11%), scheduler_stalls: 1 (0%), Issue Stalls Total: 1320736 , ALU: 37%, FPU: 0%, LSU: 62%, SFU: 0%
