## **Here we have designed blocks and logical design and SW logical verification each fÄ±le or modul By TTool**


|Requirments|
| --------- |
|![image](Requirements.png)|

|Blocks|
| --------- |
|![image](blocks.png)|

|Active_Diagram|
| --------- |
|![image](Active_Diagram.png)|

|Sequence_Diagram|
| --------- |
|![image](Sequence_Diagram.png)|

|Use_case_Diagram|
| --------- |
|![image](Use_case_Diagram.png)|

|Middle Layer Logical Design|
| --------- |
|![image](CA.png)|

|Motor Logical Design|
| --------- |
|![image](DC_%2CMotor.png)|

|Ulatrasonic Logical Design|
| --------- |
|![image](US_Sensor.png)|




