<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Future Scaling of ProcessorMemory Interfaces</p>
    <p>Jung Ho Ahn, Norman P. Jouppi , Christos Kozyrakis, Jacob Leverich, Robert S. Schreiber</p>
    <p>HP Labs, Stanford University, Seoul National University</p>
  </div>
  <div class="page">
    <p>Nov 19, 2009 2</p>
    <p>Executive summary</p>
    <p>memory system</p>
    <p>Challenges</p>
    <p>Solutions</p>
    <p>Holistic assessments</p>
    <p>performance reliability</p>
    <p>energy efficiency</p>
    <p>Multicore DIMM rank subsetting</p>
    <p>efficiency/latency/ throughput tradeoffs</p>
    <p>system-wide</p>
    <p>multithreaded/consolidated</p>
    <p>chipkill</p>
    <p>capacity vs. efficiency</p>
    <p>Main</p>
    <p>SC09  Future Scaling of Processor-Memory Interfaces</p>
  </div>
  <div class="page">
    <p>Issues on DRAM based main memory</p>
    <p>Chip Multiprocessors (CMPs) demand</p>
    <p>High capacity</p>
    <p>High bandwidth</p>
    <p>Global wires improve slowly</p>
    <p>Energy efficiency challenges = DRAM power matters!</p>
    <p>Performance/power variation by access patterns</p>
    <p>Hard/soft errors</p>
  </div>
  <div class="page">
    <p>How DRAM works</p>
    <p>wl</p>
    <p>bit</p>
    <p>DRAM  1T1C cell</p>
    <p>bank 7</p>
    <p>bank 1</p>
    <p>request</p>
    <p>data R</p>
    <p>o w</p>
    <p>d e c o d e r</p>
    <p>Sense amplifier</p>
    <p>Column decoder</p>
    <p>DRAM</p>
    <p>Memory array</p>
    <p>bank 0</p>
  </div>
  <div class="page">
    <p>Performance/power variations</p>
  </div>
  <div class="page">
    <p>DIMM = Dual Inline Memory Module</p>
    <p>Overfetching problem</p>
    <p>DRAM row size = 8kb, 8 or 16 DRAMs per DIMM</p>
    <p>Cache line size = 512b</p>
    <p>Over 99% of bits are unused if row/col = 1</p>
  </div>
  <div class="page">
    <p>Solution = Multicore DIMM</p>
    <p>MCDIMM features</p>
    <p>VMD = Virtual Memory Device : rank subsetting</p>
    <p>Demux register</p>
    <p>Over 99% of bits are unused if row/col = 1</p>
  </div>
  <div class="page">
    <p>Demux register</p>
    <p>Register</p>
    <p>D e m</p>
    <p>u lt ip</p>
    <p>le x e r</p>
    <p>(optional )</p>
    <p>Counter</p>
    <p>Demux Register</p>
  </div>
  <div class="page">
    <p>Alternative solution = mini-rank</p>
    <p>MCDIMM vs. mini-rank</p>
    <p>Register for data path vs. control path</p>
    <p>Timing constraint due to access interference</p>
    <p>Load balancing between rank subsets</p>
  </div>
  <div class="page">
    <p>Governing equations</p>
    <p>D : # of DRAM chips per subset</p>
    <p>S : # of subsets per rank</p>
    <p>R : # of ranks per channel</p>
    <p>SP : static power of a DRAM chip</p>
    <p>ERW : energy needed to read/write a bit</p>
    <p>BWRW : read/write bandwidth per memory channel</p>
    <p>EAP : energy to activate/precharge a row</p>
    <p>fAP : frequency of activate/precharge per memory channel</p>
    <p>Total main memory power =</p>
    <p>D  S  R  SP + ERW  BWRW + D  EAP  fAP</p>
  </div>
  <div class="page">
    <p>Governing equations</p>
    <p>BWRW : read/write bandwidth per memory channel</p>
    <p>fAP : frequency of activate/precharge per memory channel</p>
    <p>fCM : frequency of cache miss</p>
    <p>CL : line size of last-level cache</p>
    <p>: row/col (bank conflict ratio)</p>
    <p>fAP =  fCM =  =  fAP</p>
    <p>fCM</p>
    <p>fAP</p>
    <p>fCM</p>
    <p>BWRW</p>
    <p>CL</p>
    <p>BWRW</p>
    <p>CL</p>
  </div>
  <div class="page">
    <p>on multicore applications</p>
  </div>
  <div class="page">
    <p>MCDIMM reliability issues</p>
    <p>SECDED</p>
    <p>Single error correction, double error detection</p>
    <p>Typically, (64 + 8) ECC solution is enough.</p>
    <p>SCCDCD</p>
    <p>Single chip-error correction, double chip-error detection</p>
    <p>Chipkill</p>
    <p>Implementations</p>
    <p>Interleaving SECDED over multiple ranks</p>
    <p>Employing stronger error correcting code</p>
  </div>
  <div class="page">
    <p>Multicore configuration</p>
    <p>DIMM</p>
    <p>MT Core</p>
    <p>L1$</p>
    <p>MT Core</p>
    <p>L1$</p>
    <p>MT Core</p>
    <p>L1$</p>
    <p>M C</p>
    <p>M</p>
    <p>C</p>
    <p>M C</p>
    <p>M</p>
    <p>C</p>
    <p>L2$ D ir</p>
    <p>D ir</p>
    <p>L2$ D ir</p>
    <p>L2$</p>
    <p>L2$ D ir</p>
    <p>MT Core</p>
    <p>L1$</p>
  </div>
  <div class="page">
    <p>Experimental setup</p>
    <p>System architecture</p>
    <p>hierarchical MESI, reverse directory</p>
    <p>Simulator/modeling</p>
    <p>Intel Pin based in-house simulator</p>
    <p>CACTI</p>
    <p>Applications</p>
    <p>SPLASH-2/PARSEC/SPEC2006</p>
  </div>
  <div class="page">
    <p>Energy-delay product &amp; system power with 1 rank per memory channel</p>
  </div>
  <div class="page">
    <p>Energy-delay product &amp; system power with 1 rank per memory channel</p>
    <p>SPLASH-2 SPEC CPU 2006 PARSEC</p>
  </div>
  <div class="page">
    <p>Energy-delay product &amp; system power with 4 ranks per memory channel</p>
  </div>
  <div class="page">
    <p>Energy-delay product &amp; system power with 4 ranks per memory channel</p>
    <p>SPLASH-2 SPEC CPU 2006 PARSEC</p>
  </div>
  <div class="page">
    <p>Energy-delay product &amp; system power with Chipkill enabled</p>
  </div>
  <div class="page">
    <p>Energy-delay product &amp; system power with Chipkill enabled</p>
    <p>SPLASH-2 SPEC CPU 2006 PARSEC</p>
  </div>
  <div class="page">
    <p>Nov 19, 2009 22</p>
    <p>Conclusion</p>
    <p>Multicore DIMM</p>
    <p>Instantiation of rank subsetting</p>
    <p>Gain energy efficiency &amp; concurrency</p>
    <p>Sacrifice serialization latency</p>
    <p>Advantage in EDP (energy-delay product) with proper subsetting</p>
    <p>Energy-efficient, capacity-inefficient reliability solution</p>
    <p>Challenges on main memory systems</p>
    <p>Performance/capacity demands</p>
    <p>Energy-efficiency goals</p>
    <p>Reliability constraints</p>
    <p>SC09  Future Scaling of Processor-Memory Interfaces</p>
  </div>
</Presentation>
