# ===============================================
# Makefile for SystemVerilog + Verilator project
# ===============================================

PROJECT     = core
TOP_MODULE  = core_top
TB_PROGRAM  = src/tb_verilator.cpp

# „ÉÑ„Éº„É´
VERILATOR = verilator

# Restrict environments may lack a working xargs, provide our shim.
export PATH := $(abspath tools):$(PATH)

# „Éá„Ç£„É¨„ÇØ„Éà„É™
SRC_DIR   = src
OBJ_DIR   = obj_dir

# „Éà„ÉÉ„Éó„É¢„Ç∏„É•„Éº„É´Âêç
TOP       = core_top

# „ÉÜ„Çπ„Éà„Éô„É≥„ÉÅ (C++)
TB        = $(SRC_DIR)/tb_verilator.cpp

# „ÇΩ„Éº„Çπ„É™„Çπ„Éà
FILELIST  = core.f

# ÂÆüË°å„Éê„Ç§„Éä„É™Âêç
SIM       = $(OBJ_DIR)/sim
SIM_NAME = sim

# „É©„É≥Áî®„Éë„É©„É°„Éº„Çø
ROM ?= src/test/sample_ecall.hex
RAM ?= $(ROM)
CYCLES ?= 20

# =====================================================
# „É´„Éº„É´
# =====================================================

.PHONY: all build run clean


sim_o:
		verilator --cc $(VERILATOR_FLAGS) -f $(FILELIST) --exe $(TB_PROGRAM) --top-module $(TOP_MODULE) --Mdir $(OBJ_DIR)
		make -C $(OBJ_DIR) -f V$(TOP_MODULE).mk
		mv $(OBJ_DIR)/V$(TOP_MODULE) $(OBJ_DIR)/$(SIM_NAME)

# 1Ô∏è‚É£ Verilator„ÅßC++„Ç∑„Éü„É•„É¨„Éº„Çø„ÇíÁîüÊàê
build_o:
	$(VERILATOR) --cc -f $(FILELIST) --exe $(TB) --top-module $(TOP) --Mdir $(OBJ_DIR)
	make -C $(OBJ_DIR) -f V$(TOP).mk
	mv $(OBJ_DIR)/V$(TOP) $(OBJ_DIR)/$(SIM_NAME)
	@echo "‚úÖ Build complete. Run simulation with: make run"

# 2Ô∏è‚É£ „Ç∑„Éü„É•„É¨„Éº„Ç∑„Éß„É≥ÂÆüË°å
run:
	$(SIM) $(ROM) $(RAM) $(CYCLES)

# 3Ô∏è‚É£ „ÇØ„É™„Éº„É≥„Ç¢„ÉÉ„Éó
clean:
	rm -rf $(OBJ_DIR)
sim:
	verilator --cc $(VERILATOR_FLAGS) -f $(FILELIST) --exe $(TB_PROGRAM) --top-module $(TOP_MODULE) --Mdir $(OBJ_DIR)
	make -C $(OBJ_DIR) -f V$(TOP_MODULE).mk
	mv $(OBJ_DIR)/V$(TOP_MODULE) $(OBJ_DIR)/$(SIM_NAME)

build:
	$(VERILATOR) --cc -f $(FILELIST) --exe $(TB) --top-module $(TOP) --Mdir $(OBJ_DIR)
	make -C $(OBJ_DIR) -f V$(TOP).mk
	mv $(OBJ_DIR)/V$(TOP) $(OBJ_DIR)/$(SIM_NAME)
	@echo "‚úÖ Build complete. Run simulation with: make run"
	@echo "üßπ Cleaned build files."
