#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Tue Dec  4 17:28:00 2018
# Process ID: 5308
# Current directory: C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.runs/synth_1
# Command line: vivado.exe -log labo_adder4b_sol.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source labo_adder4b_sol.tcl
# Log file: C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.runs/synth_1/labo_adder4b_sol.vds
# Journal file: C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source labo_adder4b_sol.tcl -notrace
Command: synth_design -top labo_adder4b_sol -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13272 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 370.938 ; gain = 98.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'labo_adder4b_sol' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Labo_adder4b_sol.vhd:45]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-3491] module 'synchro_module_v2' declared at 'C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/synchro_module_v2.vhd:40' bound to instance 'inst_synch' of component 'synchro_module_v2' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Labo_adder4b_sol.vhd:100]
INFO: [Synth 8-638] synthesizing module 'synchro_module_v2' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/synchro_module_v2.vhd:49]
	Parameter const_CLK_syst_MHz bound to: 125 - type: integer 
INFO: [Synth 8-113] binding component instance 'ClockBuffer' to cell 'BUFG' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/synchro_module_v2.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element d_s100HzInt_reg was removed.  [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/synchro_module_v2.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'synchro_module_v2' (1#1) [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/synchro_module_v2.vhd:49]
	Parameter const_CLK_MHz bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'affhexPmodSSD' declared at 'C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/affhex_pmodssd.vhd:46' bound to instance 'inst_aff' of component 'affhexPmodSSD' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Labo_adder4b_sol.vhd:108]
INFO: [Synth 8-638] synthesizing module 'affhexPmodSSD' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/affhex_pmodssd.vhd:54]
	Parameter const_CLK_MHz bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/affhex_pmodssd.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'affhexPmodSSD' (2#1) [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/affhex_pmodssd.vhd:54]
INFO: [Synth 8-3491] module 'Add4bitsA' declared at 'C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add4bitsA .vhd:28' bound to instance 'inst_adder' of component 'Add4bitsA' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Labo_adder4b_sol.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Add4bitsA' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add4bitsA .vhd:39]
	Parameter c_version bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Add1bitA' declared at 'C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add1bitA .vhd:30' bound to instance 'b_adder0' of component 'Add1bitA' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add4bitsA .vhd:62]
INFO: [Synth 8-638] synthesizing module 'Add1bitA' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add1bitA .vhd:40]
INFO: [Synth 8-226] default block is never used [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add1bitA .vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Add1bitA' (3#1) [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add1bitA .vhd:40]
INFO: [Synth 8-3491] module 'Add1bitA' declared at 'C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add1bitA .vhd:30' bound to instance 'b_adder1' of component 'Add1bitA' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add4bitsA .vhd:63]
INFO: [Synth 8-3491] module 'Add1bitB' declared at 'C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add1bitB .vhd:31' bound to instance 'b_adder2' of component 'Add1bitB' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add4bitsA .vhd:64]
INFO: [Synth 8-638] synthesizing module 'Add1bitB' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add1bitB .vhd:42]
	Parameter c_version bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Add1bitB' (4#1) [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add1bitB .vhd:42]
INFO: [Synth 8-3491] module 'Add1bitB' declared at 'C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add1bitB .vhd:31' bound to instance 'b_adder3' of component 'Add1bitB' [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add4bitsA .vhd:65]
INFO: [Synth 8-256] done synthesizing module 'Add4bitsA' (5#1) [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Add4bitsA .vhd:39]
INFO: [Synth 8-256] done synthesizing module 'labo_adder4b_sol' (6#1) [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/sources_1/new/Labo_adder4b_sol.vhd:45]
WARNING: [Synth 8-3917] design labo_adder4b_sol has port o_led[3] driven by constant 0
WARNING: [Synth 8-3917] design labo_adder4b_sol has port o_led[2] driven by constant 0
WARNING: [Synth 8-3917] design labo_adder4b_sol has port o_led[1] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 421.445 ; gain = 149.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 421.445 ; gain = 149.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 421.445 ; gain = 149.402
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/constrs_1/new/circuit_labo_adder4b.xdc]
Finished Parsing XDC File [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/constrs_1/new/circuit_labo_adder4b.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.srcs/constrs_1/new/circuit_labo_adder4b.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/labo_adder4b_sol_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/labo_adder4b_sol_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 749.711 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 749.711 ; gain = 477.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 749.711 ; gain = 477.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 749.711 ; gain = 477.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 749.711 ; gain = 477.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module synchro_module_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module affhexPmodSSD 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Add1bitA 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design labo_adder4b_sol has port o_led[3] driven by constant 0
WARNING: [Synth 8-3917] design labo_adder4b_sol has port o_led[2] driven by constant 0
WARNING: [Synth 8-3917] design labo_adder4b_sol has port o_led[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 749.711 ; gain = 477.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 758.914 ; gain = 486.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 778.895 ; gain = 506.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 780.164 ; gain = 508.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 780.164 ; gain = 508.121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 780.164 ; gain = 508.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 780.164 ; gain = 508.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 780.164 ; gain = 508.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 780.164 ; gain = 508.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 780.164 ; gain = 508.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     5|
|4     |LUT2   |     7|
|5     |LUT3   |     5|
|6     |LUT4   |     4|
|7     |LUT5   |     7|
|8     |LUT6   |    23|
|9     |FDRE   |    53|
|10    |IBUF   |     9|
|11    |OBUF   |    21|
+------+-------+------+

Report Instance Areas: 
+------+-------------+------------------+------+
|      |Instance     |Module            |Cells |
+------+-------------+------------------+------+
|1     |top          |                  |   144|
|2     |  inst_aff   |affhexPmodSSD     |    26|
|3     |  inst_synch |synchro_module_v2 |    87|
+------+-------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 780.164 ; gain = 508.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 780.164 ; gain = 179.855
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 780.164 ; gain = 508.121
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 780.676 ; gain = 520.223
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/ProjetsFPGA/projets_vivado/pb_APP_log_comb/pb_APP_log_comb.runs/synth_1/labo_adder4b_sol.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file labo_adder4b_sol_utilization_synth.rpt -pb labo_adder4b_sol_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 780.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  4 17:28:46 2018...
