vendor_name = ModelSim
source_file = 1, /home/jacky/fpga/logic_analyzer/hps.qsys
source_file = 1, /home/jacky/fpga/logic_analyzer/src/trigger.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/ltc2308.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/adc.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/cdc.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/reset_sync.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/clock_monitor.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/memory_mapped_regs.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/shift_reg.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/capture_channel_mapper.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/capture_compressor.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/sdram_interface.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/logic_analyzer.sdc
source_file = 1, /home/jacky/fpga/logic_analyzer/src/capture_frontend.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/logic_analyzer.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/src/sdram_d_fifo/sdram_d_fifo.qip
source_file = 1, /home/jacky/fpga/logic_analyzer/src/sdram_d_fifo/sdram_d_fifo.v
source_file = 1, /home/jacky/fpga/logic_analyzer/src/sdram_a_fifo/sdram_a_fifo.qip
source_file = 1, /home/jacky/fpga/logic_analyzer/src/sdram_a_fifo/sdram_a_fifo.v
source_file = 1, /home/jacky/fpga/logic_analyzer/sdram_interface.stp
source_file = 1, /home/jacky/fpga/logic_analyzer/adc.stp
source_file = 1, /home/jacky/fpga/logic_analyzer/trigger.stp
source_file = 1, /home/jacky/fpga/logic_analyzer/h2f_lw.stp
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/hps.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_avalon_mm_bridge.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_default_burst_converter.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_reorder_memory.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_pll_reconfig_core.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_pll_reconfig_top.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_reset_controller.sdc
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_reset_controller.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_reset_synchronizer.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_std_synchronizer.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps.pre.xml
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_AC_ROM.hex
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_hps_0.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sdc
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_hps_0_hps_io.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_inst_ROM.hex
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_pll_adc.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_pll_capture.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_pll_mem.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0.ppf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0.sdc
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/hps_sdram_pll.sv
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/alt_types.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/emif.pre.xml
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sdram_io.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer.pre.c
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer_auto.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer_auto_ac_init.pre.c
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer_auto_inst_init.pre.c
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/sequencer_defines.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/system.pre.h
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/tclrpt.pre.c
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ip/hps/submodules/sequencer/tclrpt.pre.h
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /opt/altera/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/jacky/fpga/logic_analyzer/db/ddio_out_uqe.tdf
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altera_pll.v
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altera_cyclonev_pll.v
source_file = 1, /opt/altera/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, /opt/altera/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /opt/altera/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, /home/jacky/fpga/logic_analyzer/db/dcfifo_77q1.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/a_graycounter_eu6.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/a_graycounter_acc.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/altsyncram_72b1.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/alt_synch_pipe_5ol.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/dffpipe_md9.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/alt_synch_pipe_6ol.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/dffpipe_nd9.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/cmpr_0v5.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/dcfifo_r3q1.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/altsyncram_rua1.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/alt_synch_pipe_3ol.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/dffpipe_kd9.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/alt_synch_pipe_4ol.tdf
source_file = 1, /home/jacky/fpga/logic_analyzer/db/dffpipe_ld9.tdf
design_name = logic_analyzer
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, logic_analyzer, 1
instance = comp, \ADC_CONVST~output , ADC_CONVST~output, logic_analyzer, 1
instance = comp, \ADC_SCK~output , ADC_SCK~output, logic_analyzer, 1
instance = comp, \ADC_SDI~output , ADC_SDI~output, logic_analyzer, 1
instance = comp, \HDMI_TX_CLK~output , HDMI_TX_CLK~output, logic_analyzer, 1
instance = comp, \HDMI_TX_DE~output , HDMI_TX_DE~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[0]~output , HDMI_TX_D[0]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[1]~output , HDMI_TX_D[1]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[2]~output , HDMI_TX_D[2]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[3]~output , HDMI_TX_D[3]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[4]~output , HDMI_TX_D[4]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[5]~output , HDMI_TX_D[5]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[6]~output , HDMI_TX_D[6]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[7]~output , HDMI_TX_D[7]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[8]~output , HDMI_TX_D[8]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[9]~output , HDMI_TX_D[9]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[10]~output , HDMI_TX_D[10]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[11]~output , HDMI_TX_D[11]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[12]~output , HDMI_TX_D[12]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[13]~output , HDMI_TX_D[13]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[14]~output , HDMI_TX_D[14]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[15]~output , HDMI_TX_D[15]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[16]~output , HDMI_TX_D[16]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[17]~output , HDMI_TX_D[17]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[18]~output , HDMI_TX_D[18]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[19]~output , HDMI_TX_D[19]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[20]~output , HDMI_TX_D[20]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[21]~output , HDMI_TX_D[21]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[22]~output , HDMI_TX_D[22]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_D[23]~output , HDMI_TX_D[23]~output, logic_analyzer, 1
instance = comp, \HDMI_TX_HS~output , HDMI_TX_HS~output, logic_analyzer, 1
instance = comp, \HDMI_TX_VS~output , HDMI_TX_VS~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[0]~output , HPS_DDR3_ADDR[0]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[1]~output , HPS_DDR3_ADDR[1]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[2]~output , HPS_DDR3_ADDR[2]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[3]~output , HPS_DDR3_ADDR[3]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[4]~output , HPS_DDR3_ADDR[4]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[5]~output , HPS_DDR3_ADDR[5]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[6]~output , HPS_DDR3_ADDR[6]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[7]~output , HPS_DDR3_ADDR[7]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[8]~output , HPS_DDR3_ADDR[8]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[9]~output , HPS_DDR3_ADDR[9]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[10]~output , HPS_DDR3_ADDR[10]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[11]~output , HPS_DDR3_ADDR[11]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[12]~output , HPS_DDR3_ADDR[12]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[13]~output , HPS_DDR3_ADDR[13]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ADDR[14]~output , HPS_DDR3_ADDR[14]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_BA[0]~output , HPS_DDR3_BA[0]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_BA[1]~output , HPS_DDR3_BA[1]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_BA[2]~output , HPS_DDR3_BA[2]~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_CAS_N~output , HPS_DDR3_CAS_N~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_CKE~output , HPS_DDR3_CKE~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_CS_N~output , HPS_DDR3_CS_N~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_ODT~output , HPS_DDR3_ODT~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_RAS_N~output , HPS_DDR3_RAS_N~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_RESET_N~output , HPS_DDR3_RESET_N~output, logic_analyzer, 1
instance = comp, \HPS_DDR3_WE_N~output , HPS_DDR3_WE_N~output, logic_analyzer, 1
instance = comp, \LED[0]~output , LED[0]~output, logic_analyzer, 1
instance = comp, \LED[1]~output , LED[1]~output, logic_analyzer, 1
instance = comp, \LED[2]~output , LED[2]~output, logic_analyzer, 1
instance = comp, \LED[3]~output , LED[3]~output, logic_analyzer, 1
instance = comp, \LED[4]~output , LED[4]~output, logic_analyzer, 1
instance = comp, \LED[5]~output , LED[5]~output, logic_analyzer, 1
instance = comp, \LED[6]~output , LED[6]~output, logic_analyzer, 1
instance = comp, \LED[7]~output , LED[7]~output, logic_analyzer, 1
instance = comp, \GPIO_0[0]~output , GPIO_0[0]~output, logic_analyzer, 1
instance = comp, \GPIO_0[1]~output , GPIO_0[1]~output, logic_analyzer, 1
instance = comp, \GPIO_0[2]~output , GPIO_0[2]~output, logic_analyzer, 1
instance = comp, \GPIO_0[3]~output , GPIO_0[3]~output, logic_analyzer, 1
instance = comp, \GPIO_0[4]~output , GPIO_0[4]~output, logic_analyzer, 1
instance = comp, \GPIO_0[5]~output , GPIO_0[5]~output, logic_analyzer, 1
instance = comp, \GPIO_0[6]~output , GPIO_0[6]~output, logic_analyzer, 1
instance = comp, \GPIO_0[7]~output , GPIO_0[7]~output, logic_analyzer, 1
instance = comp, \GPIO_0[8]~output , GPIO_0[8]~output, logic_analyzer, 1
instance = comp, \GPIO_0[9]~output , GPIO_0[9]~output, logic_analyzer, 1
instance = comp, \GPIO_0[10]~output , GPIO_0[10]~output, logic_analyzer, 1
instance = comp, \GPIO_0[11]~output , GPIO_0[11]~output, logic_analyzer, 1
instance = comp, \GPIO_0[12]~output , GPIO_0[12]~output, logic_analyzer, 1
instance = comp, \GPIO_0[13]~output , GPIO_0[13]~output, logic_analyzer, 1
instance = comp, \GPIO_0[14]~output , GPIO_0[14]~output, logic_analyzer, 1
instance = comp, \GPIO_0[15]~output , GPIO_0[15]~output, logic_analyzer, 1
instance = comp, \GPIO_0[16]~output , GPIO_0[16]~output, logic_analyzer, 1
instance = comp, \GPIO_0[17]~output , GPIO_0[17]~output, logic_analyzer, 1
instance = comp, \GPIO_0[18]~output , GPIO_0[18]~output, logic_analyzer, 1
instance = comp, \GPIO_0[19]~output , GPIO_0[19]~output, logic_analyzer, 1
instance = comp, \GPIO_0[20]~output , GPIO_0[20]~output, logic_analyzer, 1
instance = comp, \GPIO_0[21]~output , GPIO_0[21]~output, logic_analyzer, 1
instance = comp, \GPIO_0[22]~output , GPIO_0[22]~output, logic_analyzer, 1
instance = comp, \GPIO_0[23]~output , GPIO_0[23]~output, logic_analyzer, 1
instance = comp, \GPIO_0[24]~output , GPIO_0[24]~output, logic_analyzer, 1
instance = comp, \GPIO_0[25]~output , GPIO_0[25]~output, logic_analyzer, 1
instance = comp, \GPIO_0[26]~output , GPIO_0[26]~output, logic_analyzer, 1
instance = comp, \GPIO_0[27]~output , GPIO_0[27]~output, logic_analyzer, 1
instance = comp, \GPIO_0[28]~output , GPIO_0[28]~output, logic_analyzer, 1
instance = comp, \GPIO_0[29]~output , GPIO_0[29]~output, logic_analyzer, 1
instance = comp, \GPIO_0[30]~output , GPIO_0[30]~output, logic_analyzer, 1
instance = comp, \GPIO_0[31]~output , GPIO_0[31]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[0]~output , ARDUINO_IO[0]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[1]~output , ARDUINO_IO[1]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[2]~output , ARDUINO_IO[2]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[3]~output , ARDUINO_IO[3]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[4]~output , ARDUINO_IO[4]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[5]~output , ARDUINO_IO[5]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[6]~output , ARDUINO_IO[6]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[7]~output , ARDUINO_IO[7]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[8]~output , ARDUINO_IO[8]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[9]~output , ARDUINO_IO[9]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[10]~output , ARDUINO_IO[10]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[11]~output , ARDUINO_IO[11]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[12]~output , ARDUINO_IO[12]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[13]~output , ARDUINO_IO[13]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[14]~output , ARDUINO_IO[14]~output, logic_analyzer, 1
instance = comp, \ARDUINO_IO[15]~output , ARDUINO_IO[15]~output, logic_analyzer, 1
instance = comp, \ARDUINO_RESET_N~output , ARDUINO_RESET_N~output, logic_analyzer, 1
instance = comp, \HDMI_I2C_SCL~output , HDMI_I2C_SCL~output, logic_analyzer, 1
instance = comp, \HDMI_I2C_SDA~output , HDMI_I2C_SDA~output, logic_analyzer, 1
instance = comp, \HDMI_I2S~output , HDMI_I2S~output, logic_analyzer, 1
instance = comp, \HDMI_LRCLK~output , HDMI_LRCLK~output, logic_analyzer, 1
instance = comp, \HDMI_MCLK~output , HDMI_MCLK~output, logic_analyzer, 1
instance = comp, \HDMI_SCLK~output , HDMI_SCLK~output, logic_analyzer, 1
instance = comp, \GPIO_0[32]~output , GPIO_0[32]~output, logic_analyzer, 1
instance = comp, \GPIO_0[33]~output , GPIO_0[33]~output, logic_analyzer, 1
instance = comp, \GPIO_0[34]~output , GPIO_0[34]~output, logic_analyzer, 1
instance = comp, \GPIO_0[35]~output , GPIO_0[35]~output, logic_analyzer, 1
instance = comp, \GPIO_1[0]~output , GPIO_1[0]~output, logic_analyzer, 1
instance = comp, \GPIO_1[1]~output , GPIO_1[1]~output, logic_analyzer, 1
instance = comp, \GPIO_1[2]~output , GPIO_1[2]~output, logic_analyzer, 1
instance = comp, \GPIO_1[3]~output , GPIO_1[3]~output, logic_analyzer, 1
instance = comp, \GPIO_1[4]~output , GPIO_1[4]~output, logic_analyzer, 1
instance = comp, \GPIO_1[5]~output , GPIO_1[5]~output, logic_analyzer, 1
instance = comp, \GPIO_1[6]~output , GPIO_1[6]~output, logic_analyzer, 1
instance = comp, \GPIO_1[7]~output , GPIO_1[7]~output, logic_analyzer, 1
instance = comp, \GPIO_1[8]~output , GPIO_1[8]~output, logic_analyzer, 1
instance = comp, \GPIO_1[9]~output , GPIO_1[9]~output, logic_analyzer, 1
instance = comp, \GPIO_1[10]~output , GPIO_1[10]~output, logic_analyzer, 1
instance = comp, \GPIO_1[11]~output , GPIO_1[11]~output, logic_analyzer, 1
instance = comp, \GPIO_1[12]~output , GPIO_1[12]~output, logic_analyzer, 1
instance = comp, \GPIO_1[13]~output , GPIO_1[13]~output, logic_analyzer, 1
instance = comp, \GPIO_1[14]~output , GPIO_1[14]~output, logic_analyzer, 1
instance = comp, \GPIO_1[15]~output , GPIO_1[15]~output, logic_analyzer, 1
instance = comp, \GPIO_1[16]~output , GPIO_1[16]~output, logic_analyzer, 1
instance = comp, \GPIO_1[17]~output , GPIO_1[17]~output, logic_analyzer, 1
instance = comp, \GPIO_1[18]~output , GPIO_1[18]~output, logic_analyzer, 1
instance = comp, \GPIO_1[19]~output , GPIO_1[19]~output, logic_analyzer, 1
instance = comp, \GPIO_1[20]~output , GPIO_1[20]~output, logic_analyzer, 1
instance = comp, \GPIO_1[21]~output , GPIO_1[21]~output, logic_analyzer, 1
instance = comp, \GPIO_1[22]~output , GPIO_1[22]~output, logic_analyzer, 1
instance = comp, \GPIO_1[23]~output , GPIO_1[23]~output, logic_analyzer, 1
instance = comp, \GPIO_1[24]~output , GPIO_1[24]~output, logic_analyzer, 1
instance = comp, \GPIO_1[25]~output , GPIO_1[25]~output, logic_analyzer, 1
instance = comp, \GPIO_1[26]~output , GPIO_1[26]~output, logic_analyzer, 1
instance = comp, \GPIO_1[27]~output , GPIO_1[27]~output, logic_analyzer, 1
instance = comp, \GPIO_1[28]~output , GPIO_1[28]~output, logic_analyzer, 1
instance = comp, \GPIO_1[29]~output , GPIO_1[29]~output, logic_analyzer, 1
instance = comp, \GPIO_1[30]~output , GPIO_1[30]~output, logic_analyzer, 1
instance = comp, \GPIO_1[31]~output , GPIO_1[31]~output, logic_analyzer, 1
instance = comp, \GPIO_1[32]~output , GPIO_1[32]~output, logic_analyzer, 1
instance = comp, \GPIO_1[33]~output , GPIO_1[33]~output, logic_analyzer, 1
instance = comp, \GPIO_1[34]~output , GPIO_1[34]~output, logic_analyzer, 1
instance = comp, \GPIO_1[35]~output , GPIO_1[35]~output, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll , u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m , u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst , u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \HPS_DDR3_RZQ~input , HPS_DDR3_RZQ~input, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0 , u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, logic_analyzer, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk , HPS_DDR3_DM[2]~_s2p_logic_blk, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk , HPS_DDR3_DM[0]~_s2p_logic_blk, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0] , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0 , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, logic_analyzer, 1
instance = comp, \FPGA_CLK1_50~input , FPGA_CLK1_50~input, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT , u0|pll_adc|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT, logic_analyzer, 1
instance = comp, \FPGA_CLK1_50~inputCLKENA0 , FPGA_CLK1_50~inputCLKENA0, logic_analyzer, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|clocks_resets , u0|hps_0|fpga_interfaces|clocks_resets, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0 , u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, logic_analyzer, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], logic_analyzer, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], logic_analyzer, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~25 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~29 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[2]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~33 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~37 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~21 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|reset~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|reset~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]_NEW_REG528 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]_NEW_REG528, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]_NEW_REG526 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]_NEW_REG526, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]_NEW160 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]_NEW160, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|WideOr1 , u0|mm_interconnect_0|cmd_mux_002|WideOr1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]_OTERM345~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]_OTERM345~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]_NEW_REG524 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]_NEW_REG524, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]_NEW_REG522 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]_NEW_REG522, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]_NEW260 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]_NEW260, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][60] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][60], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]_NEW_REG542 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]_NEW_REG542, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]_NEW_REG540 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]_NEW_REG540, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]_NEW262 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]_NEW262, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][59] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]~feeder, logic_analyzer, 1
instance = comp, \mm|Add0~21 , mm|Add0~21, logic_analyzer, 1
instance = comp, \~GND , ~GND, logic_analyzer, 1
instance = comp, \KEY[0]~input , KEY[0]~input, logic_analyzer, 1
instance = comp, \KEY[0]~inputCLKENA0 , KEY[0]~inputCLKENA0, logic_analyzer, 1
instance = comp, \mm|state.WRITE_WAIT , mm|state.WRITE_WAIT, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]_NEW_REG548 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]_NEW_REG548, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]_NEW_REG344 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]_NEW_REG344, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]_NEW_REG514 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]_NEW_REG514, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][94] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][97] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][98] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][99] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][101] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][114] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][114], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG152 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG152, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG150 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG150, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG158 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG158, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG156 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG156, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG148 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG148, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG154 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG154, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][65] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][65], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][65] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][65], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][68] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][68], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][68]~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][68]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][68] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][68], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][67], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][67], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|comb~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|comb~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_NEW_REG862 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_NEW_REG862, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|waitrequest_reset_override~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|waitrequest_reset_override~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|waitrequest_reset_override , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|waitrequest_reset_override, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|WideOr1 , u0|mm_interconnect_0|cmd_mux_001|WideOr1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][60] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][60], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[1]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_dprio_init_done~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_dprio_init_done~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0]~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~21 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_mdio_dis~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_mdio_dis~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|mdio_dis , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|mdio_dis, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mdio_dis , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mdio_dis, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_fpll_0_1|~QUARTUS_CREATED_VCC~I , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_fpll_0_1|~QUARTUS_CREATED_VCC~I, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_fpll_0_1|lcell_inst , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_fpll_0_1|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|dprio_init_done~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|dprio_init_done~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|buf_ack[2] , mm|buf_ack[2], logic_analyzer, 1
instance = comp, \mm|mm_readdata[31]~0 , mm|mm_readdata[31]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1], logic_analyzer, 1
instance = comp, \u0|pll_mem|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT , u0|pll_mem|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT, logic_analyzer, 1
instance = comp, \u0|pll_mem|altera_pll_i|general[0].gpll~FRACTIONAL_PLL , u0|pll_mem|altera_pll_i|general[0].gpll~FRACTIONAL_PLL, logic_analyzer, 1
instance = comp, \u0|pll_mem|altera_pll_i|general[0].gpll~PLL_RECONFIG , u0|pll_mem|altera_pll_i|general[0].gpll~PLL_RECONFIG, logic_analyzer, 1
instance = comp, \u0|pll_mem|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER , u0|pll_mem|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER, logic_analyzer, 1
instance = comp, \u0|pll_mem|altera_pll_i|outclk_wire[0]~CLKENA0 , u0|pll_mem|altera_pll_i|outclk_wire[0]~CLKENA0, logic_analyzer, 1
instance = comp, \sdram_iface|Add2~1 , sdram_iface|Add2~1, logic_analyzer, 1
instance = comp, \reset_sdram|bufs[0]~feeder , reset_sdram|bufs[0]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]_NEW_REG470 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]_NEW_REG470, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]_NEW_REG430 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]_NEW_REG430, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT , u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]_NEW_REG422 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]_NEW_REG422, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|next_read_state~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|next_read_state~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector78~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector78~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_ser_shift_load~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_ser_shift_load~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|ser_shift_load , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|ser_shift_load, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem_used[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16]~48 , u0|mm_interconnect_0|rsp_mux_001|src_data[16]~48, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]_NEW_REG406 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]_NEW_REG406, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][17] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][17], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]_NEW_REG402 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]_NEW_REG402, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]_NEW_REG398 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]_NEW_REG398, logic_analyzer, 1
instance = comp, \mm|req~0 , mm|req~0, logic_analyzer, 1
instance = comp, \mm|req , mm|req, logic_analyzer, 1
instance = comp, \mm|Equal2~0 , mm|Equal2~0, logic_analyzer, 1
instance = comp, \mm|buf_req[0][0] , mm|buf_req[0][0], logic_analyzer, 1
instance = comp, \mm|buf_req[0][1] , mm|buf_req[0][1], logic_analyzer, 1
instance = comp, \mm|buf_req[0][2] , mm|buf_req[0][2], logic_analyzer, 1
instance = comp, \mm|reg_write[0] , mm|reg_write[0], logic_analyzer, 1
instance = comp, \reg_CTRL.num_channel[2] , reg_CTRL.num_channel[2], logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[0]~0 , channel_mapper|valid_ctr[0]~0, logic_analyzer, 1
instance = comp, \reset_sync_d_pipeline|bufs[0]~feeder , reset_sync_d_pipeline|bufs[0]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]_NEW_REG390 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]_NEW_REG390, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][21] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][21], logic_analyzer, 1
instance = comp, \Add1~157 , Add1~157, logic_analyzer, 1
instance = comp, \Add1~165 , Add1~165, logic_analyzer, 1
instance = comp, \trig_latch~0 , trig_latch~0, logic_analyzer, 1
instance = comp, \channel_mapper|Add0~3 , channel_mapper|Add0~3, logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[1] , channel_mapper|valid_ctr[1], logic_analyzer, 1
instance = comp, \channel_mapper|Equal3~0 , channel_mapper|Equal3~0, logic_analyzer, 1
instance = comp, \reg_CTRL.num_channel[0] , reg_CTRL.num_channel[0], logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[2] , channel_mapper|valid_ctr[2], logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[0] , channel_mapper|valid_ctr[0], logic_analyzer, 1
instance = comp, \channel_mapper|Add0~0 , channel_mapper|Add0~0, logic_analyzer, 1
instance = comp, \reg_CTRL.num_channel[1]~feeder , reg_CTRL.num_channel[1]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.num_channel[1] , reg_CTRL.num_channel[1], logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[3] , channel_mapper|valid_ctr[3], logic_analyzer, 1
instance = comp, \channel_mapper|Add0~1 , channel_mapper|Add0~1, logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[4] , channel_mapper|valid_ctr[4], logic_analyzer, 1
instance = comp, \channel_mapper|Add0~2 , channel_mapper|Add0~2, logic_analyzer, 1
instance = comp, \channel_mapper|Mux248~0 , channel_mapper|Mux248~0, logic_analyzer, 1
instance = comp, \GPIO_0[23]~input , GPIO_0[23]~input, logic_analyzer, 1
instance = comp, \frontend|states[23][0]~feeder , frontend|states[23][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[23][0] , frontend|states[23][0], logic_analyzer, 1
instance = comp, \frontend|states[23][1] , frontend|states[23][1], logic_analyzer, 1
instance = comp, \frontend|states[23][2]~feeder , frontend|states[23][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[23][2] , frontend|states[23][2], logic_analyzer, 1
instance = comp, \frontend|states[23][3]~feeder , frontend|states[23][3]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[23][3] , frontend|states[23][3], logic_analyzer, 1
instance = comp, \frontend|states[23][4]~DUPLICATE , frontend|states[23][4]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|states[23][5] , frontend|states[23][5], logic_analyzer, 1
instance = comp, \frontend|wr_states[23][5]~reg0 , frontend|wr_states[23][5]~reg0, logic_analyzer, 1
instance = comp, \GPIO_0[21]~input , GPIO_0[21]~input, logic_analyzer, 1
instance = comp, \frontend|states[21][0]~feeder , frontend|states[21][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[21][0] , frontend|states[21][0], logic_analyzer, 1
instance = comp, \frontend|states[21][1] , frontend|states[21][1], logic_analyzer, 1
instance = comp, \frontend|states[21][2]~feeder , frontend|states[21][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[21][2] , frontend|states[21][2], logic_analyzer, 1
instance = comp, \frontend|states[21][3] , frontend|states[21][3], logic_analyzer, 1
instance = comp, \frontend|states[21][4] , frontend|states[21][4], logic_analyzer, 1
instance = comp, \frontend|states[21][5]~feeder , frontend|states[21][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[21][5] , frontend|states[21][5], logic_analyzer, 1
instance = comp, \frontend|wr_states[21][5]~reg0feeder , frontend|wr_states[21][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[21][5]~reg0 , frontend|wr_states[21][5]~reg0, logic_analyzer, 1
instance = comp, \GPIO_0[22]~input , GPIO_0[22]~input, logic_analyzer, 1
instance = comp, \frontend|states[22][0]~feeder , frontend|states[22][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[22][0] , frontend|states[22][0], logic_analyzer, 1
instance = comp, \frontend|states[22][1] , frontend|states[22][1], logic_analyzer, 1
instance = comp, \frontend|states[22][2]~feeder , frontend|states[22][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[22][2] , frontend|states[22][2], logic_analyzer, 1
instance = comp, \frontend|states[22][3]~DUPLICATE , frontend|states[22][3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|states[22][4] , frontend|states[22][4], logic_analyzer, 1
instance = comp, \frontend|states[22][5]~feeder , frontend|states[22][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[22][5] , frontend|states[22][5], logic_analyzer, 1
instance = comp, \frontend|wr_states[22][5]~reg0 , frontend|wr_states[22][5]~reg0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]_NEW_REG386 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]_NEW_REG386, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~21 , u0|mm_interconnect_0|cmd_mux_002|src_payload~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]_NEW_REG388 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]_NEW_REG388, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]_NEW184 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21]_NEW184, logic_analyzer, 1
instance = comp, \mm|reg_writedata[21]~feeder , mm|reg_writedata[21]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[31]~0 , mm|reg_writedata[31]~0, logic_analyzer, 1
instance = comp, \mm|reg_writedata[21] , mm|reg_writedata[21], logic_analyzer, 1
instance = comp, \reg_CTRL.trig_channel[2]~feeder , reg_CTRL.trig_channel[2]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.trig_channel[2] , reg_CTRL.trig_channel[2], logic_analyzer, 1
instance = comp, \reg_CTRL.trig_channel[1]~feeder , reg_CTRL.trig_channel[1]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.trig_channel[1] , reg_CTRL.trig_channel[1], logic_analyzer, 1
instance = comp, \GPIO_0[19]~input , GPIO_0[19]~input, logic_analyzer, 1
instance = comp, \frontend|states[19][0] , frontend|states[19][0], logic_analyzer, 1
instance = comp, \frontend|states[19][1]~feeder , frontend|states[19][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[19][1] , frontend|states[19][1], logic_analyzer, 1
instance = comp, \frontend|states[19][2] , frontend|states[19][2], logic_analyzer, 1
instance = comp, \frontend|states[19][3]~DUPLICATE , frontend|states[19][3]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|states[19][4] , frontend|states[19][4], logic_analyzer, 1
instance = comp, \frontend|states[19][5] , frontend|states[19][5], logic_analyzer, 1
instance = comp, \frontend|wr_states[19][5]~reg0 , frontend|wr_states[19][5]~reg0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]_NEW_REG394 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]_NEW_REG394, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][22] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][22], logic_analyzer, 1
instance = comp, \Add1~173 , Add1~173, logic_analyzer, 1
instance = comp, \Add1~181 , Add1~181, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT~0 , reg_SAMPLE_D_COUNT~0, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[54] , reg_SAMPLE_D_COUNT[54], logic_analyzer, 1
instance = comp, \mm|Equal2~5 , mm|Equal2~5, logic_analyzer, 1
instance = comp, \mm|buf_req[5][0] , mm|buf_req[5][0], logic_analyzer, 1
instance = comp, \mm|buf_req[5][1] , mm|buf_req[5][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][31]~5 , mm|buf_readdata[5][31]~5, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][22] , mm|buf_readdata[5][22], logic_analyzer, 1
instance = comp, \adc|inst|ctr[0]~5 , adc|inst|ctr[0]~5, logic_analyzer, 1
instance = comp, \reset_sync_a|bufs[0]~feeder , reset_sync_a|bufs[0]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]_NEW_REG462 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]_NEW_REG462, logic_analyzer, 1
instance = comp, \sdram_iface|Add2~29 , sdram_iface|Add2~29, logic_analyzer, 1
instance = comp, \sdram_iface|Add2~33 , sdram_iface|Add2~33, logic_analyzer, 1
instance = comp, \GPIO_0[1]~input , GPIO_0[1]~input, logic_analyzer, 1
instance = comp, \frontend|states[1][0]~feeder , frontend|states[1][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[1][0] , frontend|states[1][0], logic_analyzer, 1
instance = comp, \frontend|states[1][1] , frontend|states[1][1], logic_analyzer, 1
instance = comp, \frontend|states[1][2]~feeder , frontend|states[1][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[1][2] , frontend|states[1][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[1][2]~reg0 , frontend|wr_states[1][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux240~0 , channel_mapper|Mux240~0, logic_analyzer, 1
instance = comp, \GPIO_0[0]~input , GPIO_0[0]~input, logic_analyzer, 1
instance = comp, \frontend|states[0][0]~feeder , frontend|states[0][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[0][0] , frontend|states[0][0], logic_analyzer, 1
instance = comp, \frontend|states[0][1]~feeder , frontend|states[0][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[0][1] , frontend|states[0][1], logic_analyzer, 1
instance = comp, \frontend|states[0][2]~feeder , frontend|states[0][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[0][2] , frontend|states[0][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[0][2]~reg0feeder , frontend|wr_states[0][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[0][2]~reg0 , frontend|wr_states[0][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data~3 , channel_mapper|out_data~3, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[2] , channel_mapper|out_data[2], logic_analyzer, 1
instance = comp, \channel_mapper|Mux245~0 , channel_mapper|Mux245~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[10] , channel_mapper|out_data[10], logic_analyzer, 1
instance = comp, \GPIO_0[17]~input , GPIO_0[17]~input, logic_analyzer, 1
instance = comp, \frontend|states[17][0]~feeder , frontend|states[17][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[17][0] , frontend|states[17][0], logic_analyzer, 1
instance = comp, \frontend|states[17][1]~feeder , frontend|states[17][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[17][1] , frontend|states[17][1], logic_analyzer, 1
instance = comp, \frontend|states[17][2] , frontend|states[17][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[17][2]~reg0 , frontend|wr_states[17][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux117~0 , channel_mapper|Mux117~0, logic_analyzer, 1
instance = comp, \GPIO_0[9]~input , GPIO_0[9]~input, logic_analyzer, 1
instance = comp, \frontend|states[9][0]~feeder , frontend|states[9][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[9][0] , frontend|states[9][0], logic_analyzer, 1
instance = comp, \frontend|states[9][1]~feeder , frontend|states[9][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[9][1] , frontend|states[9][1], logic_analyzer, 1
instance = comp, \frontend|states[9][2]~feeder , frontend|states[9][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[9][2] , frontend|states[9][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[9][2]~reg0 , frontend|wr_states[9][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux181~0 , channel_mapper|Mux181~0, logic_analyzer, 1
instance = comp, \GPIO_0[5]~input , GPIO_0[5]~input, logic_analyzer, 1
instance = comp, \frontend|states[5][0]~feeder , frontend|states[5][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[5][0] , frontend|states[5][0], logic_analyzer, 1
instance = comp, \frontend|states[5][1] , frontend|states[5][1], logic_analyzer, 1
instance = comp, \frontend|states[5][2] , frontend|states[5][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[5][2]~reg0 , frontend|wr_states[5][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux213~0 , channel_mapper|Mux213~0, logic_analyzer, 1
instance = comp, \GPIO_0[3]~input , GPIO_0[3]~input, logic_analyzer, 1
instance = comp, \frontend|states[3][0]~feeder , frontend|states[3][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[3][0] , frontend|states[3][0], logic_analyzer, 1
instance = comp, \frontend|states[3][1] , frontend|states[3][1], logic_analyzer, 1
instance = comp, \frontend|states[3][2] , frontend|states[3][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[3][2]~reg0 , frontend|wr_states[3][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux229~0 , channel_mapper|Mux229~0, logic_analyzer, 1
instance = comp, \GPIO_0[2]~input , GPIO_0[2]~input, logic_analyzer, 1
instance = comp, \frontend|states[2][0] , frontend|states[2][0], logic_analyzer, 1
instance = comp, \frontend|states[2][1]~feeder , frontend|states[2][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[2][1] , frontend|states[2][1], logic_analyzer, 1
instance = comp, \frontend|states[2][2] , frontend|states[2][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[2][2]~reg0feeder , frontend|wr_states[2][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[2][2]~reg0 , frontend|wr_states[2][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux237~0 , channel_mapper|Mux237~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux237~1 , channel_mapper|Mux237~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[18] , channel_mapper|out_data[18], logic_analyzer, 1
instance = comp, \channel_mapper|Mux229~1 , channel_mapper|Mux229~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[26] , channel_mapper|out_data[26], logic_analyzer, 1
instance = comp, \GPIO_0[4]~input , GPIO_0[4]~input, logic_analyzer, 1
instance = comp, \frontend|states[4][0]~feeder , frontend|states[4][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[4][0] , frontend|states[4][0], logic_analyzer, 1
instance = comp, \frontend|states[4][1] , frontend|states[4][1], logic_analyzer, 1
instance = comp, \frontend|states[4][2]~feeder , frontend|states[4][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[4][2] , frontend|states[4][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[4][2]~reg0feeder , frontend|wr_states[4][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[4][2]~reg0 , frontend|wr_states[4][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux221~0 , channel_mapper|Mux221~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux221~1 , channel_mapper|Mux221~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[34] , channel_mapper|out_data[34], logic_analyzer, 1
instance = comp, \channel_mapper|Mux213~1 , channel_mapper|Mux213~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[42] , channel_mapper|out_data[42], logic_analyzer, 1
instance = comp, \GPIO_0[8]~input , GPIO_0[8]~input, logic_analyzer, 1
instance = comp, \frontend|states[8][0]~feeder , frontend|states[8][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[8][0] , frontend|states[8][0], logic_analyzer, 1
instance = comp, \frontend|states[8][1] , frontend|states[8][1], logic_analyzer, 1
instance = comp, \frontend|states[8][2]~feeder , frontend|states[8][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[8][2] , frontend|states[8][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[8][2]~reg0 , frontend|wr_states[8][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux189~0 , channel_mapper|Mux189~0, logic_analyzer, 1
instance = comp, \GPIO_0[7]~input , GPIO_0[7]~input, logic_analyzer, 1
instance = comp, \frontend|states[7][0] , frontend|states[7][0], logic_analyzer, 1
instance = comp, \frontend|states[7][1] , frontend|states[7][1], logic_analyzer, 1
instance = comp, \frontend|states[7][2] , frontend|states[7][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[7][2]~reg0 , frontend|wr_states[7][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux197~0 , channel_mapper|Mux197~0, logic_analyzer, 1
instance = comp, \GPIO_0[6]~input , GPIO_0[6]~input, logic_analyzer, 1
instance = comp, \frontend|states[6][0]~feeder , frontend|states[6][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[6][0] , frontend|states[6][0], logic_analyzer, 1
instance = comp, \frontend|states[6][1] , frontend|states[6][1], logic_analyzer, 1
instance = comp, \frontend|states[6][2]~feeder , frontend|states[6][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[6][2] , frontend|states[6][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[6][2]~reg0feeder , frontend|wr_states[6][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[6][2]~reg0 , frontend|wr_states[6][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux205~0 , channel_mapper|Mux205~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux205~1 , channel_mapper|Mux205~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[50] , channel_mapper|out_data[50], logic_analyzer, 1
instance = comp, \channel_mapper|Mux197~1 , channel_mapper|Mux197~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[58] , channel_mapper|out_data[58], logic_analyzer, 1
instance = comp, \channel_mapper|Mux189~1 , channel_mapper|Mux189~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[66] , channel_mapper|out_data[66], logic_analyzer, 1
instance = comp, \channel_mapper|Mux181~1 , channel_mapper|Mux181~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[74] , channel_mapper|out_data[74], logic_analyzer, 1
instance = comp, \GPIO_0[13]~input , GPIO_0[13]~input, logic_analyzer, 1
instance = comp, \frontend|states[13][0]~feeder , frontend|states[13][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[13][0] , frontend|states[13][0], logic_analyzer, 1
instance = comp, \frontend|states[13][1] , frontend|states[13][1], logic_analyzer, 1
instance = comp, \frontend|states[13][2] , frontend|states[13][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[13][2]~reg0feeder , frontend|wr_states[13][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[13][2]~reg0 , frontend|wr_states[13][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux149~0 , channel_mapper|Mux149~0, logic_analyzer, 1
instance = comp, \GPIO_0[11]~input , GPIO_0[11]~input, logic_analyzer, 1
instance = comp, \frontend|states[11][0] , frontend|states[11][0], logic_analyzer, 1
instance = comp, \frontend|states[11][1] , frontend|states[11][1], logic_analyzer, 1
instance = comp, \frontend|states[11][2]~feeder , frontend|states[11][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[11][2] , frontend|states[11][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[11][2]~reg0feeder , frontend|wr_states[11][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[11][2]~reg0 , frontend|wr_states[11][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux165~0 , channel_mapper|Mux165~0, logic_analyzer, 1
instance = comp, \GPIO_0[10]~input , GPIO_0[10]~input, logic_analyzer, 1
instance = comp, \frontend|states[10][0]~feeder , frontend|states[10][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[10][0] , frontend|states[10][0], logic_analyzer, 1
instance = comp, \frontend|states[10][1]~DUPLICATE , frontend|states[10][1]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|states[10][2] , frontend|states[10][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[10][2]~reg0feeder , frontend|wr_states[10][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[10][2]~reg0 , frontend|wr_states[10][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux173~0 , channel_mapper|Mux173~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux173~1 , channel_mapper|Mux173~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[82] , channel_mapper|out_data[82], logic_analyzer, 1
instance = comp, \channel_mapper|Mux165~1 , channel_mapper|Mux165~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[90] , channel_mapper|out_data[90], logic_analyzer, 1
instance = comp, \GPIO_0[12]~input , GPIO_0[12]~input, logic_analyzer, 1
instance = comp, \frontend|states[12][0]~feeder , frontend|states[12][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[12][0] , frontend|states[12][0], logic_analyzer, 1
instance = comp, \frontend|states[12][1]~feeder , frontend|states[12][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[12][1] , frontend|states[12][1], logic_analyzer, 1
instance = comp, \frontend|states[12][2] , frontend|states[12][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[12][2]~reg0feeder , frontend|wr_states[12][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[12][2]~reg0 , frontend|wr_states[12][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux157~0 , channel_mapper|Mux157~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux157~1 , channel_mapper|Mux157~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[98] , channel_mapper|out_data[98], logic_analyzer, 1
instance = comp, \channel_mapper|Mux149~1 , channel_mapper|Mux149~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[106] , channel_mapper|out_data[106], logic_analyzer, 1
instance = comp, \GPIO_0[16]~input , GPIO_0[16]~input, logic_analyzer, 1
instance = comp, \frontend|states[16][0] , frontend|states[16][0], logic_analyzer, 1
instance = comp, \frontend|states[16][1] , frontend|states[16][1], logic_analyzer, 1
instance = comp, \frontend|states[16][2] , frontend|states[16][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[16][2]~reg0 , frontend|wr_states[16][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux125~0 , channel_mapper|Mux125~0, logic_analyzer, 1
instance = comp, \GPIO_0[15]~input , GPIO_0[15]~input, logic_analyzer, 1
instance = comp, \frontend|states[15][0]~feeder , frontend|states[15][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[15][0] , frontend|states[15][0], logic_analyzer, 1
instance = comp, \frontend|states[15][1]~feeder , frontend|states[15][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[15][1] , frontend|states[15][1], logic_analyzer, 1
instance = comp, \frontend|states[15][2] , frontend|states[15][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[15][2]~reg0feeder , frontend|wr_states[15][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[15][2]~reg0 , frontend|wr_states[15][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux133~0 , channel_mapper|Mux133~0, logic_analyzer, 1
instance = comp, \GPIO_0[14]~input , GPIO_0[14]~input, logic_analyzer, 1
instance = comp, \frontend|states[14][0]~feeder , frontend|states[14][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[14][0] , frontend|states[14][0], logic_analyzer, 1
instance = comp, \frontend|states[14][1] , frontend|states[14][1], logic_analyzer, 1
instance = comp, \frontend|states[14][2] , frontend|states[14][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[14][2]~reg0 , frontend|wr_states[14][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux141~0 , channel_mapper|Mux141~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux141~1 , channel_mapper|Mux141~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[114] , channel_mapper|out_data[114], logic_analyzer, 1
instance = comp, \channel_mapper|Mux133~1 , channel_mapper|Mux133~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[122] , channel_mapper|out_data[122], logic_analyzer, 1
instance = comp, \channel_mapper|Mux125~1 , channel_mapper|Mux125~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[130] , channel_mapper|out_data[130], logic_analyzer, 1
instance = comp, \channel_mapper|Mux117~1 , channel_mapper|Mux117~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[138] , channel_mapper|out_data[138], logic_analyzer, 1
instance = comp, \frontend|wr_states[0][0]~reg0feeder , frontend|wr_states[0][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[0][0]~reg0 , frontend|wr_states[0][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data~0 , channel_mapper|out_data~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[0] , channel_mapper|out_data[0], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[1] , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[1], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, logic_analyzer, 1
instance = comp, \mm|Equal2~4 , mm|Equal2~4, logic_analyzer, 1
instance = comp, \mm|buf_req[1][0] , mm|buf_req[1][0], logic_analyzer, 1
instance = comp, \mm|buf_req[1][1] , mm|buf_req[1][1], logic_analyzer, 1
instance = comp, \mm|buf_req[1][2] , mm|buf_req[1][2], logic_analyzer, 1
instance = comp, \reg_INFO_RUN~0 , reg_INFO_RUN~0, logic_analyzer, 1
instance = comp, \reg_INFO_RUN.launch , reg_INFO_RUN.launch, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~1 , sdram_iface|sdram_writedata~1, logic_analyzer, 1
instance = comp, \sdram_iface|always0~106 , sdram_iface|always0~106, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~2 , sdram_iface|sdram_writedata~2, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_write~0 , sdram_iface|sdram_write~0, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~3 , sdram_iface|sdram_writedata~3, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[0] , sdram_iface|sdram_address[0], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[1] , sdram_iface|sdram_address[1], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[2] , sdram_iface|sdram_address[2], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[3] , sdram_iface|sdram_address[3], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[4] , sdram_iface|sdram_address[4], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[5] , sdram_iface|sdram_address[5], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[6]~feeder , sdram_iface|sdram_address[6]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[6] , sdram_iface|sdram_address[6], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[7] , sdram_iface|sdram_address[7], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[8]~feeder , sdram_iface|sdram_address[8]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[8] , sdram_iface|sdram_address[8], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[9] , sdram_iface|sdram_address[9], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[10]~feeder , sdram_iface|sdram_address[10]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[10] , sdram_iface|sdram_address[10], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[11]~feeder , sdram_iface|sdram_address[11]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[11] , sdram_iface|sdram_address[11], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[12]~feeder , sdram_iface|sdram_address[12]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[12] , sdram_iface|sdram_address[12], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[13] , sdram_iface|sdram_address[13], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[14] , sdram_iface|sdram_address[14], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[15] , sdram_iface|sdram_address[15], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[16] , sdram_iface|sdram_address[16], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[17] , sdram_iface|sdram_address[17], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[18] , sdram_iface|sdram_address[18], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[19] , sdram_iface|sdram_address[19], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[20] , sdram_iface|sdram_address[20], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[21] , sdram_iface|sdram_address[21], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[22] , sdram_iface|sdram_address[22], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[23] , sdram_iface|sdram_address[23], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~93 , sdram_iface|Add2~93, logic_analyzer, 1
instance = comp, \sdram_iface|Add2~97 , sdram_iface|Add2~97, logic_analyzer, 1
instance = comp, \sdram_iface|Equal5~5 , sdram_iface|Equal5~5, logic_analyzer, 1
instance = comp, \sdram_iface|Add2~101 , sdram_iface|Add2~101, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr~3 , sdram_iface|next_addr~3, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[25] , sdram_iface|next_addr[25], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~105 , sdram_iface|Add2~105, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[26] , sdram_iface|next_addr[26], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~113 , sdram_iface|Add2~113, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[27] , sdram_iface|next_addr[27], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~109 , sdram_iface|Add2~109, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[28] , sdram_iface|next_addr[28], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~125 , sdram_iface|Add2~125, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[29] , sdram_iface|next_addr[29], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~121 , sdram_iface|Add2~121, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[30] , sdram_iface|next_addr[30], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~117 , sdram_iface|Add2~117, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[31] , sdram_iface|next_addr[31], logic_analyzer, 1
instance = comp, \sdram_iface|Equal5~1 , sdram_iface|Equal5~1, logic_analyzer, 1
instance = comp, \sdram_iface|Equal5~4 , sdram_iface|Equal5~4, logic_analyzer, 1
instance = comp, \sdram_iface|Equal5~3 , sdram_iface|Equal5~3, logic_analyzer, 1
instance = comp, \sdram_iface|Equal5~0 , sdram_iface|Equal5~0, logic_analyzer, 1
instance = comp, \sdram_iface|Equal5~2 , sdram_iface|Equal5~2, logic_analyzer, 1
instance = comp, \sdram_iface|Equal5~6 , sdram_iface|Equal5~6, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr~2 , sdram_iface|next_addr~2, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[24] , sdram_iface|next_addr[24], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[24] , sdram_iface|sdram_address[24], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[25] , sdram_iface|sdram_address[25], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[26]~feeder , sdram_iface|sdram_address[26]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_address[26] , sdram_iface|sdram_address[26], logic_analyzer, 1
instance = comp, \cdc_a|to_buf[0]~feeder , cdc_a|to_buf[0]~feeder, logic_analyzer, 1
instance = comp, \cdc_a|to_buf[0] , cdc_a|to_buf[0], logic_analyzer, 1
instance = comp, \cdc_a|to_buf[1] , cdc_a|to_buf[1], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|valid_wrreq~1 , sdram_iface|a_fifo|dcfifo_component|auto_generated|valid_wrreq~1, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[2] , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[2], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[3] , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[3], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[5] , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[5], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[5] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[5], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[2] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[2], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[1] , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[1], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[0] , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[0], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[0] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[0], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[7]~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[6] , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[6], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[4]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[4] , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[4], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[7] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[7], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[6] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[6], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|valid_wrreq~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|valid_wrreq~0, logic_analyzer, 1
instance = comp, \ADC_SDO~input , ADC_SDO~input, logic_analyzer, 1
instance = comp, \adc|inst|state.STATE_SHIFT~DUPLICATE , adc|inst|state.STATE_SHIFT~DUPLICATE, logic_analyzer, 1
instance = comp, \adc|inst|sample[0]~0 , adc|inst|sample[0]~0, logic_analyzer, 1
instance = comp, \adc|inst|sample[0]~feeder , adc|inst|sample[0]~feeder, logic_analyzer, 1
instance = comp, \adc|inst|sample[0] , adc|inst|sample[0], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[7] , sdram_iface|a_fifo|dcfifo_component|auto_generated|wrptr_g[7], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ram_address_a[6] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ram_address_a[6], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, logic_analyzer, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[3] , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[3], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[4] , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[4], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[5] , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[5], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[7] , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[7], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[6] , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[6], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ram_address_a[6] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ram_address_a[6], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, logic_analyzer, 1
instance = comp, \frontend|states[0][3] , frontend|states[0][3], logic_analyzer, 1
instance = comp, \frontend|states[0][4] , frontend|states[0][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[0][4]~reg0feeder , frontend|wr_states[0][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[0][4]~reg0 , frontend|wr_states[0][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data~1 , channel_mapper|out_data~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[4] , channel_mapper|out_data[4], logic_analyzer, 1
instance = comp, \frontend|states[0][5]~feeder , frontend|states[0][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[0][5] , frontend|states[0][5], logic_analyzer, 1
instance = comp, \frontend|states[0][6]~feeder , frontend|states[0][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[0][6] , frontend|states[0][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[0][6]~reg0feeder , frontend|wr_states[0][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[0][6]~reg0 , frontend|wr_states[0][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data~2 , channel_mapper|out_data~2, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[6] , channel_mapper|out_data[6], logic_analyzer, 1
instance = comp, \frontend|wr_states[1][1]~reg0feeder , frontend|wr_states[1][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[1][1]~reg0 , frontend|wr_states[1][1]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[0][1]~reg0 , frontend|wr_states[0][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data~5 , channel_mapper|out_data~5, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[1] , channel_mapper|out_data[1], logic_analyzer, 1
instance = comp, \channel_mapper|Mux246~0 , channel_mapper|Mux246~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[9] , channel_mapper|out_data[9], logic_analyzer, 1
instance = comp, \frontend|states[1][3] , frontend|states[1][3], logic_analyzer, 1
instance = comp, \frontend|states[1][4] , frontend|states[1][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[1][4]~reg0feeder , frontend|wr_states[1][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[1][4]~reg0 , frontend|wr_states[1][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux243~0 , channel_mapper|Mux243~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[12] , channel_mapper|out_data[12], logic_analyzer, 1
instance = comp, \frontend|states[1][5]~feeder , frontend|states[1][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[1][5] , frontend|states[1][5], logic_analyzer, 1
instance = comp, \frontend|states[1][6]~feeder , frontend|states[1][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[1][6] , frontend|states[1][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[1][6]~reg0feeder , frontend|wr_states[1][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[1][6]~reg0 , frontend|wr_states[1][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux241~0 , channel_mapper|Mux241~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[14] , channel_mapper|out_data[14], logic_analyzer, 1
instance = comp, \frontend|wr_states[2][0]~reg0 , frontend|wr_states[2][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux239~0 , channel_mapper|Mux239~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[1][0]~reg0feeder , frontend|wr_states[1][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[1][0]~reg0 , frontend|wr_states[1][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux247~0 , channel_mapper|Mux247~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[8] , channel_mapper|out_data[8], logic_analyzer, 1
instance = comp, \channel_mapper|Mux239~1 , channel_mapper|Mux239~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[16] , channel_mapper|out_data[16], logic_analyzer, 1
instance = comp, \frontend|states[2][3]~feeder , frontend|states[2][3]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[2][3] , frontend|states[2][3], logic_analyzer, 1
instance = comp, \frontend|states[2][4] , frontend|states[2][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[2][4]~reg0feeder , frontend|wr_states[2][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[2][4]~reg0 , frontend|wr_states[2][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux235~0 , channel_mapper|Mux235~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux235~1 , channel_mapper|Mux235~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[20] , channel_mapper|out_data[20], logic_analyzer, 1
instance = comp, \frontend|wr_states[3][1]~reg0 , frontend|wr_states[3][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux230~0 , channel_mapper|Mux230~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[2][1]~reg0 , frontend|wr_states[2][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux238~0 , channel_mapper|Mux238~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux238~1 , channel_mapper|Mux238~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[17] , channel_mapper|out_data[17], logic_analyzer, 1
instance = comp, \channel_mapper|Mux230~1 , channel_mapper|Mux230~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[25] , channel_mapper|out_data[25], logic_analyzer, 1
instance = comp, \frontend|states[3][3] , frontend|states[3][3], logic_analyzer, 1
instance = comp, \frontend|states[3][4]~feeder , frontend|states[3][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[3][4] , frontend|states[3][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[3][4]~reg0feeder , frontend|wr_states[3][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[3][4]~reg0 , frontend|wr_states[3][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux227~0 , channel_mapper|Mux227~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux227~1 , channel_mapper|Mux227~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[28] , channel_mapper|out_data[28], logic_analyzer, 1
instance = comp, \frontend|states[3][5] , frontend|states[3][5], logic_analyzer, 1
instance = comp, \frontend|states[3][6] , frontend|states[3][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[3][6]~reg0feeder , frontend|wr_states[3][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[3][6]~reg0 , frontend|wr_states[3][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux225~0 , channel_mapper|Mux225~0, logic_analyzer, 1
instance = comp, \frontend|states[2][5]~feeder , frontend|states[2][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[2][5] , frontend|states[2][5], logic_analyzer, 1
instance = comp, \frontend|states[2][6] , frontend|states[2][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[2][6]~reg0feeder , frontend|wr_states[2][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[2][6]~reg0 , frontend|wr_states[2][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux233~0 , channel_mapper|Mux233~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux233~1 , channel_mapper|Mux233~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[22] , channel_mapper|out_data[22], logic_analyzer, 1
instance = comp, \channel_mapper|Mux225~1 , channel_mapper|Mux225~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[30] , channel_mapper|out_data[30], logic_analyzer, 1
instance = comp, \frontend|wr_states[4][0]~reg0feeder , frontend|wr_states[4][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[4][0]~reg0 , frontend|wr_states[4][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux223~0 , channel_mapper|Mux223~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[3][0]~reg0 , frontend|wr_states[3][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux231~0 , channel_mapper|Mux231~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux231~1 , channel_mapper|Mux231~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[24] , channel_mapper|out_data[24], logic_analyzer, 1
instance = comp, \channel_mapper|Mux223~1 , channel_mapper|Mux223~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[32] , channel_mapper|out_data[32], logic_analyzer, 1
instance = comp, \frontend|states[4][3] , frontend|states[4][3], logic_analyzer, 1
instance = comp, \frontend|states[4][4]~feeder , frontend|states[4][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[4][4] , frontend|states[4][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[4][4]~reg0feeder , frontend|wr_states[4][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[4][4]~reg0 , frontend|wr_states[4][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux219~0 , channel_mapper|Mux219~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux219~1 , channel_mapper|Mux219~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[36] , channel_mapper|out_data[36], logic_analyzer, 1
instance = comp, \frontend|states[4][5]~feeder , frontend|states[4][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[4][5] , frontend|states[4][5], logic_analyzer, 1
instance = comp, \frontend|states[4][6] , frontend|states[4][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[4][6]~reg0 , frontend|wr_states[4][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux217~0 , channel_mapper|Mux217~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux217~1 , channel_mapper|Mux217~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[38] , channel_mapper|out_data[38], logic_analyzer, 1
instance = comp, \frontend|wr_states[5][0]~reg0 , frontend|wr_states[5][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux215~0 , channel_mapper|Mux215~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux215~1 , channel_mapper|Mux215~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[40] , channel_mapper|out_data[40], logic_analyzer, 1
instance = comp, \frontend|states[7][3]~feeder , frontend|states[7][3]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[7][3] , frontend|states[7][3], logic_analyzer, 1
instance = comp, \frontend|states[7][4] , frontend|states[7][4], logic_analyzer, 1
instance = comp, \frontend|states[7][5] , frontend|states[7][5], logic_analyzer, 1
instance = comp, \frontend|states[7][6] , frontend|states[7][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[7][6]~reg0feeder , frontend|wr_states[7][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[7][6]~reg0 , frontend|wr_states[7][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux193~0 , channel_mapper|Mux193~0, logic_analyzer, 1
instance = comp, \frontend|states[6][3] , frontend|states[6][3], logic_analyzer, 1
instance = comp, \frontend|states[6][4]~feeder , frontend|states[6][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[6][4] , frontend|states[6][4], logic_analyzer, 1
instance = comp, \frontend|states[6][5]~feeder , frontend|states[6][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[6][5] , frontend|states[6][5], logic_analyzer, 1
instance = comp, \frontend|states[6][6]~feeder , frontend|states[6][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[6][6] , frontend|states[6][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[6][6]~reg0feeder , frontend|wr_states[6][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[6][6]~reg0 , frontend|wr_states[6][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux201~0 , channel_mapper|Mux201~0, logic_analyzer, 1
instance = comp, \frontend|states[5][3] , frontend|states[5][3], logic_analyzer, 1
instance = comp, \frontend|states[5][4] , frontend|states[5][4], logic_analyzer, 1
instance = comp, \frontend|states[5][5]~feeder , frontend|states[5][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[5][5] , frontend|states[5][5], logic_analyzer, 1
instance = comp, \frontend|states[5][6] , frontend|states[5][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[5][6]~reg0feeder , frontend|wr_states[5][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[5][6]~reg0 , frontend|wr_states[5][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux209~0 , channel_mapper|Mux209~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux209~1 , channel_mapper|Mux209~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[46] , channel_mapper|out_data[46], logic_analyzer, 1
instance = comp, \channel_mapper|Mux201~1 , channel_mapper|Mux201~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[54] , channel_mapper|out_data[54], logic_analyzer, 1
instance = comp, \channel_mapper|Mux193~1 , channel_mapper|Mux193~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[62] , channel_mapper|out_data[62], logic_analyzer, 1
instance = comp, \GPIO_0[26]~input , GPIO_0[26]~input, logic_analyzer, 1
instance = comp, \frontend|states[26][0]~feeder , frontend|states[26][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[26][0] , frontend|states[26][0], logic_analyzer, 1
instance = comp, \frontend|states[26][1]~feeder , frontend|states[26][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[26][1] , frontend|states[26][1], logic_analyzer, 1
instance = comp, \frontend|states[26][2] , frontend|states[26][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[26][2]~reg0feeder , frontend|wr_states[26][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[26][2]~reg0 , frontend|wr_states[26][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux45~0 , channel_mapper|Mux45~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[22][2]~reg0feeder , frontend|wr_states[22][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[22][2]~reg0 , frontend|wr_states[22][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux77~0 , channel_mapper|Mux77~0, logic_analyzer, 1
instance = comp, \GPIO_0[20]~input , GPIO_0[20]~input, logic_analyzer, 1
instance = comp, \frontend|states[20][0]~feeder , frontend|states[20][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[20][0] , frontend|states[20][0], logic_analyzer, 1
instance = comp, \frontend|states[20][1] , frontend|states[20][1], logic_analyzer, 1
instance = comp, \frontend|states[20][2] , frontend|states[20][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[20][2]~reg0 , frontend|wr_states[20][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux93~0 , channel_mapper|Mux93~0, logic_analyzer, 1
instance = comp, \GPIO_0[18]~input , GPIO_0[18]~input, logic_analyzer, 1
instance = comp, \frontend|states[18][0] , frontend|states[18][0], logic_analyzer, 1
instance = comp, \frontend|states[18][1]~feeder , frontend|states[18][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[18][1] , frontend|states[18][1], logic_analyzer, 1
instance = comp, \frontend|states[18][2] , frontend|states[18][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[18][2]~reg0 , frontend|wr_states[18][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux109~0 , channel_mapper|Mux109~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux109~1 , channel_mapper|Mux109~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[146] , channel_mapper|out_data[146], logic_analyzer, 1
instance = comp, \frontend|wr_states[19][2]~reg0 , frontend|wr_states[19][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux101~0 , channel_mapper|Mux101~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux101~1 , channel_mapper|Mux101~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[154] , channel_mapper|out_data[154], logic_analyzer, 1
instance = comp, \channel_mapper|Mux93~1 , channel_mapper|Mux93~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[162] , channel_mapper|out_data[162], logic_analyzer, 1
instance = comp, \frontend|wr_states[21][2]~reg0 , frontend|wr_states[21][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux85~0 , channel_mapper|Mux85~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux85~1 , channel_mapper|Mux85~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[170] , channel_mapper|out_data[170], logic_analyzer, 1
instance = comp, \channel_mapper|Mux77~1 , channel_mapper|Mux77~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[178] , channel_mapper|out_data[178], logic_analyzer, 1
instance = comp, \GPIO_0[25]~input , GPIO_0[25]~input, logic_analyzer, 1
instance = comp, \frontend|states[25][0] , frontend|states[25][0], logic_analyzer, 1
instance = comp, \frontend|states[25][1] , frontend|states[25][1], logic_analyzer, 1
instance = comp, \frontend|states[25][2]~feeder , frontend|states[25][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[25][2] , frontend|states[25][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[25][2]~reg0feeder , frontend|wr_states[25][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[25][2]~reg0 , frontend|wr_states[25][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux53~0 , channel_mapper|Mux53~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[23][2]~reg0feeder , frontend|wr_states[23][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[23][2]~reg0 , frontend|wr_states[23][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux69~0 , channel_mapper|Mux69~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux69~1 , channel_mapper|Mux69~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[186] , channel_mapper|out_data[186], logic_analyzer, 1
instance = comp, \GPIO_0[24]~input , GPIO_0[24]~input, logic_analyzer, 1
instance = comp, \frontend|states[24][0]~feeder , frontend|states[24][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[24][0] , frontend|states[24][0], logic_analyzer, 1
instance = comp, \frontend|states[24][1]~feeder , frontend|states[24][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[24][1] , frontend|states[24][1], logic_analyzer, 1
instance = comp, \frontend|states[24][2] , frontend|states[24][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[24][2]~reg0 , frontend|wr_states[24][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux61~0 , channel_mapper|Mux61~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux61~1 , channel_mapper|Mux61~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[194] , channel_mapper|out_data[194], logic_analyzer, 1
instance = comp, \channel_mapper|Mux53~1 , channel_mapper|Mux53~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[202] , channel_mapper|out_data[202], logic_analyzer, 1
instance = comp, \channel_mapper|Mux45~1 , channel_mapper|Mux45~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[210] , channel_mapper|out_data[210], logic_analyzer, 1
instance = comp, \frontend|states[26][3] , frontend|states[26][3], logic_analyzer, 1
instance = comp, \frontend|states[26][4] , frontend|states[26][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[26][4]~reg0 , frontend|wr_states[26][4]~reg0, logic_analyzer, 1
instance = comp, \frontend|states[10][3] , frontend|states[10][3], logic_analyzer, 1
instance = comp, \frontend|states[10][4] , frontend|states[10][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[10][4]~reg0 , frontend|wr_states[10][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux171~0 , channel_mapper|Mux171~0, logic_analyzer, 1
instance = comp, \frontend|states[9][3]~feeder , frontend|states[9][3]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[9][3] , frontend|states[9][3], logic_analyzer, 1
instance = comp, \frontend|states[9][4] , frontend|states[9][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[9][4]~reg0feeder , frontend|wr_states[9][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[9][4]~reg0 , frontend|wr_states[9][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux179~0 , channel_mapper|Mux179~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[7][4]~reg0 , frontend|wr_states[7][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux195~0 , channel_mapper|Mux195~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[6][4]~reg0 , frontend|wr_states[6][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux203~0 , channel_mapper|Mux203~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[5][4]~reg0feeder , frontend|wr_states[5][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[5][4]~reg0 , frontend|wr_states[5][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux211~0 , channel_mapper|Mux211~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux211~1 , channel_mapper|Mux211~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[44] , channel_mapper|out_data[44], logic_analyzer, 1
instance = comp, \channel_mapper|Mux203~1 , channel_mapper|Mux203~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[52] , channel_mapper|out_data[52], logic_analyzer, 1
instance = comp, \channel_mapper|Mux195~1 , channel_mapper|Mux195~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[60] , channel_mapper|out_data[60], logic_analyzer, 1
instance = comp, \frontend|states[8][3] , frontend|states[8][3], logic_analyzer, 1
instance = comp, \frontend|states[8][4]~feeder , frontend|states[8][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[8][4] , frontend|states[8][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[8][4]~reg0feeder , frontend|wr_states[8][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[8][4]~reg0 , frontend|wr_states[8][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux187~0 , channel_mapper|Mux187~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux187~1 , channel_mapper|Mux187~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[68] , channel_mapper|out_data[68], logic_analyzer, 1
instance = comp, \channel_mapper|Mux179~1 , channel_mapper|Mux179~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[76] , channel_mapper|out_data[76], logic_analyzer, 1
instance = comp, \channel_mapper|Mux171~1 , channel_mapper|Mux171~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[84] , channel_mapper|out_data[84], logic_analyzer, 1
instance = comp, \channel_mapper|Mux43~0 , channel_mapper|Mux43~0, logic_analyzer, 1
instance = comp, \frontend|states[24][3]~feeder , frontend|states[24][3]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[24][3] , frontend|states[24][3], logic_analyzer, 1
instance = comp, \frontend|states[24][4]~feeder , frontend|states[24][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[24][4] , frontend|states[24][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[24][4]~reg0 , frontend|wr_states[24][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux59~0 , channel_mapper|Mux59~0, logic_analyzer, 1
instance = comp, \frontend|states[16][3] , frontend|states[16][3], logic_analyzer, 1
instance = comp, \frontend|states[16][4] , frontend|states[16][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[16][4]~reg0feeder , frontend|wr_states[16][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[16][4]~reg0 , frontend|wr_states[16][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux123~0 , channel_mapper|Mux123~0, logic_analyzer, 1
instance = comp, \frontend|states[12][3]~feeder , frontend|states[12][3]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[12][3] , frontend|states[12][3], logic_analyzer, 1
instance = comp, \frontend|states[12][4] , frontend|states[12][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[12][4]~reg0feeder , frontend|wr_states[12][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[12][4]~reg0 , frontend|wr_states[12][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux155~0 , channel_mapper|Mux155~0, logic_analyzer, 1
instance = comp, \frontend|states[11][3] , frontend|states[11][3], logic_analyzer, 1
instance = comp, \frontend|states[11][4]~feeder , frontend|states[11][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[11][4] , frontend|states[11][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[11][4]~reg0feeder , frontend|wr_states[11][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[11][4]~reg0 , frontend|wr_states[11][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux163~0 , channel_mapper|Mux163~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux163~1 , channel_mapper|Mux163~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[92] , channel_mapper|out_data[92], logic_analyzer, 1
instance = comp, \channel_mapper|Mux155~1 , channel_mapper|Mux155~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[100] , channel_mapper|out_data[100], logic_analyzer, 1
instance = comp, \frontend|states[14][3] , frontend|states[14][3], logic_analyzer, 1
instance = comp, \frontend|states[14][4] , frontend|states[14][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[14][4]~reg0 , frontend|wr_states[14][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux139~0 , channel_mapper|Mux139~0, logic_analyzer, 1
instance = comp, \frontend|states[13][3] , frontend|states[13][3], logic_analyzer, 1
instance = comp, \frontend|states[13][4]~feeder , frontend|states[13][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[13][4] , frontend|states[13][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[13][4]~reg0feeder , frontend|wr_states[13][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[13][4]~reg0 , frontend|wr_states[13][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux147~0 , channel_mapper|Mux147~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux147~1 , channel_mapper|Mux147~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[108] , channel_mapper|out_data[108], logic_analyzer, 1
instance = comp, \channel_mapper|Mux139~1 , channel_mapper|Mux139~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[116] , channel_mapper|out_data[116], logic_analyzer, 1
instance = comp, \frontend|states[15][3] , frontend|states[15][3], logic_analyzer, 1
instance = comp, \frontend|states[15][4]~feeder , frontend|states[15][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[15][4] , frontend|states[15][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[15][4]~reg0feeder , frontend|wr_states[15][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[15][4]~reg0 , frontend|wr_states[15][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux131~0 , channel_mapper|Mux131~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux131~1 , channel_mapper|Mux131~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[124] , channel_mapper|out_data[124], logic_analyzer, 1
instance = comp, \channel_mapper|Mux123~1 , channel_mapper|Mux123~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[132] , channel_mapper|out_data[132], logic_analyzer, 1
instance = comp, \frontend|states[23][4] , frontend|states[23][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[23][4]~reg0feeder , frontend|wr_states[23][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[23][4]~reg0 , frontend|wr_states[23][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux67~0 , channel_mapper|Mux67~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[22][4]~reg0feeder , frontend|wr_states[22][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[22][4]~reg0 , frontend|wr_states[22][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux75~0 , channel_mapper|Mux75~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[21][4]~reg0feeder , frontend|wr_states[21][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[21][4]~reg0 , frontend|wr_states[21][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux83~0 , channel_mapper|Mux83~0, logic_analyzer, 1
instance = comp, \frontend|states[20][3]~feeder , frontend|states[20][3]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[20][3] , frontend|states[20][3], logic_analyzer, 1
instance = comp, \frontend|states[20][4] , frontend|states[20][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[20][4]~reg0feeder , frontend|wr_states[20][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[20][4]~reg0 , frontend|wr_states[20][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux91~0 , channel_mapper|Mux91~0, logic_analyzer, 1
instance = comp, \frontend|states[18][3] , frontend|states[18][3], logic_analyzer, 1
instance = comp, \frontend|states[18][4]~feeder , frontend|states[18][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[18][4] , frontend|states[18][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[18][4]~reg0 , frontend|wr_states[18][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux107~0 , channel_mapper|Mux107~0, logic_analyzer, 1
instance = comp, \frontend|states[17][3] , frontend|states[17][3], logic_analyzer, 1
instance = comp, \frontend|states[17][4]~feeder , frontend|states[17][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[17][4] , frontend|states[17][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[17][4]~reg0feeder , frontend|wr_states[17][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[17][4]~reg0 , frontend|wr_states[17][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux115~0 , channel_mapper|Mux115~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux115~1 , channel_mapper|Mux115~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[140] , channel_mapper|out_data[140], logic_analyzer, 1
instance = comp, \channel_mapper|Mux107~1 , channel_mapper|Mux107~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[148] , channel_mapper|out_data[148], logic_analyzer, 1
instance = comp, \frontend|wr_states[19][4]~reg0feeder , frontend|wr_states[19][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[19][4]~reg0 , frontend|wr_states[19][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux99~0 , channel_mapper|Mux99~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux99~1 , channel_mapper|Mux99~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[156] , channel_mapper|out_data[156], logic_analyzer, 1
instance = comp, \channel_mapper|Mux91~1 , channel_mapper|Mux91~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[164] , channel_mapper|out_data[164], logic_analyzer, 1
instance = comp, \channel_mapper|Mux83~1 , channel_mapper|Mux83~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[172] , channel_mapper|out_data[172], logic_analyzer, 1
instance = comp, \channel_mapper|Mux75~1 , channel_mapper|Mux75~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[180] , channel_mapper|out_data[180], logic_analyzer, 1
instance = comp, \channel_mapper|Mux67~1 , channel_mapper|Mux67~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[188] , channel_mapper|out_data[188], logic_analyzer, 1
instance = comp, \channel_mapper|Mux59~1 , channel_mapper|Mux59~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[196] , channel_mapper|out_data[196], logic_analyzer, 1
instance = comp, \frontend|states[25][3] , frontend|states[25][3], logic_analyzer, 1
instance = comp, \frontend|states[25][4]~feeder , frontend|states[25][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[25][4] , frontend|states[25][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[25][4]~reg0 , frontend|wr_states[25][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux51~0 , channel_mapper|Mux51~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux51~1 , channel_mapper|Mux51~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[204] , channel_mapper|out_data[204], logic_analyzer, 1
instance = comp, \channel_mapper|Mux43~1 , channel_mapper|Mux43~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[212] , channel_mapper|out_data[212], logic_analyzer, 1
instance = comp, \frontend|states[10][5]~feeder , frontend|states[10][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[10][5] , frontend|states[10][5], logic_analyzer, 1
instance = comp, \frontend|states[10][6]~feeder , frontend|states[10][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[10][6] , frontend|states[10][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[10][6]~reg0feeder , frontend|wr_states[10][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[10][6]~reg0 , frontend|wr_states[10][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux169~0 , channel_mapper|Mux169~0, logic_analyzer, 1
instance = comp, \frontend|states[9][5] , frontend|states[9][5], logic_analyzer, 1
instance = comp, \frontend|states[9][6]~feeder , frontend|states[9][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[9][6] , frontend|states[9][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[9][6]~reg0feeder , frontend|wr_states[9][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[9][6]~reg0 , frontend|wr_states[9][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux177~0 , channel_mapper|Mux177~0, logic_analyzer, 1
instance = comp, \frontend|states[8][5] , frontend|states[8][5], logic_analyzer, 1
instance = comp, \frontend|states[8][6] , frontend|states[8][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[8][6]~reg0 , frontend|wr_states[8][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux185~0 , channel_mapper|Mux185~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux185~1 , channel_mapper|Mux185~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[70] , channel_mapper|out_data[70], logic_analyzer, 1
instance = comp, \channel_mapper|Mux177~1 , channel_mapper|Mux177~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[78] , channel_mapper|out_data[78], logic_analyzer, 1
instance = comp, \channel_mapper|Mux169~1 , channel_mapper|Mux169~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[86] , channel_mapper|out_data[86], logic_analyzer, 1
instance = comp, \frontend|states[26][5]~feeder , frontend|states[26][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[26][5] , frontend|states[26][5], logic_analyzer, 1
instance = comp, \frontend|states[26][6] , frontend|states[26][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[26][6]~reg0feeder , frontend|wr_states[26][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[26][6]~reg0 , frontend|wr_states[26][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux41~0 , channel_mapper|Mux41~0, logic_analyzer, 1
instance = comp, \frontend|states[18][5] , frontend|states[18][5], logic_analyzer, 1
instance = comp, \frontend|states[18][6] , frontend|states[18][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[18][6]~reg0 , frontend|wr_states[18][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux105~0 , channel_mapper|Mux105~0, logic_analyzer, 1
instance = comp, \frontend|states[17][5] , frontend|states[17][5], logic_analyzer, 1
instance = comp, \frontend|states[17][6] , frontend|states[17][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[17][6]~reg0 , frontend|wr_states[17][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux113~0 , channel_mapper|Mux113~0, logic_analyzer, 1
instance = comp, \frontend|states[13][5] , frontend|states[13][5], logic_analyzer, 1
instance = comp, \frontend|states[13][6]~feeder , frontend|states[13][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[13][6] , frontend|states[13][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[13][6]~reg0 , frontend|wr_states[13][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux145~0 , channel_mapper|Mux145~0, logic_analyzer, 1
instance = comp, \frontend|states[11][5] , frontend|states[11][5], logic_analyzer, 1
instance = comp, \frontend|states[11][6] , frontend|states[11][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[11][6]~reg0 , frontend|wr_states[11][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux161~0 , channel_mapper|Mux161~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux161~1 , channel_mapper|Mux161~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[94] , channel_mapper|out_data[94], logic_analyzer, 1
instance = comp, \frontend|states[12][5]~feeder , frontend|states[12][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[12][5] , frontend|states[12][5], logic_analyzer, 1
instance = comp, \frontend|states[12][6] , frontend|states[12][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[12][6]~reg0feeder , frontend|wr_states[12][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[12][6]~reg0 , frontend|wr_states[12][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux153~0 , channel_mapper|Mux153~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux153~1 , channel_mapper|Mux153~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[102] , channel_mapper|out_data[102], logic_analyzer, 1
instance = comp, \channel_mapper|Mux145~1 , channel_mapper|Mux145~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[110] , channel_mapper|out_data[110], logic_analyzer, 1
instance = comp, \frontend|states[15][5]~feeder , frontend|states[15][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[15][5] , frontend|states[15][5], logic_analyzer, 1
instance = comp, \frontend|states[15][6] , frontend|states[15][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[15][6]~reg0feeder , frontend|wr_states[15][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[15][6]~reg0 , frontend|wr_states[15][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux129~0 , channel_mapper|Mux129~0, logic_analyzer, 1
instance = comp, \frontend|states[14][5]~feeder , frontend|states[14][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[14][5] , frontend|states[14][5], logic_analyzer, 1
instance = comp, \frontend|states[14][6]~feeder , frontend|states[14][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[14][6] , frontend|states[14][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[14][6]~reg0 , frontend|wr_states[14][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux137~0 , channel_mapper|Mux137~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux137~1 , channel_mapper|Mux137~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[118] , channel_mapper|out_data[118], logic_analyzer, 1
instance = comp, \channel_mapper|Mux129~1 , channel_mapper|Mux129~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[126] , channel_mapper|out_data[126], logic_analyzer, 1
instance = comp, \frontend|states[16][5] , frontend|states[16][5], logic_analyzer, 1
instance = comp, \frontend|states[16][6]~feeder , frontend|states[16][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[16][6]~DUPLICATE , frontend|states[16][6]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|wr_states[16][6]~reg0feeder , frontend|wr_states[16][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[16][6]~reg0 , frontend|wr_states[16][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux121~0 , channel_mapper|Mux121~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux121~1 , channel_mapper|Mux121~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[134] , channel_mapper|out_data[134], logic_analyzer, 1
instance = comp, \channel_mapper|Mux113~1 , channel_mapper|Mux113~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[142] , channel_mapper|out_data[142], logic_analyzer, 1
instance = comp, \channel_mapper|Mux105~1 , channel_mapper|Mux105~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[150] , channel_mapper|out_data[150], logic_analyzer, 1
instance = comp, \frontend|states[25][5]~feeder , frontend|states[25][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[25][5] , frontend|states[25][5], logic_analyzer, 1
instance = comp, \frontend|states[25][6] , frontend|states[25][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[25][6]~reg0feeder , frontend|wr_states[25][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[25][6]~reg0 , frontend|wr_states[25][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux49~0 , channel_mapper|Mux49~0, logic_analyzer, 1
instance = comp, \frontend|states[24][5]~feeder , frontend|states[24][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[24][5] , frontend|states[24][5], logic_analyzer, 1
instance = comp, \frontend|states[24][6]~feeder , frontend|states[24][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[24][6] , frontend|states[24][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[24][6]~reg0 , frontend|wr_states[24][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux57~0 , channel_mapper|Mux57~0, logic_analyzer, 1
instance = comp, \frontend|states[23][6]~feeder , frontend|states[23][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[23][6] , frontend|states[23][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[23][6]~reg0 , frontend|wr_states[23][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux65~0 , channel_mapper|Mux65~0, logic_analyzer, 1
instance = comp, \frontend|states[19][6] , frontend|states[19][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[19][6]~reg0feeder , frontend|wr_states[19][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[19][6]~reg0 , frontend|wr_states[19][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux97~0 , channel_mapper|Mux97~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux97~1 , channel_mapper|Mux97~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[158] , channel_mapper|out_data[158], logic_analyzer, 1
instance = comp, \frontend|states[21][6]~feeder , frontend|states[21][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[21][6] , frontend|states[21][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[21][6]~reg0feeder , frontend|wr_states[21][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[21][6]~reg0 , frontend|wr_states[21][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux81~0 , channel_mapper|Mux81~0, logic_analyzer, 1
instance = comp, \frontend|states[20][5]~feeder , frontend|states[20][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[20][5] , frontend|states[20][5], logic_analyzer, 1
instance = comp, \frontend|states[20][6]~feeder , frontend|states[20][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[20][6] , frontend|states[20][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[20][6]~reg0feeder , frontend|wr_states[20][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[20][6]~reg0 , frontend|wr_states[20][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux89~0 , channel_mapper|Mux89~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux89~1 , channel_mapper|Mux89~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[166] , channel_mapper|out_data[166], logic_analyzer, 1
instance = comp, \channel_mapper|Mux81~1 , channel_mapper|Mux81~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[174] , channel_mapper|out_data[174], logic_analyzer, 1
instance = comp, \frontend|states[22][5]~DUPLICATE , frontend|states[22][5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|states[22][6] , frontend|states[22][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[22][6]~reg0feeder , frontend|wr_states[22][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[22][6]~reg0 , frontend|wr_states[22][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux73~0 , channel_mapper|Mux73~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux73~1 , channel_mapper|Mux73~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[182] , channel_mapper|out_data[182], logic_analyzer, 1
instance = comp, \channel_mapper|Mux65~1 , channel_mapper|Mux65~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[190] , channel_mapper|out_data[190], logic_analyzer, 1
instance = comp, \channel_mapper|Mux57~1 , channel_mapper|Mux57~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[198] , channel_mapper|out_data[198], logic_analyzer, 1
instance = comp, \channel_mapper|Mux49~1 , channel_mapper|Mux49~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[206] , channel_mapper|out_data[206], logic_analyzer, 1
instance = comp, \channel_mapper|Mux41~1 , channel_mapper|Mux41~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[214] , channel_mapper|out_data[214], logic_analyzer, 1
instance = comp, \GPIO_0[27]~input , GPIO_0[27]~input, logic_analyzer, 1
instance = comp, \frontend|states[27][0]~feeder , frontend|states[27][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[27][0] , frontend|states[27][0], logic_analyzer, 1
instance = comp, \frontend|states[27][1] , frontend|states[27][1], logic_analyzer, 1
instance = comp, \frontend|states[27][2] , frontend|states[27][2], logic_analyzer, 1
instance = comp, \frontend|states[27][3] , frontend|states[27][3], logic_analyzer, 1
instance = comp, \frontend|states[27][4]~feeder , frontend|states[27][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[27][4] , frontend|states[27][4], logic_analyzer, 1
instance = comp, \frontend|states[27][5] , frontend|states[27][5], logic_analyzer, 1
instance = comp, \frontend|states[27][6] , frontend|states[27][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[27][6]~reg0feeder , frontend|wr_states[27][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[27][6]~reg0 , frontend|wr_states[27][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux33~0 , channel_mapper|Mux33~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux33~1 , channel_mapper|Mux33~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[222] , channel_mapper|out_data[222], logic_analyzer, 1
instance = comp, \GPIO_0[28]~input , GPIO_0[28]~input, logic_analyzer, 1
instance = comp, \frontend|states[28][0] , frontend|states[28][0], logic_analyzer, 1
instance = comp, \frontend|wr_states[28][0]~reg0feeder , frontend|wr_states[28][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[28][0]~reg0 , frontend|wr_states[28][0]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[12][0]~reg0feeder , frontend|wr_states[12][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[12][0]~reg0 , frontend|wr_states[12][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux159~0 , channel_mapper|Mux159~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[11][0]~reg0feeder , frontend|wr_states[11][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[11][0]~reg0 , frontend|wr_states[11][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux167~0 , channel_mapper|Mux167~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[10][0]~reg0 , frontend|wr_states[10][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux175~0 , channel_mapper|Mux175~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[9][0]~reg0 , frontend|wr_states[9][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux183~0 , channel_mapper|Mux183~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[8][0]~reg0feeder , frontend|wr_states[8][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[8][0]~reg0 , frontend|wr_states[8][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux191~0 , channel_mapper|Mux191~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[6][0]~reg0feeder , frontend|wr_states[6][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[6][0]~reg0 , frontend|wr_states[6][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux207~0 , channel_mapper|Mux207~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux207~1 , channel_mapper|Mux207~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[48] , channel_mapper|out_data[48], logic_analyzer, 1
instance = comp, \frontend|wr_states[7][0]~reg0 , frontend|wr_states[7][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux199~0 , channel_mapper|Mux199~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux199~1 , channel_mapper|Mux199~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[56] , channel_mapper|out_data[56], logic_analyzer, 1
instance = comp, \channel_mapper|Mux191~1 , channel_mapper|Mux191~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[64] , channel_mapper|out_data[64], logic_analyzer, 1
instance = comp, \channel_mapper|Mux183~1 , channel_mapper|Mux183~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[72] , channel_mapper|out_data[72], logic_analyzer, 1
instance = comp, \channel_mapper|Mux175~1 , channel_mapper|Mux175~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[80] , channel_mapper|out_data[80], logic_analyzer, 1
instance = comp, \channel_mapper|Mux167~1 , channel_mapper|Mux167~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[88] , channel_mapper|out_data[88], logic_analyzer, 1
instance = comp, \channel_mapper|Mux159~1 , channel_mapper|Mux159~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[96] , channel_mapper|out_data[96], logic_analyzer, 1
instance = comp, \channel_mapper|Mux31~0 , channel_mapper|Mux31~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[24][0]~reg0feeder , frontend|wr_states[24][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[24][0]~reg0 , frontend|wr_states[24][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux63~0 , channel_mapper|Mux63~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[22][0]~reg0feeder , frontend|wr_states[22][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[22][0]~reg0 , frontend|wr_states[22][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux79~0 , channel_mapper|Mux79~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[14][0]~reg0 , frontend|wr_states[14][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux143~0 , channel_mapper|Mux143~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[13][0]~reg0 , frontend|wr_states[13][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux151~0 , channel_mapper|Mux151~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux151~1 , channel_mapper|Mux151~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[104] , channel_mapper|out_data[104], logic_analyzer, 1
instance = comp, \channel_mapper|Mux143~1 , channel_mapper|Mux143~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[112] , channel_mapper|out_data[112], logic_analyzer, 1
instance = comp, \frontend|wr_states[20][0]~reg0feeder , frontend|wr_states[20][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[20][0]~reg0 , frontend|wr_states[20][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux95~0 , channel_mapper|Mux95~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[18][0]~reg0feeder , frontend|wr_states[18][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[18][0]~reg0 , frontend|wr_states[18][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux111~0 , channel_mapper|Mux111~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[17][0]~reg0feeder , frontend|wr_states[17][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[17][0]~reg0 , frontend|wr_states[17][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux119~0 , channel_mapper|Mux119~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[15][0]~reg0 , frontend|wr_states[15][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux135~0 , channel_mapper|Mux135~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux135~1 , channel_mapper|Mux135~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[120] , channel_mapper|out_data[120], logic_analyzer, 1
instance = comp, \frontend|wr_states[16][0]~reg0feeder , frontend|wr_states[16][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[16][0]~reg0 , frontend|wr_states[16][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux127~0 , channel_mapper|Mux127~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux127~1 , channel_mapper|Mux127~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[128] , channel_mapper|out_data[128], logic_analyzer, 1
instance = comp, \channel_mapper|Mux119~1 , channel_mapper|Mux119~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[136] , channel_mapper|out_data[136], logic_analyzer, 1
instance = comp, \channel_mapper|Mux111~1 , channel_mapper|Mux111~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[144] , channel_mapper|out_data[144], logic_analyzer, 1
instance = comp, \frontend|wr_states[19][0]~reg0 , frontend|wr_states[19][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux103~0 , channel_mapper|Mux103~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux103~1 , channel_mapper|Mux103~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[152] , channel_mapper|out_data[152], logic_analyzer, 1
instance = comp, \channel_mapper|Mux95~1 , channel_mapper|Mux95~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[160] , channel_mapper|out_data[160], logic_analyzer, 1
instance = comp, \frontend|wr_states[21][0]~reg0feeder , frontend|wr_states[21][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[21][0]~reg0 , frontend|wr_states[21][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux87~0 , channel_mapper|Mux87~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux87~1 , channel_mapper|Mux87~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[168] , channel_mapper|out_data[168], logic_analyzer, 1
instance = comp, \channel_mapper|Mux79~1 , channel_mapper|Mux79~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[176] , channel_mapper|out_data[176], logic_analyzer, 1
instance = comp, \frontend|wr_states[23][0]~reg0 , frontend|wr_states[23][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux71~0 , channel_mapper|Mux71~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux71~1 , channel_mapper|Mux71~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[184] , channel_mapper|out_data[184], logic_analyzer, 1
instance = comp, \channel_mapper|Mux63~1 , channel_mapper|Mux63~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[192] , channel_mapper|out_data[192], logic_analyzer, 1
instance = comp, \frontend|wr_states[26][0]~reg0feeder , frontend|wr_states[26][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[26][0]~reg0 , frontend|wr_states[26][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux47~0 , channel_mapper|Mux47~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[25][0]~reg0 , frontend|wr_states[25][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux55~0 , channel_mapper|Mux55~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux55~1 , channel_mapper|Mux55~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[200] , channel_mapper|out_data[200], logic_analyzer, 1
instance = comp, \channel_mapper|Mux47~1 , channel_mapper|Mux47~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[208] , channel_mapper|out_data[208], logic_analyzer, 1
instance = comp, \frontend|wr_states[27][0]~reg0feeder , frontend|wr_states[27][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[27][0]~reg0 , frontend|wr_states[27][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux39~0 , channel_mapper|Mux39~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux39~1 , channel_mapper|Mux39~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[216] , channel_mapper|out_data[216], logic_analyzer, 1
instance = comp, \channel_mapper|Mux31~1 , channel_mapper|Mux31~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[224] , channel_mapper|out_data[224], logic_analyzer, 1
instance = comp, \frontend|states[28][1]~feeder , frontend|states[28][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[28][1] , frontend|states[28][1], logic_analyzer, 1
instance = comp, \frontend|states[28][2] , frontend|states[28][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[28][2]~reg0feeder , frontend|wr_states[28][2]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[28][2]~reg0 , frontend|wr_states[28][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux29~0 , channel_mapper|Mux29~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[27][2]~reg0 , frontend|wr_states[27][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux37~0 , channel_mapper|Mux37~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux37~1 , channel_mapper|Mux37~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[218] , channel_mapper|out_data[218], logic_analyzer, 1
instance = comp, \channel_mapper|Mux29~1 , channel_mapper|Mux29~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[226] , channel_mapper|out_data[226], logic_analyzer, 1
instance = comp, \frontend|states[28][3] , frontend|states[28][3], logic_analyzer, 1
instance = comp, \frontend|states[28][4]~feeder , frontend|states[28][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[28][4] , frontend|states[28][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[28][4]~reg0 , frontend|wr_states[28][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux27~0 , channel_mapper|Mux27~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[27][4]~reg0feeder , frontend|wr_states[27][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[27][4]~reg0 , frontend|wr_states[27][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux35~0 , channel_mapper|Mux35~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux35~1 , channel_mapper|Mux35~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[220] , channel_mapper|out_data[220], logic_analyzer, 1
instance = comp, \channel_mapper|Mux27~1 , channel_mapper|Mux27~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[228] , channel_mapper|out_data[228], logic_analyzer, 1
instance = comp, \frontend|states[28][5] , frontend|states[28][5], logic_analyzer, 1
instance = comp, \frontend|states[28][6] , frontend|states[28][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[28][6]~reg0feeder , frontend|wr_states[28][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[28][6]~reg0 , frontend|wr_states[28][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux25~0 , channel_mapper|Mux25~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux25~1 , channel_mapper|Mux25~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[230] , channel_mapper|out_data[230], logic_analyzer, 1
instance = comp, \GPIO_0[29]~input , GPIO_0[29]~input, logic_analyzer, 1
instance = comp, \frontend|states[29][0] , frontend|states[29][0], logic_analyzer, 1
instance = comp, \frontend|wr_states[29][0]~reg0 , frontend|wr_states[29][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux23~0 , channel_mapper|Mux23~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux23~1 , channel_mapper|Mux23~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[232] , channel_mapper|out_data[232], logic_analyzer, 1
instance = comp, \frontend|states[29][1] , frontend|states[29][1], logic_analyzer, 1
instance = comp, \frontend|states[29][2]~feeder , frontend|states[29][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[29][2] , frontend|states[29][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[29][2]~reg0 , frontend|wr_states[29][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux21~0 , channel_mapper|Mux21~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux21~1 , channel_mapper|Mux21~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[234] , channel_mapper|out_data[234], logic_analyzer, 1
instance = comp, \frontend|states[29][3]~feeder , frontend|states[29][3]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[29][3] , frontend|states[29][3], logic_analyzer, 1
instance = comp, \frontend|states[29][4] , frontend|states[29][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[29][4]~reg0feeder , frontend|wr_states[29][4]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[29][4]~reg0 , frontend|wr_states[29][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux19~0 , channel_mapper|Mux19~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux19~1 , channel_mapper|Mux19~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[236] , channel_mapper|out_data[236], logic_analyzer, 1
instance = comp, \frontend|states[29][5]~feeder , frontend|states[29][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[29][5] , frontend|states[29][5], logic_analyzer, 1
instance = comp, \frontend|states[29][6] , frontend|states[29][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[29][6]~reg0feeder , frontend|wr_states[29][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[29][6]~reg0 , frontend|wr_states[29][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux17~0 , channel_mapper|Mux17~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux17~1 , channel_mapper|Mux17~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[238] , channel_mapper|out_data[238], logic_analyzer, 1
instance = comp, \GPIO_0[30]~input , GPIO_0[30]~input, logic_analyzer, 1
instance = comp, \frontend|states[30][0]~feeder , frontend|states[30][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[30][0] , frontend|states[30][0], logic_analyzer, 1
instance = comp, \frontend|wr_states[30][0]~reg0feeder , frontend|wr_states[30][0]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[30][0]~reg0 , frontend|wr_states[30][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux15~0 , channel_mapper|Mux15~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux15~1 , channel_mapper|Mux15~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[240] , channel_mapper|out_data[240], logic_analyzer, 1
instance = comp, \frontend|states[30][1]~feeder , frontend|states[30][1]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[30][1] , frontend|states[30][1], logic_analyzer, 1
instance = comp, \frontend|states[30][2]~feeder , frontend|states[30][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[30][2] , frontend|states[30][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[30][2]~reg0 , frontend|wr_states[30][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux13~0 , channel_mapper|Mux13~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux13~1 , channel_mapper|Mux13~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[242] , channel_mapper|out_data[242], logic_analyzer, 1
instance = comp, \frontend|states[30][3]~feeder , frontend|states[30][3]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[30][3] , frontend|states[30][3], logic_analyzer, 1
instance = comp, \frontend|states[30][4]~feeder , frontend|states[30][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[30][4] , frontend|states[30][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[30][4]~reg0 , frontend|wr_states[30][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux11~0 , channel_mapper|Mux11~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux11~1 , channel_mapper|Mux11~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[244] , channel_mapper|out_data[244], logic_analyzer, 1
instance = comp, \frontend|states[30][5]~feeder , frontend|states[30][5]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[30][5] , frontend|states[30][5], logic_analyzer, 1
instance = comp, \frontend|states[30][6]~feeder , frontend|states[30][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[30][6] , frontend|states[30][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[30][6]~reg0 , frontend|wr_states[30][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux9~0 , channel_mapper|Mux9~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux9~1 , channel_mapper|Mux9~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[246] , channel_mapper|out_data[246], logic_analyzer, 1
instance = comp, \GPIO_0[31]~input , GPIO_0[31]~input, logic_analyzer, 1
instance = comp, \frontend|states[31][0]~feeder , frontend|states[31][0]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[31][0] , frontend|states[31][0], logic_analyzer, 1
instance = comp, \frontend|wr_states[31][0]~reg0 , frontend|wr_states[31][0]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux7~0 , channel_mapper|Mux7~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux7~1 , channel_mapper|Mux7~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[248] , channel_mapper|out_data[248], logic_analyzer, 1
instance = comp, \frontend|states[31][1] , frontend|states[31][1], logic_analyzer, 1
instance = comp, \frontend|states[31][2]~feeder , frontend|states[31][2]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[31][2] , frontend|states[31][2], logic_analyzer, 1
instance = comp, \frontend|wr_states[31][2]~reg0 , frontend|wr_states[31][2]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux5~0 , channel_mapper|Mux5~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux5~1 , channel_mapper|Mux5~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[250] , channel_mapper|out_data[250], logic_analyzer, 1
instance = comp, \frontend|states[31][2]~DUPLICATE , frontend|states[31][2]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|states[31][3]~feeder , frontend|states[31][3]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[31][3] , frontend|states[31][3], logic_analyzer, 1
instance = comp, \frontend|wr_states[31][3]~reg0 , frontend|wr_states[31][3]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[15][3]~reg0 , frontend|wr_states[15][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux132~0 , channel_mapper|Mux132~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[11][3]~reg0feeder , frontend|wr_states[11][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[11][3]~reg0 , frontend|wr_states[11][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux164~0 , channel_mapper|Mux164~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[10][3]~reg0feeder , frontend|wr_states[10][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[10][3]~reg0 , frontend|wr_states[10][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux172~0 , channel_mapper|Mux172~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[9][3]~reg0 , frontend|wr_states[9][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux180~0 , channel_mapper|Mux180~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[1][3]~reg0feeder , frontend|wr_states[1][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[1][3]~reg0 , frontend|wr_states[1][3]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[0][3]~reg0feeder , frontend|wr_states[0][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[0][3]~reg0 , frontend|wr_states[0][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data~4 , channel_mapper|out_data~4, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[3] , channel_mapper|out_data[3], logic_analyzer, 1
instance = comp, \channel_mapper|Mux244~0 , channel_mapper|Mux244~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[11] , channel_mapper|out_data[11], logic_analyzer, 1
instance = comp, \frontend|wr_states[5][3]~reg0 , frontend|wr_states[5][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux212~0 , channel_mapper|Mux212~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[4][3]~reg0feeder , frontend|wr_states[4][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[4][3]~reg0 , frontend|wr_states[4][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux220~0 , channel_mapper|Mux220~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[3][3]~reg0 , frontend|wr_states[3][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux228~0 , channel_mapper|Mux228~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[2][3]~reg0 , frontend|wr_states[2][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux236~0 , channel_mapper|Mux236~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux236~1 , channel_mapper|Mux236~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[19] , channel_mapper|out_data[19], logic_analyzer, 1
instance = comp, \channel_mapper|Mux228~1 , channel_mapper|Mux228~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[27] , channel_mapper|out_data[27], logic_analyzer, 1
instance = comp, \channel_mapper|Mux220~1 , channel_mapper|Mux220~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[35] , channel_mapper|out_data[35], logic_analyzer, 1
instance = comp, \channel_mapper|Mux212~1 , channel_mapper|Mux212~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[43] , channel_mapper|out_data[43], logic_analyzer, 1
instance = comp, \frontend|wr_states[7][3]~reg0 , frontend|wr_states[7][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux196~0 , channel_mapper|Mux196~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[6][3]~reg0feeder , frontend|wr_states[6][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[6][3]~reg0 , frontend|wr_states[6][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux204~0 , channel_mapper|Mux204~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux204~1 , channel_mapper|Mux204~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[51] , channel_mapper|out_data[51], logic_analyzer, 1
instance = comp, \channel_mapper|Mux196~1 , channel_mapper|Mux196~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[59] , channel_mapper|out_data[59], logic_analyzer, 1
instance = comp, \frontend|wr_states[8][3]~reg0 , frontend|wr_states[8][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux188~0 , channel_mapper|Mux188~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux188~1 , channel_mapper|Mux188~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[67] , channel_mapper|out_data[67], logic_analyzer, 1
instance = comp, \channel_mapper|Mux180~1 , channel_mapper|Mux180~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[75] , channel_mapper|out_data[75], logic_analyzer, 1
instance = comp, \channel_mapper|Mux172~1 , channel_mapper|Mux172~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[83] , channel_mapper|out_data[83], logic_analyzer, 1
instance = comp, \channel_mapper|Mux164~1 , channel_mapper|Mux164~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[91] , channel_mapper|out_data[91], logic_analyzer, 1
instance = comp, \frontend|wr_states[14][3]~reg0feeder , frontend|wr_states[14][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[14][3]~reg0 , frontend|wr_states[14][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux140~0 , channel_mapper|Mux140~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[13][3]~reg0feeder , frontend|wr_states[13][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[13][3]~reg0 , frontend|wr_states[13][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux148~0 , channel_mapper|Mux148~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[12][3]~reg0 , frontend|wr_states[12][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux156~0 , channel_mapper|Mux156~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux156~1 , channel_mapper|Mux156~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[99] , channel_mapper|out_data[99], logic_analyzer, 1
instance = comp, \channel_mapper|Mux148~1 , channel_mapper|Mux148~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[107] , channel_mapper|out_data[107], logic_analyzer, 1
instance = comp, \channel_mapper|Mux140~1 , channel_mapper|Mux140~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[115] , channel_mapper|out_data[115], logic_analyzer, 1
instance = comp, \channel_mapper|Mux132~1 , channel_mapper|Mux132~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[123] , channel_mapper|out_data[123], logic_analyzer, 1
instance = comp, \channel_mapper|Mux4~0 , channel_mapper|Mux4~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[27][3]~reg0 , frontend|wr_states[27][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux36~0 , channel_mapper|Mux36~0, logic_analyzer, 1
instance = comp, \frontend|states[19][3] , frontend|states[19][3], logic_analyzer, 1
instance = comp, \frontend|wr_states[19][3]~reg0 , frontend|wr_states[19][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux100~0 , channel_mapper|Mux100~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[17][3]~reg0 , frontend|wr_states[17][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux116~0 , channel_mapper|Mux116~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[16][3]~reg0feeder , frontend|wr_states[16][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[16][3]~reg0 , frontend|wr_states[16][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux124~0 , channel_mapper|Mux124~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux124~1 , channel_mapper|Mux124~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[131] , channel_mapper|out_data[131], logic_analyzer, 1
instance = comp, \channel_mapper|Mux116~1 , channel_mapper|Mux116~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[139] , channel_mapper|out_data[139], logic_analyzer, 1
instance = comp, \frontend|wr_states[18][3]~reg0feeder , frontend|wr_states[18][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[18][3]~reg0 , frontend|wr_states[18][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux108~0 , channel_mapper|Mux108~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux108~1 , channel_mapper|Mux108~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[147] , channel_mapper|out_data[147], logic_analyzer, 1
instance = comp, \channel_mapper|Mux100~1 , channel_mapper|Mux100~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[155] , channel_mapper|out_data[155], logic_analyzer, 1
instance = comp, \frontend|wr_states[25][3]~reg0 , frontend|wr_states[25][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux52~0 , channel_mapper|Mux52~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[24][3]~reg0feeder , frontend|wr_states[24][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[24][3]~reg0 , frontend|wr_states[24][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux60~0 , channel_mapper|Mux60~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[23][3]~reg0feeder , frontend|wr_states[23][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[23][3]~reg0 , frontend|wr_states[23][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux68~0 , channel_mapper|Mux68~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[21][3]~reg0 , frontend|wr_states[21][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux84~0 , channel_mapper|Mux84~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[20][3]~reg0feeder , frontend|wr_states[20][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[20][3]~reg0 , frontend|wr_states[20][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux92~0 , channel_mapper|Mux92~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux92~1 , channel_mapper|Mux92~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[163] , channel_mapper|out_data[163], logic_analyzer, 1
instance = comp, \channel_mapper|Mux84~1 , channel_mapper|Mux84~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[171] , channel_mapper|out_data[171], logic_analyzer, 1
instance = comp, \frontend|states[22][3] , frontend|states[22][3], logic_analyzer, 1
instance = comp, \frontend|wr_states[22][3]~reg0 , frontend|wr_states[22][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux76~0 , channel_mapper|Mux76~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux76~1 , channel_mapper|Mux76~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[179] , channel_mapper|out_data[179], logic_analyzer, 1
instance = comp, \channel_mapper|Mux68~1 , channel_mapper|Mux68~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[187] , channel_mapper|out_data[187], logic_analyzer, 1
instance = comp, \channel_mapper|Mux60~1 , channel_mapper|Mux60~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[195] , channel_mapper|out_data[195], logic_analyzer, 1
instance = comp, \channel_mapper|Mux52~1 , channel_mapper|Mux52~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[203] , channel_mapper|out_data[203], logic_analyzer, 1
instance = comp, \frontend|wr_states[26][3]~reg0 , frontend|wr_states[26][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux44~0 , channel_mapper|Mux44~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux44~1 , channel_mapper|Mux44~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[211] , channel_mapper|out_data[211], logic_analyzer, 1
instance = comp, \channel_mapper|Mux36~1 , channel_mapper|Mux36~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[219] , channel_mapper|out_data[219], logic_analyzer, 1
instance = comp, \frontend|wr_states[30][3]~reg0feeder , frontend|wr_states[30][3]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[30][3]~reg0 , frontend|wr_states[30][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux12~0 , channel_mapper|Mux12~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[29][3]~reg0 , frontend|wr_states[29][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux20~0 , channel_mapper|Mux20~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[28][3]~reg0 , frontend|wr_states[28][3]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux28~0 , channel_mapper|Mux28~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux28~1 , channel_mapper|Mux28~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[227] , channel_mapper|out_data[227], logic_analyzer, 1
instance = comp, \channel_mapper|Mux20~1 , channel_mapper|Mux20~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[235] , channel_mapper|out_data[235], logic_analyzer, 1
instance = comp, \channel_mapper|Mux12~1 , channel_mapper|Mux12~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[243] , channel_mapper|out_data[243], logic_analyzer, 1
instance = comp, \channel_mapper|Mux4~1 , channel_mapper|Mux4~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[251] , channel_mapper|out_data[251], logic_analyzer, 1
instance = comp, \frontend|states[31][4]~feeder , frontend|states[31][4]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[31][4] , frontend|states[31][4], logic_analyzer, 1
instance = comp, \frontend|wr_states[31][4]~reg0 , frontend|wr_states[31][4]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux3~0 , channel_mapper|Mux3~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux3~1 , channel_mapper|Mux3~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[252] , channel_mapper|out_data[252], logic_analyzer, 1
instance = comp, \frontend|states[31][5] , frontend|states[31][5], logic_analyzer, 1
instance = comp, \frontend|states[31][6]~feeder , frontend|states[31][6]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[31][6] , frontend|states[31][6], logic_analyzer, 1
instance = comp, \frontend|wr_states[31][6]~reg0feeder , frontend|wr_states[31][6]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[31][6]~reg0 , frontend|wr_states[31][6]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux1~0 , channel_mapper|Mux1~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux1~1 , channel_mapper|Mux1~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[254] , channel_mapper|out_data[254], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a0, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~4 , sdram_iface|sdram_writedata~4, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[0] , sdram_iface|sdram_writedata[0], logic_analyzer, 1
instance = comp, \frontend|wr_states[0][5]~reg0 , frontend|wr_states[0][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data~6 , channel_mapper|out_data~6, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[5] , channel_mapper|out_data[5], logic_analyzer, 1
instance = comp, \frontend|states[0][7]~feeder , frontend|states[0][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[0][7] , frontend|states[0][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[0][7]~reg0feeder , frontend|wr_states[0][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[0][7]~reg0 , frontend|wr_states[0][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data~7 , channel_mapper|out_data~7, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[7] , channel_mapper|out_data[7], logic_analyzer, 1
instance = comp, \frontend|wr_states[1][5]~reg0feeder , frontend|wr_states[1][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[1][5]~reg0 , frontend|wr_states[1][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux242~0 , channel_mapper|Mux242~0, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[13] , channel_mapper|out_data[13], logic_analyzer, 1
instance = comp, \frontend|states[1][7] , frontend|states[1][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[1][7]~reg0feeder , frontend|wr_states[1][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[1][7]~reg0 , frontend|wr_states[1][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux240~1 , channel_mapper|Mux240~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[15] , channel_mapper|out_data[15], logic_analyzer, 1
instance = comp, \frontend|wr_states[2][5]~reg0 , frontend|wr_states[2][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux234~0 , channel_mapper|Mux234~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux234~1 , channel_mapper|Mux234~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[21] , channel_mapper|out_data[21], logic_analyzer, 1
instance = comp, \frontend|states[2][7]~feeder , frontend|states[2][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[2][7] , frontend|states[2][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[2][7]~reg0 , frontend|wr_states[2][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux232~0 , channel_mapper|Mux232~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux232~1 , channel_mapper|Mux232~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[23] , channel_mapper|out_data[23], logic_analyzer, 1
instance = comp, \frontend|wr_states[3][5]~reg0feeder , frontend|wr_states[3][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[3][5]~reg0 , frontend|wr_states[3][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux226~0 , channel_mapper|Mux226~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux226~1 , channel_mapper|Mux226~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[29] , channel_mapper|out_data[29], logic_analyzer, 1
instance = comp, \frontend|states[3][7]~feeder , frontend|states[3][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[3][7] , frontend|states[3][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[3][7]~reg0 , frontend|wr_states[3][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux224~0 , channel_mapper|Mux224~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux224~1 , channel_mapper|Mux224~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[31] , channel_mapper|out_data[31], logic_analyzer, 1
instance = comp, \frontend|wr_states[4][1]~reg0feeder , frontend|wr_states[4][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[4][1]~reg0 , frontend|wr_states[4][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux222~0 , channel_mapper|Mux222~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux222~1 , channel_mapper|Mux222~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[33] , channel_mapper|out_data[33], logic_analyzer, 1
instance = comp, \frontend|wr_states[4][5]~reg0feeder , frontend|wr_states[4][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[4][5]~reg0 , frontend|wr_states[4][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux218~0 , channel_mapper|Mux218~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux218~1 , channel_mapper|Mux218~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[37] , channel_mapper|out_data[37], logic_analyzer, 1
instance = comp, \frontend|states[4][7] , frontend|states[4][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[4][7]~reg0feeder , frontend|wr_states[4][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[4][7]~reg0 , frontend|wr_states[4][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux216~0 , channel_mapper|Mux216~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux216~1 , channel_mapper|Mux216~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[39] , channel_mapper|out_data[39], logic_analyzer, 1
instance = comp, \frontend|wr_states[5][1]~reg0feeder , frontend|wr_states[5][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[5][1]~reg0 , frontend|wr_states[5][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux214~0 , channel_mapper|Mux214~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux214~1 , channel_mapper|Mux214~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[41] , channel_mapper|out_data[41], logic_analyzer, 1
instance = comp, \frontend|wr_states[5][5]~reg0 , frontend|wr_states[5][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux210~0 , channel_mapper|Mux210~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux210~1 , channel_mapper|Mux210~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[45] , channel_mapper|out_data[45], logic_analyzer, 1
instance = comp, \frontend|wr_states[10][5]~reg0feeder , frontend|wr_states[10][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[10][5]~reg0 , frontend|wr_states[10][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux170~0 , channel_mapper|Mux170~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[6][5]~reg0feeder , frontend|wr_states[6][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[6][5]~reg0 , frontend|wr_states[6][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux202~0 , channel_mapper|Mux202~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux202~1 , channel_mapper|Mux202~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[53] , channel_mapper|out_data[53], logic_analyzer, 1
instance = comp, \frontend|wr_states[8][5]~reg0 , frontend|wr_states[8][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux186~0 , channel_mapper|Mux186~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[7][5]~reg0feeder , frontend|wr_states[7][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[7][5]~reg0 , frontend|wr_states[7][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux194~0 , channel_mapper|Mux194~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux194~1 , channel_mapper|Mux194~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[61] , channel_mapper|out_data[61], logic_analyzer, 1
instance = comp, \channel_mapper|Mux186~1 , channel_mapper|Mux186~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[69] , channel_mapper|out_data[69], logic_analyzer, 1
instance = comp, \frontend|wr_states[9][5]~reg0feeder , frontend|wr_states[9][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[9][5]~reg0 , frontend|wr_states[9][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux178~0 , channel_mapper|Mux178~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux178~1 , channel_mapper|Mux178~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[77] , channel_mapper|out_data[77], logic_analyzer, 1
instance = comp, \channel_mapper|Mux170~1 , channel_mapper|Mux170~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[85] , channel_mapper|out_data[85], logic_analyzer, 1
instance = comp, \frontend|wr_states[11][5]~reg0 , frontend|wr_states[11][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux162~0 , channel_mapper|Mux162~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux162~1 , channel_mapper|Mux162~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[93] , channel_mapper|out_data[93], logic_analyzer, 1
instance = comp, \frontend|states[11][7]~feeder , frontend|states[11][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[11][7] , frontend|states[11][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[11][7]~reg0 , frontend|wr_states[11][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux160~0 , channel_mapper|Mux160~0, logic_analyzer, 1
instance = comp, \frontend|states[7][7]~feeder , frontend|states[7][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[7][7] , frontend|states[7][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[7][7]~reg0 , frontend|wr_states[7][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux192~0 , channel_mapper|Mux192~0, logic_analyzer, 1
instance = comp, \frontend|states[5][7] , frontend|states[5][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[5][7]~reg0feeder , frontend|wr_states[5][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[5][7]~reg0 , frontend|wr_states[5][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux208~0 , channel_mapper|Mux208~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux208~1 , channel_mapper|Mux208~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[47] , channel_mapper|out_data[47], logic_analyzer, 1
instance = comp, \frontend|states[6][7]~feeder , frontend|states[6][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[6][7] , frontend|states[6][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[6][7]~reg0 , frontend|wr_states[6][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux200~0 , channel_mapper|Mux200~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux200~1 , channel_mapper|Mux200~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[55] , channel_mapper|out_data[55], logic_analyzer, 1
instance = comp, \channel_mapper|Mux192~1 , channel_mapper|Mux192~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[63] , channel_mapper|out_data[63], logic_analyzer, 1
instance = comp, \frontend|states[10][7] , frontend|states[10][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[10][7]~reg0feeder , frontend|wr_states[10][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[10][7]~reg0 , frontend|wr_states[10][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux168~0 , channel_mapper|Mux168~0, logic_analyzer, 1
instance = comp, \frontend|states[8][7] , frontend|states[8][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[8][7]~reg0feeder , frontend|wr_states[8][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[8][7]~reg0 , frontend|wr_states[8][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux184~0 , channel_mapper|Mux184~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux184~1 , channel_mapper|Mux184~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[71] , channel_mapper|out_data[71], logic_analyzer, 1
instance = comp, \frontend|states[9][7]~feeder , frontend|states[9][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[9][7] , frontend|states[9][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[9][7]~reg0 , frontend|wr_states[9][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux176~0 , channel_mapper|Mux176~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux176~1 , channel_mapper|Mux176~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[79] , channel_mapper|out_data[79], logic_analyzer, 1
instance = comp, \channel_mapper|Mux168~1 , channel_mapper|Mux168~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[87] , channel_mapper|out_data[87], logic_analyzer, 1
instance = comp, \channel_mapper|Mux160~1 , channel_mapper|Mux160~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[95] , channel_mapper|out_data[95], logic_analyzer, 1
instance = comp, \frontend|wr_states[12][1]~reg0 , frontend|wr_states[12][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux158~0 , channel_mapper|Mux158~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[8][1]~reg0feeder , frontend|wr_states[8][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[8][1]~reg0 , frontend|wr_states[8][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux190~0 , channel_mapper|Mux190~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[7][1]~reg0 , frontend|wr_states[7][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux198~0 , channel_mapper|Mux198~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[6][1]~reg0 , frontend|wr_states[6][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux206~0 , channel_mapper|Mux206~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux206~1 , channel_mapper|Mux206~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[49] , channel_mapper|out_data[49], logic_analyzer, 1
instance = comp, \channel_mapper|Mux198~1 , channel_mapper|Mux198~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[57] , channel_mapper|out_data[57], logic_analyzer, 1
instance = comp, \channel_mapper|Mux190~1 , channel_mapper|Mux190~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[65] , channel_mapper|out_data[65], logic_analyzer, 1
instance = comp, \frontend|wr_states[11][1]~reg0 , frontend|wr_states[11][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux166~0 , channel_mapper|Mux166~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[9][1]~reg0feeder , frontend|wr_states[9][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[9][1]~reg0 , frontend|wr_states[9][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux182~0 , channel_mapper|Mux182~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux182~1 , channel_mapper|Mux182~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[73] , channel_mapper|out_data[73], logic_analyzer, 1
instance = comp, \frontend|states[10][1] , frontend|states[10][1], logic_analyzer, 1
instance = comp, \frontend|wr_states[10][1]~reg0feeder , frontend|wr_states[10][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[10][1]~reg0 , frontend|wr_states[10][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux174~0 , channel_mapper|Mux174~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux174~1 , channel_mapper|Mux174~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[81] , channel_mapper|out_data[81], logic_analyzer, 1
instance = comp, \channel_mapper|Mux166~1 , channel_mapper|Mux166~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[89] , channel_mapper|out_data[89], logic_analyzer, 1
instance = comp, \channel_mapper|Mux158~1 , channel_mapper|Mux158~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[97] , channel_mapper|out_data[97], logic_analyzer, 1
instance = comp, \frontend|wr_states[12][5]~reg0 , frontend|wr_states[12][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux154~0 , channel_mapper|Mux154~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux154~1 , channel_mapper|Mux154~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[101] , channel_mapper|out_data[101], logic_analyzer, 1
instance = comp, \frontend|states[12][7] , frontend|states[12][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[12][7]~reg0 , frontend|wr_states[12][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux152~0 , channel_mapper|Mux152~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux152~1 , channel_mapper|Mux152~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[103] , channel_mapper|out_data[103], logic_analyzer, 1
instance = comp, \frontend|states[13][7] , frontend|states[13][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[13][7]~reg0 , frontend|wr_states[13][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux144~0 , channel_mapper|Mux144~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux144~1 , channel_mapper|Mux144~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[111] , channel_mapper|out_data[111], logic_analyzer, 1
instance = comp, \frontend|states[14][7]~feeder , frontend|states[14][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[14][7] , frontend|states[14][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[14][7]~reg0 , frontend|wr_states[14][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux136~0 , channel_mapper|Mux136~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux136~1 , channel_mapper|Mux136~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[119] , channel_mapper|out_data[119], logic_analyzer, 1
instance = comp, \frontend|states[15][7] , frontend|states[15][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[15][7]~reg0feeder , frontend|wr_states[15][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[15][7]~reg0 , frontend|wr_states[15][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux128~0 , channel_mapper|Mux128~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux128~1 , channel_mapper|Mux128~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[127] , channel_mapper|out_data[127], logic_analyzer, 1
instance = comp, \frontend|wr_states[16][1]~reg0feeder , frontend|wr_states[16][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[16][1]~reg0 , frontend|wr_states[16][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux126~0 , channel_mapper|Mux126~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[15][1]~reg0 , frontend|wr_states[15][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux134~0 , channel_mapper|Mux134~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[14][1]~reg0 , frontend|wr_states[14][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux142~0 , channel_mapper|Mux142~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[13][1]~reg0feeder , frontend|wr_states[13][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[13][1]~reg0 , frontend|wr_states[13][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux150~0 , channel_mapper|Mux150~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux150~1 , channel_mapper|Mux150~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[105] , channel_mapper|out_data[105], logic_analyzer, 1
instance = comp, \channel_mapper|Mux142~1 , channel_mapper|Mux142~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[113] , channel_mapper|out_data[113], logic_analyzer, 1
instance = comp, \channel_mapper|Mux134~1 , channel_mapper|Mux134~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[121] , channel_mapper|out_data[121], logic_analyzer, 1
instance = comp, \channel_mapper|Mux126~1 , channel_mapper|Mux126~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[129] , channel_mapper|out_data[129], logic_analyzer, 1
instance = comp, \frontend|wr_states[16][5]~reg0 , frontend|wr_states[16][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux122~0 , channel_mapper|Mux122~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[14][5]~reg0 , frontend|wr_states[14][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux138~0 , channel_mapper|Mux138~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[13][5]~reg0feeder , frontend|wr_states[13][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[13][5]~reg0 , frontend|wr_states[13][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux146~0 , channel_mapper|Mux146~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux146~1 , channel_mapper|Mux146~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[109] , channel_mapper|out_data[109], logic_analyzer, 1
instance = comp, \channel_mapper|Mux138~1 , channel_mapper|Mux138~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[117] , channel_mapper|out_data[117], logic_analyzer, 1
instance = comp, \frontend|wr_states[15][5]~reg0 , frontend|wr_states[15][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux130~0 , channel_mapper|Mux130~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux130~1 , channel_mapper|Mux130~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[125] , channel_mapper|out_data[125], logic_analyzer, 1
instance = comp, \channel_mapper|Mux122~1 , channel_mapper|Mux122~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[133] , channel_mapper|out_data[133], logic_analyzer, 1
instance = comp, \frontend|states[16][6] , frontend|states[16][6], logic_analyzer, 1
instance = comp, \frontend|states[16][7]~feeder , frontend|states[16][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[16][7] , frontend|states[16][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[16][7]~reg0 , frontend|wr_states[16][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux120~0 , channel_mapper|Mux120~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux120~1 , channel_mapper|Mux120~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[135] , channel_mapper|out_data[135], logic_analyzer, 1
instance = comp, \frontend|wr_states[17][1]~reg0feeder , frontend|wr_states[17][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[17][1]~reg0 , frontend|wr_states[17][1]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux118~0 , channel_mapper|Mux118~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux118~1 , channel_mapper|Mux118~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[137] , channel_mapper|out_data[137], logic_analyzer, 1
instance = comp, \frontend|wr_states[18][5]~reg0feeder , frontend|wr_states[18][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[18][5]~reg0 , frontend|wr_states[18][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux106~0 , channel_mapper|Mux106~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[17][5]~reg0feeder , frontend|wr_states[17][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[17][5]~reg0 , frontend|wr_states[17][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux114~0 , channel_mapper|Mux114~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux114~1 , channel_mapper|Mux114~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[141] , channel_mapper|out_data[141], logic_analyzer, 1
instance = comp, \channel_mapper|Mux106~1 , channel_mapper|Mux106~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[149] , channel_mapper|out_data[149], logic_analyzer, 1
instance = comp, \frontend|states[18][7] , frontend|states[18][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[18][7]~reg0feeder , frontend|wr_states[18][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[18][7]~reg0 , frontend|wr_states[18][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux104~0 , channel_mapper|Mux104~0, logic_analyzer, 1
instance = comp, \frontend|states[17][7] , frontend|states[17][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[17][7]~reg0feeder , frontend|wr_states[17][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[17][7]~reg0 , frontend|wr_states[17][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux112~0 , channel_mapper|Mux112~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux112~1 , channel_mapper|Mux112~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[143] , channel_mapper|out_data[143], logic_analyzer, 1
instance = comp, \channel_mapper|Mux104~1 , channel_mapper|Mux104~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[151] , channel_mapper|out_data[151], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a1, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~5 , sdram_iface|sdram_writedata~5, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[1] , sdram_iface|sdram_writedata[1], logic_analyzer, 1
instance = comp, \frontend|states[29][7]~feeder , frontend|states[29][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[29][7] , frontend|states[29][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[29][7]~reg0 , frontend|wr_states[29][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux16~0 , channel_mapper|Mux16~0, logic_analyzer, 1
instance = comp, \frontend|states[28][7]~feeder , frontend|states[28][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[28][7] , frontend|states[28][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[28][7]~reg0feeder , frontend|wr_states[28][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[28][7]~reg0 , frontend|wr_states[28][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux24~0 , channel_mapper|Mux24~0, logic_analyzer, 1
instance = comp, \frontend|states[20][7] , frontend|states[20][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[20][7]~reg0 , frontend|wr_states[20][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux88~0 , channel_mapper|Mux88~0, logic_analyzer, 1
instance = comp, \frontend|states[19][7] , frontend|states[19][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[19][7]~reg0feeder , frontend|wr_states[19][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[19][7]~reg0 , frontend|wr_states[19][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux96~0 , channel_mapper|Mux96~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux96~1 , channel_mapper|Mux96~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[159] , channel_mapper|out_data[159], logic_analyzer, 1
instance = comp, \channel_mapper|Mux88~1 , channel_mapper|Mux88~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[167] , channel_mapper|out_data[167], logic_analyzer, 1
instance = comp, \frontend|states[26][7]~feeder , frontend|states[26][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[26][7] , frontend|states[26][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[26][7]~reg0 , frontend|wr_states[26][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux40~0 , channel_mapper|Mux40~0, logic_analyzer, 1
instance = comp, \frontend|states[22][7] , frontend|states[22][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[22][7]~reg0feeder , frontend|wr_states[22][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[22][7]~reg0 , frontend|wr_states[22][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux72~0 , channel_mapper|Mux72~0, logic_analyzer, 1
instance = comp, \frontend|states[21][7] , frontend|states[21][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[21][7]~reg0feeder , frontend|wr_states[21][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[21][7]~reg0 , frontend|wr_states[21][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux80~0 , channel_mapper|Mux80~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux80~1 , channel_mapper|Mux80~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[175] , channel_mapper|out_data[175], logic_analyzer, 1
instance = comp, \channel_mapper|Mux72~1 , channel_mapper|Mux72~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[183] , channel_mapper|out_data[183], logic_analyzer, 1
instance = comp, \frontend|states[25][7]~feeder , frontend|states[25][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[25][7] , frontend|states[25][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[25][7]~reg0feeder , frontend|wr_states[25][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[25][7]~reg0 , frontend|wr_states[25][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux48~0 , channel_mapper|Mux48~0, logic_analyzer, 1
instance = comp, \frontend|states[24][7]~feeder , frontend|states[24][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[24][7] , frontend|states[24][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[24][7]~reg0feeder , frontend|wr_states[24][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[24][7]~reg0 , frontend|wr_states[24][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux56~0 , channel_mapper|Mux56~0, logic_analyzer, 1
instance = comp, \frontend|states[23][7]~feeder , frontend|states[23][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[23][7] , frontend|states[23][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[23][7]~reg0 , frontend|wr_states[23][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux64~0 , channel_mapper|Mux64~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux64~1 , channel_mapper|Mux64~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[191] , channel_mapper|out_data[191], logic_analyzer, 1
instance = comp, \channel_mapper|Mux56~1 , channel_mapper|Mux56~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[199] , channel_mapper|out_data[199], logic_analyzer, 1
instance = comp, \channel_mapper|Mux48~1 , channel_mapper|Mux48~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[207] , channel_mapper|out_data[207], logic_analyzer, 1
instance = comp, \channel_mapper|Mux40~1 , channel_mapper|Mux40~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[215] , channel_mapper|out_data[215], logic_analyzer, 1
instance = comp, \frontend|states[27][7]~feeder , frontend|states[27][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[27][7] , frontend|states[27][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[27][7]~reg0feeder , frontend|wr_states[27][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[27][7]~reg0 , frontend|wr_states[27][7]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux32~0 , channel_mapper|Mux32~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux32~1 , channel_mapper|Mux32~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[223] , channel_mapper|out_data[223], logic_analyzer, 1
instance = comp, \channel_mapper|Mux24~1 , channel_mapper|Mux24~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[231] , channel_mapper|out_data[231], logic_analyzer, 1
instance = comp, \channel_mapper|Mux16~1 , channel_mapper|Mux16~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[239] , channel_mapper|out_data[239], logic_analyzer, 1
instance = comp, \comb~1 , comb~1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2 , sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a2, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~6 , sdram_iface|sdram_writedata~6, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[2] , sdram_iface|sdram_writedata[2], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~7 , sdram_iface|sdram_writedata~7, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[3] , sdram_iface|sdram_writedata[3], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~8 , sdram_iface|sdram_writedata~8, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[4] , sdram_iface|sdram_writedata[4], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~9 , sdram_iface|sdram_writedata~9, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[5] , sdram_iface|sdram_writedata[5], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~10 , sdram_iface|sdram_writedata~10, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[6] , sdram_iface|sdram_writedata[6], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~11 , sdram_iface|sdram_writedata~11, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[7] , sdram_iface|sdram_writedata[7], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~12 , sdram_iface|sdram_writedata~12, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[8] , sdram_iface|sdram_writedata[8], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~13 , sdram_iface|sdram_writedata~13, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[9] , sdram_iface|sdram_writedata[9], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~14 , sdram_iface|sdram_writedata~14, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[10] , sdram_iface|sdram_writedata[10], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~15 , sdram_iface|sdram_writedata~15, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[11] , sdram_iface|sdram_writedata[11], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~16 , sdram_iface|sdram_writedata~16, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[12] , sdram_iface|sdram_writedata[12], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~17 , sdram_iface|sdram_writedata~17, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[13] , sdram_iface|sdram_writedata[13], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~18 , sdram_iface|sdram_writedata~18, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[14] , sdram_iface|sdram_writedata[14], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~19 , sdram_iface|sdram_writedata~19, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[15] , sdram_iface|sdram_writedata[15], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~20 , sdram_iface|sdram_writedata~20, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[16] , sdram_iface|sdram_writedata[16], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~21 , sdram_iface|sdram_writedata~21, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[17] , sdram_iface|sdram_writedata[17], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~22 , sdram_iface|sdram_writedata~22, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[18] , sdram_iface|sdram_writedata[18], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~23 , sdram_iface|sdram_writedata~23, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[19] , sdram_iface|sdram_writedata[19], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~24 , sdram_iface|sdram_writedata~24, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[20] , sdram_iface|sdram_writedata[20], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~25 , sdram_iface|sdram_writedata~25, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[21] , sdram_iface|sdram_writedata[21], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~26 , sdram_iface|sdram_writedata~26, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[22] , sdram_iface|sdram_writedata[22], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~27 , sdram_iface|sdram_writedata~27, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[23] , sdram_iface|sdram_writedata[23], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~28 , sdram_iface|sdram_writedata~28, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[24] , sdram_iface|sdram_writedata[24], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~29 , sdram_iface|sdram_writedata~29, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[25] , sdram_iface|sdram_writedata[25], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~30 , sdram_iface|sdram_writedata~30, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[26] , sdram_iface|sdram_writedata[26], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~31 , sdram_iface|sdram_writedata~31, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[27] , sdram_iface|sdram_writedata[27], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~32 , sdram_iface|sdram_writedata~32, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[28] , sdram_iface|sdram_writedata[28], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~33 , sdram_iface|sdram_writedata~33, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[29] , sdram_iface|sdram_writedata[29], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~34 , sdram_iface|sdram_writedata~34, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[30] , sdram_iface|sdram_writedata[30], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~35 , sdram_iface|sdram_writedata~35, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[31] , sdram_iface|sdram_writedata[31], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~36 , sdram_iface|sdram_writedata~36, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[32] , sdram_iface|sdram_writedata[32], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~37 , sdram_iface|sdram_writedata~37, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[33] , sdram_iface|sdram_writedata[33], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~38 , sdram_iface|sdram_writedata~38, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[34] , sdram_iface|sdram_writedata[34], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~39 , sdram_iface|sdram_writedata~39, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[35] , sdram_iface|sdram_writedata[35], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~40 , sdram_iface|sdram_writedata~40, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[36] , sdram_iface|sdram_writedata[36], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~41 , sdram_iface|sdram_writedata~41, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[37] , sdram_iface|sdram_writedata[37], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~42 , sdram_iface|sdram_writedata~42, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[38] , sdram_iface|sdram_writedata[38], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~43 , sdram_iface|sdram_writedata~43, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[39] , sdram_iface|sdram_writedata[39], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~44 , sdram_iface|sdram_writedata~44, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[40] , sdram_iface|sdram_writedata[40], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~45 , sdram_iface|sdram_writedata~45, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[41] , sdram_iface|sdram_writedata[41], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~46 , sdram_iface|sdram_writedata~46, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[42] , sdram_iface|sdram_writedata[42], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~47 , sdram_iface|sdram_writedata~47, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[43] , sdram_iface|sdram_writedata[43], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a44 , sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a44, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~48 , sdram_iface|sdram_writedata~48, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[44] , sdram_iface|sdram_writedata[44], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~49 , sdram_iface|sdram_writedata~49, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[45] , sdram_iface|sdram_writedata[45], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~50 , sdram_iface|sdram_writedata~50, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[46] , sdram_iface|sdram_writedata[46], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]_NEW_REG366 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]_NEW_REG366, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr~0 , sdram_iface|next_addr~0, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr~3 , sdram_iface|prev_hdr_addr~3, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr~1 , sdram_iface|prev_hdr_addr~1, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr~2 , sdram_iface|prev_hdr_addr~2, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr~0 , sdram_iface|prev_hdr_addr~0, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[24] , sdram_iface|prev_hdr_addr[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][24]~feeder , mm|buf_readdata[8][24]~feeder, logic_analyzer, 1
instance = comp, \mm|Equal2~2 , mm|Equal2~2, logic_analyzer, 1
instance = comp, \mm|buf_req[8][0] , mm|buf_req[8][0], logic_analyzer, 1
instance = comp, \mm|buf_req[8][1] , mm|buf_req[8][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][26]~2 , mm|buf_readdata[8][26]~2, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][24] , mm|buf_readdata[8][24], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]_NEW_REG374 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]_NEW_REG374, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][25] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][25], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]_NEW_REG370 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]_NEW_REG370, logic_analyzer, 1
instance = comp, \Add1~189 , Add1~189, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[55] , reg_SAMPLE_D_COUNT[55], logic_analyzer, 1
instance = comp, \Add1~197 , Add1~197, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[56] , reg_SAMPLE_D_COUNT[56], logic_analyzer, 1
instance = comp, \Add1~205 , Add1~205, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[57] , reg_SAMPLE_D_COUNT[57], logic_analyzer, 1
instance = comp, \Add1~213 , Add1~213, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[58] , reg_SAMPLE_D_COUNT[58], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][26]~feeder , mm|buf_readdata[5][26]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][26] , mm|buf_readdata[5][26], logic_analyzer, 1
instance = comp, \Add2~89 , Add2~89, logic_analyzer, 1
instance = comp, \Add2~93 , Add2~93, logic_analyzer, 1
instance = comp, \a_state.A_INFO_RUN~feeder , a_state.A_INFO_RUN~feeder, logic_analyzer, 1
instance = comp, \a_state.A_INFO_RUN , a_state.A_INFO_RUN, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT~0 , reg_SAMPLE_A_COUNT~0, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[23] , reg_SAMPLE_A_COUNT[23], logic_analyzer, 1
instance = comp, \Add2~97 , Add2~97, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[24] , reg_SAMPLE_A_COUNT[24], logic_analyzer, 1
instance = comp, \Add2~101 , Add2~101, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[25] , reg_SAMPLE_A_COUNT[25], logic_analyzer, 1
instance = comp, \Add2~105 , Add2~105, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[26] , reg_SAMPLE_A_COUNT[26], logic_analyzer, 1
instance = comp, \mm|Equal2~7 , mm|Equal2~7, logic_analyzer, 1
instance = comp, \mm|buf_req[13][0] , mm|buf_req[13][0], logic_analyzer, 1
instance = comp, \mm|buf_req[13][1] , mm|buf_req[13][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][31]~7 , mm|buf_readdata[13][31]~7, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][26] , mm|buf_readdata[13][26], logic_analyzer, 1
instance = comp, \mm|Equal2~6 , mm|Equal2~6, logic_analyzer, 1
instance = comp, \mm|buf_req[9][0] , mm|buf_req[9][0], logic_analyzer, 1
instance = comp, \mm|buf_req[9][1] , mm|buf_req[9][1], logic_analyzer, 1
instance = comp, \mm|buf_req[9][2] , mm|buf_req[9][2], logic_analyzer, 1
instance = comp, \mm|reg_write[9] , mm|reg_write[9], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[26] , reg_ENTRY_LIMIT[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][19]~6 , mm|buf_readdata[9][19]~6, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][26] , mm|buf_readdata[9][26], logic_analyzer, 1
instance = comp, \mm|Mux6~1 , mm|Mux6~1, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[26]~feeder , reg_ADC_CONFIG_1[26]~feeder, logic_analyzer, 1
instance = comp, \mm|Equal2~14 , mm|Equal2~14, logic_analyzer, 1
instance = comp, \mm|buf_req[11][0] , mm|buf_req[11][0], logic_analyzer, 1
instance = comp, \mm|buf_req[11][1] , mm|buf_req[11][1], logic_analyzer, 1
instance = comp, \mm|buf_req[11][2] , mm|buf_req[11][2], logic_analyzer, 1
instance = comp, \mm|reg_write[11] , mm|reg_write[11], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[26] , reg_ADC_CONFIG_1[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][26]~feeder , mm|buf_readdata[11][26]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][14]~14 , mm|buf_readdata[11][14]~14, logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][26] , mm|buf_readdata[11][26], logic_analyzer, 1
instance = comp, \mm|Equal2~12 , mm|Equal2~12, logic_analyzer, 1
instance = comp, \mm|buf_req[3][0] , mm|buf_req[3][0], logic_analyzer, 1
instance = comp, \mm|buf_req[3][1] , mm|buf_req[3][1], logic_analyzer, 1
instance = comp, \mm|buf_req[3][2] , mm|buf_req[3][2], logic_analyzer, 1
instance = comp, \mm|reg_write[3] , mm|reg_write[3], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[26] , reg_TRIG_COND_MASK[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][26]~feeder , mm|buf_readdata[3][26]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][17]~12 , mm|buf_readdata[3][17]~12, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][26] , mm|buf_readdata[3][26], logic_analyzer, 1
instance = comp, \mm|Equal2~13 , mm|Equal2~13, logic_analyzer, 1
instance = comp, \mm|buf_req[7][0] , mm|buf_req[7][0], logic_analyzer, 1
instance = comp, \mm|buf_req[7][1] , mm|buf_req[7][1], logic_analyzer, 1
instance = comp, \mm|buf_req[7][2] , mm|buf_req[7][2], logic_analyzer, 1
instance = comp, \mm|reg_write[7] , mm|reg_write[7], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[58] , reg_SAMPLE_D_LIMIT[58], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][26]~feeder , mm|buf_readdata[7][26]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][24]~13 , mm|buf_readdata[7][24]~13, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][26] , mm|buf_readdata[7][26], logic_analyzer, 1
instance = comp, \clk_mon_data|div_chain[1]~1 , clk_mon_data|div_chain[1]~1, logic_analyzer, 1
instance = comp, \clk_mon_data|div_chain[1] , clk_mon_data|div_chain[1], logic_analyzer, 1
instance = comp, \clk_mon_data|div_chain[2]~0 , clk_mon_data|div_chain[2]~0, logic_analyzer, 1
instance = comp, \clk_mon_data|div_chain[2] , clk_mon_data|div_chain[2], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[0]~0 , clk_mon_data|ctr[0]~0, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[0]~feeder , clk_mon_data|ctr[0]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[0] , clk_mon_data|ctr[0], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~1 , clk_mon_data|Add0~1, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[1] , clk_mon_data|ctr[1], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~5 , clk_mon_data|Add0~5, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[2]~DUPLICATE , clk_mon_data|ctr[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~9 , clk_mon_data|Add0~9, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[3] , clk_mon_data|ctr[3], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~13 , clk_mon_data|Add0~13, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[4]~DUPLICATE , clk_mon_data|ctr[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~17 , clk_mon_data|Add0~17, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[5] , clk_mon_data|ctr[5], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~21 , clk_mon_data|Add0~21, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[6] , clk_mon_data|ctr[6], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~25 , clk_mon_data|Add0~25, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[7] , clk_mon_data|ctr[7], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~29 , clk_mon_data|Add0~29, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[8] , clk_mon_data|ctr[8], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~33 , clk_mon_data|Add0~33, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[9] , clk_mon_data|ctr[9], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~37 , clk_mon_data|Add0~37, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[10] , clk_mon_data|ctr[10], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~41 , clk_mon_data|Add0~41, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[11]~DUPLICATE , clk_mon_data|ctr[11]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~45 , clk_mon_data|Add0~45, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[12] , clk_mon_data|ctr[12], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~49 , clk_mon_data|Add0~49, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[13] , clk_mon_data|ctr[13], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~53 , clk_mon_data|Add0~53, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[14] , clk_mon_data|ctr[14], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~57 , clk_mon_data|Add0~57, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[15] , clk_mon_data|ctr[15], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~61 , clk_mon_data|Add0~61, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[16] , clk_mon_data|ctr[16], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~65 , clk_mon_data|Add0~65, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[17] , clk_mon_data|ctr[17], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~69 , clk_mon_data|Add0~69, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[18]~DUPLICATE , clk_mon_data|ctr[18]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~73 , clk_mon_data|Add0~73, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[19] , clk_mon_data|ctr[19], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~77 , clk_mon_data|Add0~77, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[20] , clk_mon_data|ctr[20], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~81 , clk_mon_data|Add0~81, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[21] , clk_mon_data|ctr[21], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~85 , clk_mon_data|Add0~85, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[22] , clk_mon_data|ctr[22], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~89 , clk_mon_data|Add0~89, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[23] , clk_mon_data|ctr[23], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~93 , clk_mon_data|Add0~93, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[24] , clk_mon_data|ctr[24], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~97 , clk_mon_data|Add0~97, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[25] , clk_mon_data|ctr[25], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~101 , clk_mon_data|Add0~101, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[26] , clk_mon_data|ctr[26], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~5 , clk_mon_data|Add2~5, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[0] , clk_mon_data|ref_ctr[0], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~1 , clk_mon_data|Add2~1, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[1] , clk_mon_data|ref_ctr[1], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~9 , clk_mon_data|Add2~9, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[2] , clk_mon_data|ref_ctr[2], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~13 , clk_mon_data|Add2~13, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[3]~DUPLICATE , clk_mon_data|ref_ctr[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~17 , clk_mon_data|Add2~17, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[4] , clk_mon_data|ref_ctr[4], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~21 , clk_mon_data|Add2~21, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[5] , clk_mon_data|ref_ctr[5], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~29 , clk_mon_data|Add2~29, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[6] , clk_mon_data|ref_ctr[6], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~25 , clk_mon_data|Add2~25, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[7] , clk_mon_data|ref_ctr[7], logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[3] , clk_mon_data|ref_ctr[3], logic_analyzer, 1
instance = comp, \clk_mon_data|Equal0~1 , clk_mon_data|Equal0~1, logic_analyzer, 1
instance = comp, \clk_mon_data|Equal0~0 , clk_mon_data|Equal0~0, logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~33 , clk_mon_data|Add2~33, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[8] , clk_mon_data|ref_ctr[8], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~37 , clk_mon_data|Add2~37, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[9] , clk_mon_data|ref_ctr[9], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~41 , clk_mon_data|Add2~41, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[10] , clk_mon_data|ref_ctr[10], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~45 , clk_mon_data|Add2~45, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[11] , clk_mon_data|ref_ctr[11], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~53 , clk_mon_data|Add2~53, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[12] , clk_mon_data|ref_ctr[12], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~49 , clk_mon_data|Add2~49, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[13] , clk_mon_data|ref_ctr[13], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~57 , clk_mon_data|Add2~57, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[14] , clk_mon_data|ref_ctr[14], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~61 , clk_mon_data|Add2~61, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[15] , clk_mon_data|ref_ctr[15], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~65 , clk_mon_data|Add2~65, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[16] , clk_mon_data|ref_ctr[16], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~69 , clk_mon_data|Add2~69, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[17] , clk_mon_data|ref_ctr[17], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~77 , clk_mon_data|Add2~77, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[18] , clk_mon_data|ref_ctr[18], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~73 , clk_mon_data|Add2~73, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[19] , clk_mon_data|ref_ctr[19], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~105 , clk_mon_data|Add2~105, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[20] , clk_mon_data|ref_ctr[20], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~109 , clk_mon_data|Add2~109, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[21] , clk_mon_data|ref_ctr[21], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~113 , clk_mon_data|Add2~113, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[22]~DUPLICATE , clk_mon_data|ref_ctr[22]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~117 , clk_mon_data|Add2~117, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[23] , clk_mon_data|ref_ctr[23], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~125 , clk_mon_data|Add2~125, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[24] , clk_mon_data|ref_ctr[24], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~121 , clk_mon_data|Add2~121, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[25] , clk_mon_data|ref_ctr[25], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~81 , clk_mon_data|Add2~81, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[26] , clk_mon_data|ref_ctr[26], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~85 , clk_mon_data|Add2~85, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[27] , clk_mon_data|ref_ctr[27], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~89 , clk_mon_data|Add2~89, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[28] , clk_mon_data|ref_ctr[28], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~93 , clk_mon_data|Add2~93, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[29] , clk_mon_data|ref_ctr[29], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~101 , clk_mon_data|Add2~101, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[30] , clk_mon_data|ref_ctr[30], logic_analyzer, 1
instance = comp, \clk_mon_data|Add2~97 , clk_mon_data|Add2~97, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[31] , clk_mon_data|ref_ctr[31], logic_analyzer, 1
instance = comp, \clk_mon_data|Equal0~4 , clk_mon_data|Equal0~4, logic_analyzer, 1
instance = comp, \clk_mon_data|ref_ctr[22] , clk_mon_data|ref_ctr[22], logic_analyzer, 1
instance = comp, \clk_mon_data|Equal0~5 , clk_mon_data|Equal0~5, logic_analyzer, 1
instance = comp, \clk_mon_data|Equal0~6 , clk_mon_data|Equal0~6, logic_analyzer, 1
instance = comp, \clk_mon_data|Equal0~3 , clk_mon_data|Equal0~3, logic_analyzer, 1
instance = comp, \clk_mon_data|Equal0~2 , clk_mon_data|Equal0~2, logic_analyzer, 1
instance = comp, \clk_mon_data|Equal0~7 , clk_mon_data|Equal0~7, logic_analyzer, 1
instance = comp, \clk_mon_data|Equal0~8 , clk_mon_data|Equal0~8, logic_analyzer, 1
instance = comp, \clk_mon_data|buf_req[2] , clk_mon_data|buf_req[2], logic_analyzer, 1
instance = comp, \clk_mon_data|buf_ack[0]~feeder , clk_mon_data|buf_ack[0]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|buf_ack[0] , clk_mon_data|buf_ack[0], logic_analyzer, 1
instance = comp, \clk_mon_data|buf_ack[1] , clk_mon_data|buf_ack[1], logic_analyzer, 1
instance = comp, \clk_mon_data|buf_ack[2] , clk_mon_data|buf_ack[2], logic_analyzer, 1
instance = comp, \clk_mon_data|req~0 , clk_mon_data|req~0, logic_analyzer, 1
instance = comp, \clk_mon_data|req , clk_mon_data|req, logic_analyzer, 1
instance = comp, \clk_mon_data|buf_req[0] , clk_mon_data|buf_req[0], logic_analyzer, 1
instance = comp, \clk_mon_data|buf_req[1]~feeder , clk_mon_data|buf_req[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|buf_req[1] , clk_mon_data|buf_req[1], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[26] , clk_mon_data|ctr_hold[26], logic_analyzer, 1
instance = comp, \clk_mon_data|always4~0 , clk_mon_data|always4~0, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[26] , clk_mon_data|ctr_prev[26], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[25]~feeder , clk_mon_data|ctr_hold[25]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[25] , clk_mon_data|ctr_hold[25], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[25] , clk_mon_data|ctr_prev[25], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[24] , clk_mon_data|ctr_hold[24], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[24]~feeder , clk_mon_data|ctr_prev[24]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[24] , clk_mon_data|ctr_prev[24], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[23]~feeder , clk_mon_data|ctr_hold[23]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[23] , clk_mon_data|ctr_hold[23], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[23]~feeder , clk_mon_data|ctr_prev[23]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[23] , clk_mon_data|ctr_prev[23], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[22]~DUPLICATE , clk_mon_data|ctr[22]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[22]~feeder , clk_mon_data|ctr_hold[22]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[22] , clk_mon_data|ctr_hold[22], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[22] , clk_mon_data|ctr_prev[22], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[21]~feeder , clk_mon_data|ctr_hold[21]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[21] , clk_mon_data|ctr_hold[21], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[21] , clk_mon_data|ctr_prev[21], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[21]~DUPLICATE , clk_mon_data|ctr_hold[21]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[20] , clk_mon_data|ctr_hold[20], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[20]~feeder , clk_mon_data|ctr_prev[20]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[20] , clk_mon_data|ctr_prev[20], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[19]~DUPLICATE , clk_mon_data|ctr[19]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[19]~feeder , clk_mon_data|ctr_hold[19]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[19] , clk_mon_data|ctr_hold[19], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[19]~feeder , clk_mon_data|ctr_prev[19]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[19] , clk_mon_data|ctr_prev[19], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[18] , clk_mon_data|ctr[18], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[18]~feeder , clk_mon_data|ctr_hold[18]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[18] , clk_mon_data|ctr_hold[18], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[18] , clk_mon_data|ctr_prev[18], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[17] , clk_mon_data|ctr_hold[17], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[17]~feeder , clk_mon_data|ctr_prev[17]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[17] , clk_mon_data|ctr_prev[17], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[16]~DUPLICATE , clk_mon_data|ctr[16]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[16] , clk_mon_data|ctr_hold[16], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[16] , clk_mon_data|ctr_prev[16], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[15] , clk_mon_data|ctr_hold[15], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[15] , clk_mon_data|ctr_prev[15], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[14]~DUPLICATE , clk_mon_data|ctr[14]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[14] , clk_mon_data|ctr_hold[14], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[14] , clk_mon_data|ctr_prev[14], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[13]~feeder , clk_mon_data|ctr_hold[13]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[13] , clk_mon_data|ctr_hold[13], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[13]~feeder , clk_mon_data|ctr_prev[13]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[13] , clk_mon_data|ctr_prev[13], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[12]~DUPLICATE , clk_mon_data|ctr[12]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[12] , clk_mon_data|ctr_hold[12], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[12]~feeder , clk_mon_data|ctr_prev[12]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[12] , clk_mon_data|ctr_prev[12], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[11] , clk_mon_data|ctr[11], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[11] , clk_mon_data|ctr_hold[11], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[11] , clk_mon_data|ctr_prev[11], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[10] , clk_mon_data|ctr_hold[10], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[10] , clk_mon_data|ctr_prev[10], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[9]~feeder , clk_mon_data|ctr_hold[9]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[9] , clk_mon_data|ctr_hold[9], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[9] , clk_mon_data|ctr_prev[9], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[8]~DUPLICATE , clk_mon_data|ctr[8]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[8]~feeder , clk_mon_data|ctr_hold[8]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[8] , clk_mon_data|ctr_hold[8], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[8]~feeder , clk_mon_data|ctr_prev[8]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[8] , clk_mon_data|ctr_prev[8], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[7] , clk_mon_data|ctr_hold[7], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[7]~feeder , clk_mon_data|ctr_prev[7]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[7] , clk_mon_data|ctr_prev[7], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[6]~DUPLICATE , clk_mon_data|ctr[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[6]~feeder , clk_mon_data|ctr_hold[6]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[6] , clk_mon_data|ctr_hold[6], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[6]~feeder , clk_mon_data|ctr_prev[6]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[6] , clk_mon_data|ctr_prev[6], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[5]~feeder , clk_mon_data|ctr_hold[5]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[5] , clk_mon_data|ctr_hold[5], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[5] , clk_mon_data|ctr_prev[5], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[4] , clk_mon_data|ctr[4], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[4]~feeder , clk_mon_data|ctr_hold[4]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[4] , clk_mon_data|ctr_hold[4], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[4] , clk_mon_data|ctr_prev[4], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[3] , clk_mon_data|ctr_hold[3], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[3]~feeder , clk_mon_data|ctr_prev[3]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[3] , clk_mon_data|ctr_prev[3], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[2] , clk_mon_data|ctr[2], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[2]~feeder , clk_mon_data|ctr_hold[2]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[2] , clk_mon_data|ctr_hold[2], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[2]~feeder , clk_mon_data|ctr_prev[2]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[2] , clk_mon_data|ctr_prev[2], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[1]~feeder , clk_mon_data|ctr_hold[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[1] , clk_mon_data|ctr_hold[1], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[1]~feeder , clk_mon_data|ctr_prev[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[1] , clk_mon_data|ctr_prev[1], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[0]~feeder , clk_mon_data|ctr_hold[0]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[0] , clk_mon_data|ctr_hold[0], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[0] , clk_mon_data|ctr_prev[0], logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~1 , clk_mon_data|Add1~1, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~5 , clk_mon_data|Add1~5, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~9 , clk_mon_data|Add1~9, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~13 , clk_mon_data|Add1~13, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~17 , clk_mon_data|Add1~17, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~21 , clk_mon_data|Add1~21, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~25 , clk_mon_data|Add1~25, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~29 , clk_mon_data|Add1~29, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~33 , clk_mon_data|Add1~33, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~37 , clk_mon_data|Add1~37, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~41 , clk_mon_data|Add1~41, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~45 , clk_mon_data|Add1~45, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~49 , clk_mon_data|Add1~49, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~53 , clk_mon_data|Add1~53, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~57 , clk_mon_data|Add1~57, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~61 , clk_mon_data|Add1~61, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~65 , clk_mon_data|Add1~65, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~69 , clk_mon_data|Add1~69, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~73 , clk_mon_data|Add1~73, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~77 , clk_mon_data|Add1~77, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~81 , clk_mon_data|Add1~81, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~85 , clk_mon_data|Add1~85, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~89 , clk_mon_data|Add1~89, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~93 , clk_mon_data|Add1~93, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~97 , clk_mon_data|Add1~97, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~101 , clk_mon_data|Add1~101, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~105 , clk_mon_data|Add1~105, logic_analyzer, 1
instance = comp, \clk_mon_data|count[31]~0 , clk_mon_data|count[31]~0, logic_analyzer, 1
instance = comp, \clk_mon_data|count[31]~1 , clk_mon_data|count[31]~1, logic_analyzer, 1
instance = comp, \clk_mon_data|count[26] , clk_mon_data|count[26], logic_analyzer, 1
instance = comp, \mm|Equal2~15 , mm|Equal2~15, logic_analyzer, 1
instance = comp, \mm|buf_req[15][0] , mm|buf_req[15][0], logic_analyzer, 1
instance = comp, \mm|buf_req[15][1] , mm|buf_req[15][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][0]~15 , mm|buf_readdata[15][0]~15, logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][26] , mm|buf_readdata[15][26], logic_analyzer, 1
instance = comp, \mm|Mux6~3 , mm|Mux6~3, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[26]~feeder , reg_TRIG_COND_MATCH[26]~feeder, logic_analyzer, 1
instance = comp, \mm|Equal2~8 , mm|Equal2~8, logic_analyzer, 1
instance = comp, \mm|buf_req[2][0] , mm|buf_req[2][0], logic_analyzer, 1
instance = comp, \mm|buf_req[2][1] , mm|buf_req[2][1], logic_analyzer, 1
instance = comp, \mm|buf_req[2][2] , mm|buf_req[2][2], logic_analyzer, 1
instance = comp, \mm|reg_write[2] , mm|reg_write[2], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[26] , reg_TRIG_COND_MATCH[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][21]~8 , mm|buf_readdata[2][21]~8, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][26] , mm|buf_readdata[2][26], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[26]~feeder , sdram_iface|trig_addr[26]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[5] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[5], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[3] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[3], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[2]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[2] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[2], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[1] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[1], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|triggered~1 , sdram_iface|triggered~1, logic_analyzer, 1
instance = comp, \sdram_iface|triggered~2 , sdram_iface|triggered~2, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[26] , sdram_iface|trig_addr[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][26]~feeder , mm|buf_readdata[10][26]~feeder, logic_analyzer, 1
instance = comp, \mm|Equal2~10 , mm|Equal2~10, logic_analyzer, 1
instance = comp, \mm|buf_req[10][0] , mm|buf_req[10][0], logic_analyzer, 1
instance = comp, \mm|buf_req[10][1] , mm|buf_req[10][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][26]~10 , mm|buf_readdata[10][26]~10, logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][26] , mm|buf_readdata[10][26], logic_analyzer, 1
instance = comp, \clk_mon_sample|div_chain[1]~1 , clk_mon_sample|div_chain[1]~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|div_chain[1]~feeder , clk_mon_sample|div_chain[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|div_chain[1] , clk_mon_sample|div_chain[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|div_chain[2]~0 , clk_mon_sample|div_chain[2]~0, logic_analyzer, 1
instance = comp, \clk_mon_sample|div_chain[2] , clk_mon_sample|div_chain[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[0]~0 , clk_mon_sample|ctr[0]~0, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[0]~feeder , clk_mon_sample|ctr[0]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[0] , clk_mon_sample|ctr[0], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~1 , clk_mon_sample|Add0~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[1] , clk_mon_sample|ctr[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~5 , clk_mon_sample|Add0~5, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[2]~DUPLICATE , clk_mon_sample|ctr[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~9 , clk_mon_sample|Add0~9, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[3] , clk_mon_sample|ctr[3], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~13 , clk_mon_sample|Add0~13, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[4] , clk_mon_sample|ctr[4], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~17 , clk_mon_sample|Add0~17, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[5] , clk_mon_sample|ctr[5], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~21 , clk_mon_sample|Add0~21, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[6] , clk_mon_sample|ctr[6], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~25 , clk_mon_sample|Add0~25, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[7] , clk_mon_sample|ctr[7], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~29 , clk_mon_sample|Add0~29, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[8] , clk_mon_sample|ctr[8], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~33 , clk_mon_sample|Add0~33, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[9] , clk_mon_sample|ctr[9], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~37 , clk_mon_sample|Add0~37, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[10] , clk_mon_sample|ctr[10], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~41 , clk_mon_sample|Add0~41, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[11] , clk_mon_sample|ctr[11], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~45 , clk_mon_sample|Add0~45, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[12] , clk_mon_sample|ctr[12], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~49 , clk_mon_sample|Add0~49, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[13] , clk_mon_sample|ctr[13], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~53 , clk_mon_sample|Add0~53, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[14] , clk_mon_sample|ctr[14], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~57 , clk_mon_sample|Add0~57, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[15] , clk_mon_sample|ctr[15], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~61 , clk_mon_sample|Add0~61, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[16] , clk_mon_sample|ctr[16], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~65 , clk_mon_sample|Add0~65, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[17] , clk_mon_sample|ctr[17], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~69 , clk_mon_sample|Add0~69, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[18] , clk_mon_sample|ctr[18], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~73 , clk_mon_sample|Add0~73, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[19] , clk_mon_sample|ctr[19], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~77 , clk_mon_sample|Add0~77, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[20] , clk_mon_sample|ctr[20], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~81 , clk_mon_sample|Add0~81, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[21] , clk_mon_sample|ctr[21], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~85 , clk_mon_sample|Add0~85, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[22] , clk_mon_sample|ctr[22], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~89 , clk_mon_sample|Add0~89, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[23] , clk_mon_sample|ctr[23], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~93 , clk_mon_sample|Add0~93, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[24] , clk_mon_sample|ctr[24], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~97 , clk_mon_sample|Add0~97, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[25] , clk_mon_sample|ctr[25], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~101 , clk_mon_sample|Add0~101, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[26] , clk_mon_sample|ctr[26], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[26]~feeder , clk_mon_sample|ctr_hold[26]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_req[2] , clk_mon_sample|buf_req[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_ack[0] , clk_mon_sample|buf_ack[0], logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_ack[1] , clk_mon_sample|buf_ack[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_ack[2] , clk_mon_sample|buf_ack[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~5 , clk_mon_sample|Add2~5, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[0]~DUPLICATE , clk_mon_sample|ref_ctr[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~1 , clk_mon_sample|Add2~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[1] , clk_mon_sample|ref_ctr[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~9 , clk_mon_sample|Add2~9, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[2] , clk_mon_sample|ref_ctr[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~13 , clk_mon_sample|Add2~13, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[3] , clk_mon_sample|ref_ctr[3], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~17 , clk_mon_sample|Add2~17, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[4]~DUPLICATE , clk_mon_sample|ref_ctr[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~21 , clk_mon_sample|Add2~21, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[5] , clk_mon_sample|ref_ctr[5], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~29 , clk_mon_sample|Add2~29, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[6]~DUPLICATE , clk_mon_sample|ref_ctr[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~25 , clk_mon_sample|Add2~25, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[7] , clk_mon_sample|ref_ctr[7], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~33 , clk_mon_sample|Add2~33, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[8] , clk_mon_sample|ref_ctr[8], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~37 , clk_mon_sample|Add2~37, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[9] , clk_mon_sample|ref_ctr[9], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~41 , clk_mon_sample|Add2~41, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[10] , clk_mon_sample|ref_ctr[10], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~45 , clk_mon_sample|Add2~45, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[11] , clk_mon_sample|ref_ctr[11], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~53 , clk_mon_sample|Add2~53, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[12] , clk_mon_sample|ref_ctr[12], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~49 , clk_mon_sample|Add2~49, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[13] , clk_mon_sample|ref_ctr[13], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~57 , clk_mon_sample|Add2~57, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[14] , clk_mon_sample|ref_ctr[14], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~61 , clk_mon_sample|Add2~61, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[15] , clk_mon_sample|ref_ctr[15], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~65 , clk_mon_sample|Add2~65, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[16] , clk_mon_sample|ref_ctr[16], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~69 , clk_mon_sample|Add2~69, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[17] , clk_mon_sample|ref_ctr[17], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~77 , clk_mon_sample|Add2~77, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[18] , clk_mon_sample|ref_ctr[18], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~73 , clk_mon_sample|Add2~73, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[19] , clk_mon_sample|ref_ctr[19], logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~3 , clk_mon_sample|Equal0~3, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~105 , clk_mon_sample|Add2~105, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[20] , clk_mon_sample|ref_ctr[20], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~109 , clk_mon_sample|Add2~109, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[21] , clk_mon_sample|ref_ctr[21], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~113 , clk_mon_sample|Add2~113, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[22] , clk_mon_sample|ref_ctr[22], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~117 , clk_mon_sample|Add2~117, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[23]~DUPLICATE , clk_mon_sample|ref_ctr[23]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~125 , clk_mon_sample|Add2~125, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[24] , clk_mon_sample|ref_ctr[24], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~121 , clk_mon_sample|Add2~121, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[25] , clk_mon_sample|ref_ctr[25], logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[23] , clk_mon_sample|ref_ctr[23], logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~5 , clk_mon_sample|Equal0~5, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~81 , clk_mon_sample|Add2~81, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[26] , clk_mon_sample|ref_ctr[26], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~85 , clk_mon_sample|Add2~85, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[27] , clk_mon_sample|ref_ctr[27], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~89 , clk_mon_sample|Add2~89, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[28] , clk_mon_sample|ref_ctr[28], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~93 , clk_mon_sample|Add2~93, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[29] , clk_mon_sample|ref_ctr[29], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~101 , clk_mon_sample|Add2~101, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[30] , clk_mon_sample|ref_ctr[30], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add2~97 , clk_mon_sample|Add2~97, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[31] , clk_mon_sample|ref_ctr[31], logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~4 , clk_mon_sample|Equal0~4, logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~6 , clk_mon_sample|Equal0~6, logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~2 , clk_mon_sample|Equal0~2, logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~7 , clk_mon_sample|Equal0~7, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[6] , clk_mon_sample|ref_ctr[6], logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[4] , clk_mon_sample|ref_ctr[4], logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~1 , clk_mon_sample|Equal0~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|ref_ctr[0] , clk_mon_sample|ref_ctr[0], logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~0 , clk_mon_sample|Equal0~0, logic_analyzer, 1
instance = comp, \clk_mon_sample|Equal0~8 , clk_mon_sample|Equal0~8, logic_analyzer, 1
instance = comp, \clk_mon_sample|req~0 , clk_mon_sample|req~0, logic_analyzer, 1
instance = comp, \clk_mon_sample|req , clk_mon_sample|req, logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_req[0] , clk_mon_sample|buf_req[0], logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_req[1]~feeder , clk_mon_sample|buf_req[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|buf_req[1] , clk_mon_sample|buf_req[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[26] , clk_mon_sample|ctr_hold[26], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[26]~feeder , clk_mon_sample|ctr_prev[26]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|always4~0 , clk_mon_sample|always4~0, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[26] , clk_mon_sample|ctr_prev[26], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[25]~feeder , clk_mon_sample|ctr_hold[25]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[25] , clk_mon_sample|ctr_hold[25], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[25]~feeder , clk_mon_sample|ctr_prev[25]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[25] , clk_mon_sample|ctr_prev[25], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[24]~feeder , clk_mon_sample|ctr_hold[24]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[24] , clk_mon_sample|ctr_hold[24], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[24] , clk_mon_sample|ctr_prev[24], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[23] , clk_mon_sample|ctr_hold[23], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[23]~feeder , clk_mon_sample|ctr_prev[23]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[23] , clk_mon_sample|ctr_prev[23], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[22] , clk_mon_sample|ctr_hold[22], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[22] , clk_mon_sample|ctr_prev[22], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[21] , clk_mon_sample|ctr_hold[21], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[21]~feeder , clk_mon_sample|ctr_prev[21]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[21] , clk_mon_sample|ctr_prev[21], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[20] , clk_mon_sample|ctr_hold[20], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[20] , clk_mon_sample|ctr_prev[20], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[19]~feeder , clk_mon_sample|ctr_hold[19]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[19] , clk_mon_sample|ctr_hold[19], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[19]~feeder , clk_mon_sample|ctr_prev[19]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[19] , clk_mon_sample|ctr_prev[19], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[18]~feeder , clk_mon_sample|ctr_hold[18]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[18] , clk_mon_sample|ctr_hold[18], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[18] , clk_mon_sample|ctr_prev[18], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[17]~DUPLICATE , clk_mon_sample|ctr[17]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[17] , clk_mon_sample|ctr_hold[17], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[17]~feeder , clk_mon_sample|ctr_prev[17]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[17] , clk_mon_sample|ctr_prev[17], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[16]~feeder , clk_mon_sample|ctr_hold[16]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[16] , clk_mon_sample|ctr_hold[16], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[16]~feeder , clk_mon_sample|ctr_prev[16]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[16] , clk_mon_sample|ctr_prev[16], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[15] , clk_mon_sample|ctr_hold[15], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[15] , clk_mon_sample|ctr_prev[15], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[14]~feeder , clk_mon_sample|ctr_hold[14]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[14] , clk_mon_sample|ctr_hold[14], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[14]~feeder , clk_mon_sample|ctr_prev[14]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[14] , clk_mon_sample|ctr_prev[14], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[13]~DUPLICATE , clk_mon_sample|ctr[13]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[13] , clk_mon_sample|ctr_hold[13], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[13]~feeder , clk_mon_sample|ctr_prev[13]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[13] , clk_mon_sample|ctr_prev[13], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[12]~DUPLICATE , clk_mon_sample|ctr[12]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[12] , clk_mon_sample|ctr_hold[12], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[12] , clk_mon_sample|ctr_prev[12], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[11]~feeder , clk_mon_sample|ctr_hold[11]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[11] , clk_mon_sample|ctr_hold[11], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[11] , clk_mon_sample|ctr_prev[11], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[10] , clk_mon_sample|ctr_hold[10], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[10] , clk_mon_sample|ctr_prev[10], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[9] , clk_mon_sample|ctr_hold[9], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[9]~feeder , clk_mon_sample|ctr_prev[9]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[9] , clk_mon_sample|ctr_prev[9], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[8]~feeder , clk_mon_sample|ctr_hold[8]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[8] , clk_mon_sample|ctr_hold[8], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[8] , clk_mon_sample|ctr_prev[8], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[7]~DUPLICATE , clk_mon_sample|ctr[7]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[7]~feeder , clk_mon_sample|ctr_hold[7]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[7] , clk_mon_sample|ctr_hold[7], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[7]~feeder , clk_mon_sample|ctr_prev[7]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[7] , clk_mon_sample|ctr_prev[7], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[6]~feeder , clk_mon_sample|ctr_hold[6]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[6] , clk_mon_sample|ctr_hold[6], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[6] , clk_mon_sample|ctr_prev[6], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[5]~DUPLICATE , clk_mon_sample|ctr[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[5] , clk_mon_sample|ctr_hold[5], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[5] , clk_mon_sample|ctr_prev[5], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[4]~DUPLICATE , clk_mon_sample|ctr[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[4] , clk_mon_sample|ctr_hold[4], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[4]~feeder , clk_mon_sample|ctr_prev[4]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[4] , clk_mon_sample|ctr_prev[4], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[3]~feeder , clk_mon_sample|ctr_hold[3]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[3] , clk_mon_sample|ctr_hold[3], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[3]~feeder , clk_mon_sample|ctr_prev[3]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[3] , clk_mon_sample|ctr_prev[3], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[2] , clk_mon_sample|ctr[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[2]~feeder , clk_mon_sample|ctr_hold[2]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[2] , clk_mon_sample|ctr_hold[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[2]~feeder , clk_mon_sample|ctr_prev[2]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[2] , clk_mon_sample|ctr_prev[2], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[1]~feeder , clk_mon_sample|ctr_hold[1]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[1] , clk_mon_sample|ctr_hold[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[1] , clk_mon_sample|ctr_prev[1], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[0] , clk_mon_sample|ctr_hold[0], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[0]~feeder , clk_mon_sample|ctr_prev[0]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[0] , clk_mon_sample|ctr_prev[0], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~1 , clk_mon_sample|Add1~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~5 , clk_mon_sample|Add1~5, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~9 , clk_mon_sample|Add1~9, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~13 , clk_mon_sample|Add1~13, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~17 , clk_mon_sample|Add1~17, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~21 , clk_mon_sample|Add1~21, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~25 , clk_mon_sample|Add1~25, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~29 , clk_mon_sample|Add1~29, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~33 , clk_mon_sample|Add1~33, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~37 , clk_mon_sample|Add1~37, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~41 , clk_mon_sample|Add1~41, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~45 , clk_mon_sample|Add1~45, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~49 , clk_mon_sample|Add1~49, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~53 , clk_mon_sample|Add1~53, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~57 , clk_mon_sample|Add1~57, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~61 , clk_mon_sample|Add1~61, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~65 , clk_mon_sample|Add1~65, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~69 , clk_mon_sample|Add1~69, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~73 , clk_mon_sample|Add1~73, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~77 , clk_mon_sample|Add1~77, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~81 , clk_mon_sample|Add1~81, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~85 , clk_mon_sample|Add1~85, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~89 , clk_mon_sample|Add1~89, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~93 , clk_mon_sample|Add1~93, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~97 , clk_mon_sample|Add1~97, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~101 , clk_mon_sample|Add1~101, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~105 , clk_mon_sample|Add1~105, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[31]~0 , clk_mon_sample|count[31]~0, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[31]~1 , clk_mon_sample|count[31]~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[26] , clk_mon_sample|count[26], logic_analyzer, 1
instance = comp, \mm|Equal2~11 , mm|Equal2~11, logic_analyzer, 1
instance = comp, \mm|buf_req[14][0] , mm|buf_req[14][0], logic_analyzer, 1
instance = comp, \mm|buf_req[14][1] , mm|buf_req[14][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][31]~11 , mm|buf_readdata[14][31]~11, logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][26] , mm|buf_readdata[14][26], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[26]~feeder , reg_SAMPLE_D_LIMIT[26]~feeder, logic_analyzer, 1
instance = comp, \mm|Equal2~9 , mm|Equal2~9, logic_analyzer, 1
instance = comp, \mm|buf_req[6][0] , mm|buf_req[6][0], logic_analyzer, 1
instance = comp, \mm|buf_req[6][1] , mm|buf_req[6][1], logic_analyzer, 1
instance = comp, \mm|buf_req[6][2] , mm|buf_req[6][2], logic_analyzer, 1
instance = comp, \mm|reg_write[6] , mm|reg_write[6], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[26] , reg_SAMPLE_D_LIMIT[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][14]~9 , mm|buf_readdata[6][14]~9, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][26] , mm|buf_readdata[6][26], logic_analyzer, 1
instance = comp, \mm|Mux6~2 , mm|Mux6~2, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[26] , sdram_iface|prev_hdr_addr[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][26] , mm|buf_readdata[8][26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][26]~feeder , mm|buf_readdata[4][26]~feeder, logic_analyzer, 1
instance = comp, \mm|Equal2~1 , mm|Equal2~1, logic_analyzer, 1
instance = comp, \mm|buf_req[4][0] , mm|buf_req[4][0], logic_analyzer, 1
instance = comp, \mm|buf_req[4][1] , mm|buf_req[4][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][31]~1 , mm|buf_readdata[4][31]~1, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][26] , mm|buf_readdata[4][26], logic_analyzer, 1
instance = comp, \mm|Equal2~3 , mm|Equal2~3, logic_analyzer, 1
instance = comp, \mm|buf_req[12][0] , mm|buf_req[12][0], logic_analyzer, 1
instance = comp, \mm|buf_req[12][1] , mm|buf_req[12][1], logic_analyzer, 1
instance = comp, \mm|buf_req[12][2] , mm|buf_req[12][2], logic_analyzer, 1
instance = comp, \mm|reg_write[12] , mm|reg_write[12], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[26] , reg_ADC_CONFIG_2[26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][26]~feeder , mm|buf_readdata[12][26]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][15]~3 , mm|buf_readdata[12][15]~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][26] , mm|buf_readdata[12][26], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][7]~0 , mm|buf_readdata[0][7]~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][26] , mm|buf_readdata[0][26], logic_analyzer, 1
instance = comp, \mm|Mux6~0 , mm|Mux6~0, logic_analyzer, 1
instance = comp, \mm|Mux6~4 , mm|Mux6~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[26]~27 , mm|mm_readdata[26]~27, logic_analyzer, 1
instance = comp, \mm|mm_readdata[26] , mm|mm_readdata[26], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][26] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][26], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~26 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~26, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|always0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][26] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][26], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[26]~59 , u0|mm_interconnect_0|rsp_mux_001|src_data[26]~59, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][27] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][27] , mm|buf_readdata[4][27], logic_analyzer, 1
instance = comp, \Add1~221 , Add1~221, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[59] , reg_SAMPLE_D_COUNT[59], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][27] , mm|buf_readdata[5][27], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]_NEW_REG354 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]_NEW_REG354, logic_analyzer, 1
instance = comp, \Add1~229 , Add1~229, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[60] , reg_SAMPLE_D_COUNT[60], logic_analyzer, 1
instance = comp, \Add1~237 , Add1~237, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[61] , reg_SAMPLE_D_COUNT[61], logic_analyzer, 1
instance = comp, \Add1~245 , Add1~245, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[62] , reg_SAMPLE_D_COUNT[62], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][30] , mm|buf_readdata[5][30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][30] , mm|buf_readdata[4][30], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]_NEW_REG350 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]_NEW_REG350, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]_NEW_REG346 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]_NEW_REG346, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][93] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][94] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][95] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]_NEW_REG498 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]_NEW_REG498, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]_NEW_REG494 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]_NEW_REG494, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][97] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][98] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][99] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]_NEW_REG482 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]_NEW_REG482, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][100] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]_NEW_REG478 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]_NEW_REG478, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][101] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][101], logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga_light_weight , u0|hps_0|fpga_interfaces|hps2fpga_light_weight, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[101] , u0|mm_interconnect_0|cmd_mux_002|src_data[101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]_NEW_REG476 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]_NEW_REG476, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]_NEW_REG474 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]_NEW_REG474, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]_NEW230 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]_NEW230, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][101] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][101] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[101] , u0|mm_interconnect_0|cmd_mux|src_data[101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|always0~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][101] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[101] , u0|mm_interconnect_0|rsp_mux_001|src_data[101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[100] , u0|mm_interconnect_0|cmd_mux_002|src_data[100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]_NEW_REG480 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]_NEW_REG480, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]_NEW232 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]_NEW232, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][100] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][100] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[100] , u0|mm_interconnect_0|cmd_mux|src_data[100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][100] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[100] , u0|mm_interconnect_0|rsp_mux_001|src_data[100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[99] , u0|mm_interconnect_0|cmd_mux_002|src_data[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]_NEW_REG484 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]_NEW_REG484, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]_NEW234 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99]_NEW234, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][99] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[99] , u0|mm_interconnect_0|cmd_mux|src_data[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][99] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][99] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[99] , u0|mm_interconnect_0|rsp_mux_001|src_data[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[98] , u0|mm_interconnect_0|cmd_mux_001|src_data[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][59] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][59] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|always0~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][98] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][98] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload[0] , u0|mm_interconnect_0|cmd_mux_002|src_payload[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress , u0|mm_interconnect_0|cmd_mux_002|packet_in_progress, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|update_grant~0 , u0|mm_interconnect_0|cmd_mux_002|update_grant~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[98] , u0|mm_interconnect_0|cmd_mux_002|src_data[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]_NEW_REG488 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]_NEW_REG488, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]_NEW_REG486 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]_NEW_REG486, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]_NEW236 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98]_NEW236, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][98] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[98] , u0|mm_interconnect_0|rsp_mux_001|src_data[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[97] , u0|mm_interconnect_0|cmd_mux_001|src_data[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][97]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][97]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][97] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][97] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]_NEW_REG490 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]_NEW_REG490, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[97] , u0|mm_interconnect_0|cmd_mux_002|src_data[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]_NEW_REG492 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]_NEW_REG492, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]_NEW238 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]_NEW238, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][97] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[97] , u0|mm_interconnect_0|rsp_mux_001|src_data[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[96] , u0|mm_interconnect_0|cmd_mux_002|src_data[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]_NEW_REG496 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]_NEW_REG496, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]_NEW240 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96]_NEW240, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][96] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[96] , u0|mm_interconnect_0|cmd_mux|src_data[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][96]~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][96]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][96] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[96] , u0|mm_interconnect_0|rsp_mux_001|src_data[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[95] , u0|mm_interconnect_0|cmd_mux_002|src_data[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]_NEW_REG500 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]_NEW_REG500, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]_NEW242 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95]_NEW242, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][95] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][95] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[95] , u0|mm_interconnect_0|cmd_mux|src_data[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][95] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[95] , u0|mm_interconnect_0|rsp_mux_001|src_data[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[94] , u0|mm_interconnect_0|cmd_mux_001|src_data[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][94]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][94]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][94] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[94] , u0|mm_interconnect_0|cmd_mux_002|src_data[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]_NEW_REG504 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]_NEW_REG504, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]_NEW_REG502 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]_NEW_REG502, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]_NEW244 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94]_NEW244, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][94] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][94] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[94] , u0|mm_interconnect_0|rsp_mux_001|src_data[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[93] , u0|mm_interconnect_0|cmd_mux|src_data[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][93] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]_NEW_REG506 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]_NEW_REG506, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[93] , u0|mm_interconnect_0|cmd_mux_002|src_data[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]_NEW_REG508 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]_NEW_REG508, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]_NEW246 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93]_NEW246, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][93] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][93] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[93] , u0|mm_interconnect_0|rsp_mux_001|src_data[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[92] , u0|mm_interconnect_0|cmd_mux_001|src_data[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][92] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][92]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][92]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][92] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][92] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[92] , u0|mm_interconnect_0|cmd_mux|src_data[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][92] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[92] , u0|mm_interconnect_0|rsp_mux_001|src_data[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[91] , u0|mm_interconnect_0|cmd_mux_001|src_data[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][91]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][91]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][91] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[91] , u0|mm_interconnect_0|cmd_mux|src_data[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[91] , u0|mm_interconnect_0|rsp_mux_001|src_data[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[90] , u0|mm_interconnect_0|cmd_mux_001|src_data[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[90] , u0|mm_interconnect_0|cmd_mux|src_data[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]_NEW_REG518 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]_NEW_REG518, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[90] , u0|mm_interconnect_0|cmd_mux_002|src_data[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]_NEW_REG520 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]_NEW_REG520, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]_NEW252 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[90]_NEW252, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][90] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~10 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][90] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[90] , u0|mm_interconnect_0|rsp_mux_001|src_data[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~31 , u0|mm_interconnect_0|cmd_mux_002|src_payload~31, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]_NEW_REG348 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]_NEW_REG348, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]_NEW164 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31]_NEW164, logic_analyzer, 1
instance = comp, \mm|reg_writedata[31]~feeder , mm|reg_writedata[31]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[31] , mm|reg_writedata[31], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[31] , reg_SAMPLE_D_LIMIT[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][31]~feeder , mm|buf_readdata[6][31]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][31] , mm|buf_readdata[6][31], logic_analyzer, 1
instance = comp, \Add1~253 , Add1~253, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[63] , reg_SAMPLE_D_COUNT[63], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][31]~feeder , mm|buf_readdata[5][31]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][31] , mm|buf_readdata[5][31], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[63] , reg_SAMPLE_D_LIMIT[63], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][31] , mm|buf_readdata[7][31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][31] , mm|buf_readdata[4][31], logic_analyzer, 1
instance = comp, \mm|Mux1~2 , mm|Mux1~2, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[31] , reg_ADC_CONFIG_2[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][31] , mm|buf_readdata[12][31], logic_analyzer, 1
instance = comp, \Add2~109 , Add2~109, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[27] , reg_SAMPLE_A_COUNT[27], logic_analyzer, 1
instance = comp, \Add2~113 , Add2~113, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[28] , reg_SAMPLE_A_COUNT[28], logic_analyzer, 1
instance = comp, \Add2~117 , Add2~117, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[29] , reg_SAMPLE_A_COUNT[29], logic_analyzer, 1
instance = comp, \Add2~121 , Add2~121, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[30] , reg_SAMPLE_A_COUNT[30], logic_analyzer, 1
instance = comp, \Add2~125 , Add2~125, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[31] , reg_SAMPLE_A_COUNT[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][31] , mm|buf_readdata[13][31], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~105 , clk_mon_data|Add0~105, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[27] , clk_mon_data|ctr[27], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~109 , clk_mon_data|Add0~109, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[28] , clk_mon_data|ctr[28], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~113 , clk_mon_data|Add0~113, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[29] , clk_mon_data|ctr[29], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~117 , clk_mon_data|Add0~117, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[30] , clk_mon_data|ctr[30], logic_analyzer, 1
instance = comp, \clk_mon_data|Add0~121 , clk_mon_data|Add0~121, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr[31] , clk_mon_data|ctr[31], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[31] , clk_mon_data|ctr_hold[31], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[31]~feeder , clk_mon_data|ctr_prev[31]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[31] , clk_mon_data|ctr_prev[31], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[30] , clk_mon_data|ctr_hold[30], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[30] , clk_mon_data|ctr_prev[30], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[29]~feeder , clk_mon_data|ctr_hold[29]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[29] , clk_mon_data|ctr_hold[29], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[29] , clk_mon_data|ctr_prev[29], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[28] , clk_mon_data|ctr_hold[28], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[28]~feeder , clk_mon_data|ctr_prev[28]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[28] , clk_mon_data|ctr_prev[28], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[27]~feeder , clk_mon_data|ctr_hold[27]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_hold[27] , clk_mon_data|ctr_hold[27], logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[27]~feeder , clk_mon_data|ctr_prev[27]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_data|ctr_prev[27] , clk_mon_data|ctr_prev[27], logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~109 , clk_mon_data|Add1~109, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~113 , clk_mon_data|Add1~113, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~117 , clk_mon_data|Add1~117, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~121 , clk_mon_data|Add1~121, logic_analyzer, 1
instance = comp, \clk_mon_data|Add1~125 , clk_mon_data|Add1~125, logic_analyzer, 1
instance = comp, \clk_mon_data|count[31] , clk_mon_data|count[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][31] , mm|buf_readdata[15][31], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~105 , clk_mon_sample|Add0~105, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[27] , clk_mon_sample|ctr[27], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~109 , clk_mon_sample|Add0~109, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[28] , clk_mon_sample|ctr[28], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~113 , clk_mon_sample|Add0~113, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[29] , clk_mon_sample|ctr[29], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~117 , clk_mon_sample|Add0~117, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[30] , clk_mon_sample|ctr[30], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add0~121 , clk_mon_sample|Add0~121, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr[31] , clk_mon_sample|ctr[31], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[31] , clk_mon_sample|ctr_hold[31], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[31]~feeder , clk_mon_sample|ctr_prev[31]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[31] , clk_mon_sample|ctr_prev[31], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[30] , clk_mon_sample|ctr_hold[30], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[30] , clk_mon_sample|ctr_prev[30], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[29]~feeder , clk_mon_sample|ctr_hold[29]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[29] , clk_mon_sample|ctr_hold[29], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[29]~feeder , clk_mon_sample|ctr_prev[29]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[29] , clk_mon_sample|ctr_prev[29], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[28]~feeder , clk_mon_sample|ctr_hold[28]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[28] , clk_mon_sample|ctr_hold[28], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[28]~feeder , clk_mon_sample|ctr_prev[28]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[28] , clk_mon_sample|ctr_prev[28], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[27]~feeder , clk_mon_sample|ctr_hold[27]~feeder, logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_hold[27] , clk_mon_sample|ctr_hold[27], logic_analyzer, 1
instance = comp, \clk_mon_sample|ctr_prev[27] , clk_mon_sample|ctr_prev[27], logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~109 , clk_mon_sample|Add1~109, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~113 , clk_mon_sample|Add1~113, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~117 , clk_mon_sample|Add1~117, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~121 , clk_mon_sample|Add1~121, logic_analyzer, 1
instance = comp, \clk_mon_sample|Add1~125 , clk_mon_sample|Add1~125, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[31] , clk_mon_sample|count[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][31] , mm|buf_readdata[14][31], logic_analyzer, 1
instance = comp, \mm|Mux1~3 , mm|Mux1~3, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[31]~feeder , reg_ADC_CONFIG_1[31]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[31] , reg_ADC_CONFIG_1[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][31] , mm|buf_readdata[11][31], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[31] , reg_ENTRY_LIMIT[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][31] , mm|buf_readdata[9][31], logic_analyzer, 1
instance = comp, \mm|Mux1~1 , mm|Mux1~1, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[31] , reg_TRIG_COND_MATCH[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][31]~feeder , mm|buf_readdata[2][31]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][31] , mm|buf_readdata[2][31], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved1[4] , reg_CTRL.__reserved1[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][31] , mm|buf_readdata[0][31], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[31]~feeder , reg_TRIG_COND_MASK[31]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[31] , reg_TRIG_COND_MASK[31], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][31] , mm|buf_readdata[3][31], logic_analyzer, 1
instance = comp, \mm|Mux1~0 , mm|Mux1~0, logic_analyzer, 1
instance = comp, \mm|Mux1~4 , mm|Mux1~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[31]~32 , mm|mm_readdata[31]~32, logic_analyzer, 1
instance = comp, \mm|mm_readdata[31] , mm|mm_readdata[31], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][31] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][31], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~31 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~31, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][31] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][31], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[31]~64 , u0|mm_interconnect_0|rsp_mux_001|src_data[31]~64, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~30 , u0|mm_interconnect_0|cmd_mux_002|src_payload~30, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]_NEW_REG352 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]_NEW_REG352, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]_NEW166 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30]_NEW166, logic_analyzer, 1
instance = comp, \mm|reg_writedata[30]~feeder , mm|reg_writedata[30]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[30] , mm|reg_writedata[30], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[30] , reg_SAMPLE_D_LIMIT[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][30]~feeder , mm|buf_readdata[6][30]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][30] , mm|buf_readdata[6][30], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[62] , reg_SAMPLE_D_LIMIT[62], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][30] , mm|buf_readdata[7][30], logic_analyzer, 1
instance = comp, \mm|Mux2~2 , mm|Mux2~2, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[30] , reg_ADC_CONFIG_1[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][30] , mm|buf_readdata[11][30], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[30] , reg_ENTRY_LIMIT[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][30] , mm|buf_readdata[9][30], logic_analyzer, 1
instance = comp, \mm|Mux2~1 , mm|Mux2~1, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[30]~feeder , reg_ADC_CONFIG_2[30]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[30] , reg_ADC_CONFIG_2[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][30]~feeder , mm|buf_readdata[12][30]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][30] , mm|buf_readdata[12][30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][30]~feeder , mm|buf_readdata[13][30]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][30] , mm|buf_readdata[13][30], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[30] , clk_mon_sample|count[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][30] , mm|buf_readdata[14][30], logic_analyzer, 1
instance = comp, \clk_mon_data|count[30] , clk_mon_data|count[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][30] , mm|buf_readdata[15][30], logic_analyzer, 1
instance = comp, \mm|Mux2~3 , mm|Mux2~3, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[30]~feeder , reg_TRIG_COND_MATCH[30]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[30] , reg_TRIG_COND_MATCH[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][30] , mm|buf_readdata[2][30], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved1[3] , reg_CTRL.__reserved1[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][30] , mm|buf_readdata[0][30], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[30]~feeder , reg_TRIG_COND_MASK[30]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[30] , reg_TRIG_COND_MASK[30], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][30]~feeder , mm|buf_readdata[3][30]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][30] , mm|buf_readdata[3][30], logic_analyzer, 1
instance = comp, \mm|Mux2~0 , mm|Mux2~0, logic_analyzer, 1
instance = comp, \mm|Mux2~4 , mm|Mux2~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[30]~31 , mm|mm_readdata[30]~31, logic_analyzer, 1
instance = comp, \mm|mm_readdata[30] , mm|mm_readdata[30], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][30] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][30], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~30 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~30, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][30] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][30], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[30]~63 , u0|mm_interconnect_0|rsp_mux_001|src_data[30]~63, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~29 , u0|mm_interconnect_0|cmd_mux_002|src_payload~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]_NEW_REG356 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]_NEW_REG356, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]_NEW168 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29]_NEW168, logic_analyzer, 1
instance = comp, \mm|reg_writedata[29]~feeder , mm|reg_writedata[29]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[29] , mm|reg_writedata[29], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[29]~feeder , reg_TRIG_COND_MASK[29]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[29] , reg_TRIG_COND_MASK[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][29]~feeder , mm|buf_readdata[3][29]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][29] , mm|buf_readdata[3][29], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved1[2]~feeder , reg_CTRL.__reserved1[2]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved1[2] , reg_CTRL.__reserved1[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][29] , mm|buf_readdata[0][29], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[29] , reg_TRIG_COND_MATCH[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][29] , mm|buf_readdata[2][29], logic_analyzer, 1
instance = comp, \mm|Mux3~0 , mm|Mux3~0, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[29]~feeder , reg_ENTRY_LIMIT[29]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[29] , reg_ENTRY_LIMIT[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][29] , mm|buf_readdata[9][29], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[29]~feeder , reg_ADC_CONFIG_1[29]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[29] , reg_ADC_CONFIG_1[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][29] , mm|buf_readdata[11][29], logic_analyzer, 1
instance = comp, \mm|Mux3~1 , mm|Mux3~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[29] , clk_mon_sample|count[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][29] , mm|buf_readdata[14][29], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[29] , reg_ADC_CONFIG_2[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][29] , mm|buf_readdata[12][29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][29] , mm|buf_readdata[13][29], logic_analyzer, 1
instance = comp, \clk_mon_data|count[29] , clk_mon_data|count[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][29] , mm|buf_readdata[15][29], logic_analyzer, 1
instance = comp, \mm|Mux3~3 , mm|Mux3~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][29] , mm|buf_readdata[4][29], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[29] , reg_SAMPLE_D_LIMIT[29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][29]~feeder , mm|buf_readdata[6][29]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][29] , mm|buf_readdata[6][29], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[61] , reg_SAMPLE_D_LIMIT[61], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][29] , mm|buf_readdata[7][29], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][29] , mm|buf_readdata[5][29], logic_analyzer, 1
instance = comp, \mm|Mux3~2 , mm|Mux3~2, logic_analyzer, 1
instance = comp, \mm|Mux3~4 , mm|Mux3~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[29]~30 , mm|mm_readdata[29]~30, logic_analyzer, 1
instance = comp, \mm|mm_readdata[29] , mm|mm_readdata[29], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][29] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][29], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~29 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][29] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][29], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[29]~62 , u0|mm_interconnect_0|rsp_mux_001|src_data[29]~62, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~28 , u0|mm_interconnect_0|cmd_mux_002|src_payload~28, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]_NEW_REG360 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]_NEW_REG360, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]_NEW_REG358 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]_NEW_REG358, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]_NEW170 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28]_NEW170, logic_analyzer, 1
instance = comp, \mm|reg_writedata[28] , mm|reg_writedata[28], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[28]~feeder , reg_TRIG_COND_MASK[28]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[28] , reg_TRIG_COND_MASK[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][28]~feeder , mm|buf_readdata[3][28]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][28] , mm|buf_readdata[3][28], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved1[1]~feeder , reg_CTRL.__reserved1[1]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved1[1] , reg_CTRL.__reserved1[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][28] , mm|buf_readdata[0][28], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[28]~feeder , reg_TRIG_COND_MATCH[28]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[28] , reg_TRIG_COND_MATCH[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][28] , mm|buf_readdata[2][28], logic_analyzer, 1
instance = comp, \mm|Mux4~0 , mm|Mux4~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][28] , mm|buf_readdata[4][28], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[28] , reg_SAMPLE_D_LIMIT[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][28]~feeder , mm|buf_readdata[6][28]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][28] , mm|buf_readdata[6][28], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[60]~feeder , reg_SAMPLE_D_LIMIT[60]~feeder, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[60] , reg_SAMPLE_D_LIMIT[60], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][28] , mm|buf_readdata[7][28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][28] , mm|buf_readdata[5][28], logic_analyzer, 1
instance = comp, \mm|Mux4~2 , mm|Mux4~2, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][28] , mm|buf_readdata[13][28], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[28] , clk_mon_sample|count[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][28]~feeder , mm|buf_readdata[14][28]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][28] , mm|buf_readdata[14][28], logic_analyzer, 1
instance = comp, \clk_mon_data|count[28] , clk_mon_data|count[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][28] , mm|buf_readdata[15][28], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[28]~feeder , reg_ADC_CONFIG_2[28]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[28] , reg_ADC_CONFIG_2[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][28]~feeder , mm|buf_readdata[12][28]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][28] , mm|buf_readdata[12][28], logic_analyzer, 1
instance = comp, \mm|Mux4~3 , mm|Mux4~3, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[28]~feeder , reg_ADC_CONFIG_1[28]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[28] , reg_ADC_CONFIG_1[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][28] , mm|buf_readdata[11][28], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[28]~feeder , reg_ENTRY_LIMIT[28]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[28] , reg_ENTRY_LIMIT[28], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][28] , mm|buf_readdata[9][28], logic_analyzer, 1
instance = comp, \mm|Mux4~1 , mm|Mux4~1, logic_analyzer, 1
instance = comp, \mm|Mux4~4 , mm|Mux4~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[28]~29 , mm|mm_readdata[28]~29, logic_analyzer, 1
instance = comp, \mm|mm_readdata[28] , mm|mm_readdata[28], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][28] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][28], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~28 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~28, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][28] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][28], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[28]~61 , u0|mm_interconnect_0|rsp_mux_001|src_data[28]~61, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~27 , u0|mm_interconnect_0|cmd_mux_002|src_payload~27, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]_NEW_REG364 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]_NEW_REG364, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]_NEW_REG362 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]_NEW_REG362, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]_NEW172 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27]_NEW172, logic_analyzer, 1
instance = comp, \mm|reg_writedata[27]~feeder , mm|reg_writedata[27]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[27] , mm|reg_writedata[27], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[27] , reg_SAMPLE_D_LIMIT[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][27]~feeder , mm|buf_readdata[6][27]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][27] , mm|buf_readdata[6][27], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[59] , reg_SAMPLE_D_LIMIT[59], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][27] , mm|buf_readdata[7][27], logic_analyzer, 1
instance = comp, \mm|Mux5~2 , mm|Mux5~2, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[27]~feeder , reg_ADC_CONFIG_2[27]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[27] , reg_ADC_CONFIG_2[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][27] , mm|buf_readdata[12][27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][27] , mm|buf_readdata[13][27], logic_analyzer, 1
instance = comp, \clk_mon_data|count[27] , clk_mon_data|count[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][27] , mm|buf_readdata[15][27], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[27] , clk_mon_sample|count[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][27] , mm|buf_readdata[14][27], logic_analyzer, 1
instance = comp, \mm|Mux5~3 , mm|Mux5~3, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[27] , reg_TRIG_COND_MATCH[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][27] , mm|buf_readdata[2][27], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved1[0]~feeder , reg_CTRL.__reserved1[0]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved1[0] , reg_CTRL.__reserved1[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][27] , mm|buf_readdata[0][27], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[27] , reg_TRIG_COND_MASK[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][27]~feeder , mm|buf_readdata[3][27]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][27] , mm|buf_readdata[3][27], logic_analyzer, 1
instance = comp, \mm|Mux5~0 , mm|Mux5~0, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[27]~feeder , reg_ADC_CONFIG_1[27]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[27] , reg_ADC_CONFIG_1[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][27] , mm|buf_readdata[11][27], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[27]~feeder , reg_ENTRY_LIMIT[27]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[27] , reg_ENTRY_LIMIT[27], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][27] , mm|buf_readdata[9][27], logic_analyzer, 1
instance = comp, \mm|Mux5~1 , mm|Mux5~1, logic_analyzer, 1
instance = comp, \mm|Mux5~4 , mm|Mux5~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[27]~28 , mm|mm_readdata[27]~28, logic_analyzer, 1
instance = comp, \mm|mm_readdata[27] , mm|mm_readdata[27], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~27 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~27, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][27] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][27], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[27]~60 , u0|mm_interconnect_0|rsp_mux_001|src_data[27]~60, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~25 , u0|mm_interconnect_0|cmd_mux_002|src_payload~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]_NEW_REG372 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]_NEW_REG372, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]_NEW176 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25]_NEW176, logic_analyzer, 1
instance = comp, \mm|reg_writedata[25] , mm|reg_writedata[25], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[25]~feeder , reg_TRIG_COND_MATCH[25]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[25] , reg_TRIG_COND_MATCH[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][25]~feeder , mm|buf_readdata[2][25]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][25] , mm|buf_readdata[2][25], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[25] , sdram_iface|trig_addr[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][25] , mm|buf_readdata[10][25], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[25] , reg_SAMPLE_D_LIMIT[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][25]~feeder , mm|buf_readdata[6][25]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][25] , mm|buf_readdata[6][25], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[25] , clk_mon_sample|count[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][25] , mm|buf_readdata[14][25], logic_analyzer, 1
instance = comp, \mm|Mux7~2 , mm|Mux7~2, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[57] , reg_SAMPLE_D_LIMIT[57], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][25]~feeder , mm|buf_readdata[7][25]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][25] , mm|buf_readdata[7][25], logic_analyzer, 1
instance = comp, \clk_mon_data|count[25] , clk_mon_data|count[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][25] , mm|buf_readdata[15][25], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[25]~feeder , reg_ADC_CONFIG_1[25]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[25] , reg_ADC_CONFIG_1[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][25] , mm|buf_readdata[11][25], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[25]~feeder , reg_TRIG_COND_MASK[25]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[25] , reg_TRIG_COND_MASK[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][25] , mm|buf_readdata[3][25], logic_analyzer, 1
instance = comp, \mm|Mux7~3 , mm|Mux7~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][25] , mm|buf_readdata[5][25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][25] , mm|buf_readdata[13][25], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[25]~feeder , reg_ENTRY_LIMIT[25]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[25] , reg_ENTRY_LIMIT[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][25]~feeder , mm|buf_readdata[9][25]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][25] , mm|buf_readdata[9][25], logic_analyzer, 1
instance = comp, \mm|Mux7~1 , mm|Mux7~1, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[25] , sdram_iface|prev_hdr_addr[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][25]~feeder , mm|buf_readdata[8][25]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][25] , mm|buf_readdata[8][25], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[25]~feeder , reg_ADC_CONFIG_2[25]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[25] , reg_ADC_CONFIG_2[25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][25] , mm|buf_readdata[12][25], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][25] , mm|buf_readdata[4][25], logic_analyzer, 1
instance = comp, \reg_CTRL.trig_mode[1] , reg_CTRL.trig_mode[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][25] , mm|buf_readdata[0][25], logic_analyzer, 1
instance = comp, \mm|Mux7~0 , mm|Mux7~0, logic_analyzer, 1
instance = comp, \mm|Mux7~4 , mm|Mux7~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[25]~26 , mm|mm_readdata[25]~26, logic_analyzer, 1
instance = comp, \mm|mm_readdata[25] , mm|mm_readdata[25], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~25 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][25] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][25], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[25]~58 , u0|mm_interconnect_0|rsp_mux_001|src_data[25]~58, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~24 , u0|mm_interconnect_0|cmd_mux_002|src_payload~24, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]_NEW_REG376 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]_NEW_REG376, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]_NEW178 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24]_NEW178, logic_analyzer, 1
instance = comp, \mm|reg_writedata[24]~feeder , mm|reg_writedata[24]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[24] , mm|reg_writedata[24], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[24]~feeder , reg_ADC_CONFIG_2[24]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[24] , reg_ADC_CONFIG_2[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][24] , mm|buf_readdata[12][24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][24] , mm|buf_readdata[4][24], logic_analyzer, 1
instance = comp, \reg_CTRL.trig_mode[0]~feeder , reg_CTRL.trig_mode[0]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.trig_mode[0] , reg_CTRL.trig_mode[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][24] , mm|buf_readdata[0][24], logic_analyzer, 1
instance = comp, \mm|Mux8~0 , mm|Mux8~0, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[24]~feeder , reg_ADC_CONFIG_1[24]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[24] , reg_ADC_CONFIG_1[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][24] , mm|buf_readdata[11][24], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[56] , reg_SAMPLE_D_LIMIT[56], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][24] , mm|buf_readdata[7][24], logic_analyzer, 1
instance = comp, \clk_mon_data|count[24] , clk_mon_data|count[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][24] , mm|buf_readdata[15][24], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[24]~feeder , reg_TRIG_COND_MASK[24]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[24] , reg_TRIG_COND_MASK[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][24]~feeder , mm|buf_readdata[3][24]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][24] , mm|buf_readdata[3][24], logic_analyzer, 1
instance = comp, \mm|Mux8~3 , mm|Mux8~3, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[24]~feeder , reg_SAMPLE_D_LIMIT[24]~feeder, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[24] , reg_SAMPLE_D_LIMIT[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][24] , mm|buf_readdata[6][24], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[24] , sdram_iface|trig_addr[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][24]~feeder , mm|buf_readdata[10][24]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][24] , mm|buf_readdata[10][24], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[24] , clk_mon_sample|count[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][24] , mm|buf_readdata[14][24], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[24]~feeder , reg_TRIG_COND_MATCH[24]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[24] , reg_TRIG_COND_MATCH[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][24]~feeder , mm|buf_readdata[2][24]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][24] , mm|buf_readdata[2][24], logic_analyzer, 1
instance = comp, \mm|Mux8~2 , mm|Mux8~2, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][24] , mm|buf_readdata[5][24], logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[24]~DUPLICATE , reg_SAMPLE_A_COUNT[24]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][24] , mm|buf_readdata[13][24], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[24] , reg_ENTRY_LIMIT[24], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][24]~feeder , mm|buf_readdata[9][24]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][24] , mm|buf_readdata[9][24], logic_analyzer, 1
instance = comp, \mm|Mux8~1 , mm|Mux8~1, logic_analyzer, 1
instance = comp, \mm|Mux8~4 , mm|Mux8~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[24]~25 , mm|mm_readdata[24]~25, logic_analyzer, 1
instance = comp, \mm|mm_readdata[24] , mm|mm_readdata[24], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][24] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][24], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~24 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~24, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][24] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][24], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[24]~57 , u0|mm_interconnect_0|rsp_mux_001|src_data[24]~57, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~26 , u0|mm_interconnect_0|cmd_mux_002|src_payload~26, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]_NEW_REG368 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]_NEW_REG368, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]_NEW174 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26]_NEW174, logic_analyzer, 1
instance = comp, \mm|reg_writedata[26]~feeder , mm|reg_writedata[26]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[26] , mm|reg_writedata[26], logic_analyzer, 1
instance = comp, \reg_CTRL.trig_mode[2] , reg_CTRL.trig_mode[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~22 , u0|mm_interconnect_0|cmd_mux_002|src_payload~22, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]_NEW_REG384 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]_NEW_REG384, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]_NEW_REG382 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]_NEW_REG382, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]_NEW182 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22]_NEW182, logic_analyzer, 1
instance = comp, \mm|reg_writedata[22]~feeder , mm|reg_writedata[22]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[22] , mm|reg_writedata[22], logic_analyzer, 1
instance = comp, \reg_CTRL.trig_channel[3]~feeder , reg_CTRL.trig_channel[3]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.trig_channel[3] , reg_CTRL.trig_channel[3], logic_analyzer, 1
instance = comp, \trig|Mux4~29 , trig|Mux4~29, logic_analyzer, 1
instance = comp, \trig|Mux4~12 , trig|Mux4~12, logic_analyzer, 1
instance = comp, \trig|Mux4~17 , trig|Mux4~17, logic_analyzer, 1
instance = comp, \trig|Mux4~0 , trig|Mux4~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~23 , u0|mm_interconnect_0|cmd_mux_002|src_payload~23, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]_NEW_REG380 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]_NEW_REG380, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]_NEW_REG378 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]_NEW_REG378, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]_NEW180 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23]_NEW180, logic_analyzer, 1
instance = comp, \mm|reg_writedata[23]~feeder , mm|reg_writedata[23]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[23] , mm|reg_writedata[23], logic_analyzer, 1
instance = comp, \reg_CTRL.trig_channel[4]~feeder , reg_CTRL.trig_channel[4]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.trig_channel[4] , reg_CTRL.trig_channel[4], logic_analyzer, 1
instance = comp, \trig|Mux4~21 , trig|Mux4~21, logic_analyzer, 1
instance = comp, \trig|Mux4~4 , trig|Mux4~4, logic_analyzer, 1
instance = comp, \trig|Mux4~25 , trig|Mux4~25, logic_analyzer, 1
instance = comp, \trig|Mux4~8 , trig|Mux4~8, logic_analyzer, 1
instance = comp, \trig|Mux4~16 , trig|Mux4~16, logic_analyzer, 1
instance = comp, \trig|Mux3~29 , trig|Mux3~29, logic_analyzer, 1
instance = comp, \trig|Mux3~12 , trig|Mux3~12, logic_analyzer, 1
instance = comp, \trig|Mux3~21 , trig|Mux3~21, logic_analyzer, 1
instance = comp, \trig|Mux3~4 , trig|Mux3~4, logic_analyzer, 1
instance = comp, \trig|Mux3~17 , trig|Mux3~17, logic_analyzer, 1
instance = comp, \trig|Mux3~0 , trig|Mux3~0, logic_analyzer, 1
instance = comp, \trig|Mux3~25 , trig|Mux3~25, logic_analyzer, 1
instance = comp, \trig|Mux3~8 , trig|Mux3~8, logic_analyzer, 1
instance = comp, \trig|Mux3~16 , trig|Mux3~16, logic_analyzer, 1
instance = comp, \trig|Mux11~0 , trig|Mux11~0, logic_analyzer, 1
instance = comp, \trig|Mux2~29 , trig|Mux2~29, logic_analyzer, 1
instance = comp, \trig|Mux2~12 , trig|Mux2~12, logic_analyzer, 1
instance = comp, \trig|Mux2~21 , trig|Mux2~21, logic_analyzer, 1
instance = comp, \trig|Mux2~4 , trig|Mux2~4, logic_analyzer, 1
instance = comp, \trig|Mux2~17 , trig|Mux2~17, logic_analyzer, 1
instance = comp, \trig|Mux2~0 , trig|Mux2~0, logic_analyzer, 1
instance = comp, \trig|Mux2~25 , trig|Mux2~25, logic_analyzer, 1
instance = comp, \trig|Mux2~8 , trig|Mux2~8, logic_analyzer, 1
instance = comp, \trig|Mux2~16 , trig|Mux2~16, logic_analyzer, 1
instance = comp, \trig|always1~0 , trig|always1~0, logic_analyzer, 1
instance = comp, \trig|Mux1~17 , trig|Mux1~17, logic_analyzer, 1
instance = comp, \trig|Mux1~0 , trig|Mux1~0, logic_analyzer, 1
instance = comp, \trig|Mux1~21 , trig|Mux1~21, logic_analyzer, 1
instance = comp, \trig|Mux1~4 , trig|Mux1~4, logic_analyzer, 1
instance = comp, \frontend|wr_states[23][1]~reg0 , frontend|wr_states[23][1]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[22][1]~reg0feeder , frontend|wr_states[22][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[22][1]~reg0 , frontend|wr_states[22][1]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[21][1]~reg0 , frontend|wr_states[21][1]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[18][1]~reg0feeder , frontend|wr_states[18][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[18][1]~reg0 , frontend|wr_states[18][1]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[19][1]~reg0 , frontend|wr_states[19][1]~reg0, logic_analyzer, 1
instance = comp, \trig|Mux1~25 , trig|Mux1~25, logic_analyzer, 1
instance = comp, \frontend|wr_states[20][1]~reg0feeder , frontend|wr_states[20][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[20][1]~reg0 , frontend|wr_states[20][1]~reg0, logic_analyzer, 1
instance = comp, \trig|Mux1~8 , trig|Mux1~8, logic_analyzer, 1
instance = comp, \frontend|wr_states[31][1]~reg0feeder , frontend|wr_states[31][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[31][1]~reg0 , frontend|wr_states[31][1]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[26][1]~reg0feeder , frontend|wr_states[26][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[26][1]~reg0 , frontend|wr_states[26][1]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[25][1]~reg0feeder , frontend|wr_states[25][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[25][1]~reg0 , frontend|wr_states[25][1]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[27][1]~reg0feeder , frontend|wr_states[27][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[27][1]~reg0 , frontend|wr_states[27][1]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[24][1]~reg0 , frontend|wr_states[24][1]~reg0, logic_analyzer, 1
instance = comp, \trig|Mux1~29 , trig|Mux1~29, logic_analyzer, 1
instance = comp, \frontend|wr_states[30][1]~reg0feeder , frontend|wr_states[30][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[30][1]~reg0 , frontend|wr_states[30][1]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[29][1]~reg0 , frontend|wr_states[29][1]~reg0, logic_analyzer, 1
instance = comp, \frontend|wr_states[28][1]~reg0feeder , frontend|wr_states[28][1]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[28][1]~reg0 , frontend|wr_states[28][1]~reg0, logic_analyzer, 1
instance = comp, \trig|Mux1~12 , trig|Mux1~12, logic_analyzer, 1
instance = comp, \trig|Mux1~16 , trig|Mux1~16, logic_analyzer, 1
instance = comp, \trig|Mux0~21 , trig|Mux0~21, logic_analyzer, 1
instance = comp, \trig|Mux0~4 , trig|Mux0~4, logic_analyzer, 1
instance = comp, \trig|Mux0~17 , trig|Mux0~17, logic_analyzer, 1
instance = comp, \trig|Mux0~0 , trig|Mux0~0, logic_analyzer, 1
instance = comp, \trig|Mux0~25 , trig|Mux0~25, logic_analyzer, 1
instance = comp, \trig|Mux0~8 , trig|Mux0~8, logic_analyzer, 1
instance = comp, \trig|Mux0~29 , trig|Mux0~29, logic_analyzer, 1
instance = comp, \trig|Mux0~12 , trig|Mux0~12, logic_analyzer, 1
instance = comp, \trig|Mux0~16 , trig|Mux0~16, logic_analyzer, 1
instance = comp, \trig|trig_pos~2 , trig|trig_pos~2, logic_analyzer, 1
instance = comp, \trig|Mux6~21 , trig|Mux6~21, logic_analyzer, 1
instance = comp, \trig|Mux6~4 , trig|Mux6~4, logic_analyzer, 1
instance = comp, \trig|Mux6~29 , trig|Mux6~29, logic_analyzer, 1
instance = comp, \trig|Mux6~12 , trig|Mux6~12, logic_analyzer, 1
instance = comp, \trig|Mux6~17 , trig|Mux6~17, logic_analyzer, 1
instance = comp, \trig|Mux6~0 , trig|Mux6~0, logic_analyzer, 1
instance = comp, \trig|Mux6~25 , trig|Mux6~25, logic_analyzer, 1
instance = comp, \trig|Mux6~8 , trig|Mux6~8, logic_analyzer, 1
instance = comp, \trig|Mux6~16 , trig|Mux6~16, logic_analyzer, 1
instance = comp, \trig|trig_pos~3 , trig|trig_pos~3, logic_analyzer, 1
instance = comp, \trig|trig_pos~0 , trig|trig_pos~0, logic_analyzer, 1
instance = comp, \trig|trig_pos~4 , trig|trig_pos~4, logic_analyzer, 1
instance = comp, \trig|trig_pos[0] , trig|trig_pos[0], logic_analyzer, 1
instance = comp, \channel_mapper|always0~0 , channel_mapper|always0~0, logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[0] , channel_mapper|trig_sample[0], logic_analyzer, 1
instance = comp, \trig|Mux7~29 , trig|Mux7~29, logic_analyzer, 1
instance = comp, \frontend|states[31][7]~feeder , frontend|states[31][7]~feeder, logic_analyzer, 1
instance = comp, \frontend|states[31][7] , frontend|states[31][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[31][7]~reg0 , frontend|wr_states[31][7]~reg0, logic_analyzer, 1
instance = comp, \frontend|states[30][7] , frontend|states[30][7], logic_analyzer, 1
instance = comp, \frontend|wr_states[30][7]~reg0feeder , frontend|wr_states[30][7]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[30][7]~reg0 , frontend|wr_states[30][7]~reg0, logic_analyzer, 1
instance = comp, \trig|Mux7~12 , trig|Mux7~12, logic_analyzer, 1
instance = comp, \trig|Mux7~25 , trig|Mux7~25, logic_analyzer, 1
instance = comp, \trig|Mux7~8 , trig|Mux7~8, logic_analyzer, 1
instance = comp, \trig|Mux7~17 , trig|Mux7~17, logic_analyzer, 1
instance = comp, \trig|Mux7~0 , trig|Mux7~0, logic_analyzer, 1
instance = comp, \reg_CTRL.trig_channel[0] , reg_CTRL.trig_channel[0], logic_analyzer, 1
instance = comp, \trig|Mux7~21 , trig|Mux7~21, logic_analyzer, 1
instance = comp, \trig|Mux7~4 , trig|Mux7~4, logic_analyzer, 1
instance = comp, \trig|Mux7~16 , trig|Mux7~16, logic_analyzer, 1
instance = comp, \trig|Mux14~0 , trig|Mux14~0, logic_analyzer, 1
instance = comp, \trig|trig_pos~5 , trig|trig_pos~5, logic_analyzer, 1
instance = comp, \trig|trig_pos[1] , trig|trig_pos[1], logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[1]~feeder , channel_mapper|trig_sample[1]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[1] , channel_mapper|trig_sample[1], logic_analyzer, 1
instance = comp, \trig|trig_pos~6 , trig|trig_pos~6, logic_analyzer, 1
instance = comp, \trig|trig_pos[2] , trig|trig_pos[2], logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[2] , channel_mapper|trig_sample[2], logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[3]~0 , channel_mapper|trig_sample[3]~0, logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[3] , channel_mapper|trig_sample[3], logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[4] , channel_mapper|trig_sample[4], logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[5]~feeder , channel_mapper|trig_sample[5]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[5] , channel_mapper|trig_sample[5], logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[6] , channel_mapper|trig_sample[6], logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[7]~feeder , channel_mapper|trig_sample[7]~feeder, logic_analyzer, 1
instance = comp, \channel_mapper|trig_sample[7] , channel_mapper|trig_sample[7], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a47 , sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a47, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~51 , sdram_iface|sdram_writedata~51, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[47] , sdram_iface|sdram_writedata[47], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~52 , sdram_iface|sdram_writedata~52, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[48] , sdram_iface|sdram_writedata[48], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~53 , sdram_iface|sdram_writedata~53, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[49] , sdram_iface|sdram_writedata[49], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~54 , sdram_iface|sdram_writedata~54, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[50] , sdram_iface|sdram_writedata[50], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~55 , sdram_iface|sdram_writedata~55, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[51] , sdram_iface|sdram_writedata[51], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~56 , sdram_iface|sdram_writedata~56, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[52] , sdram_iface|sdram_writedata[52], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~57 , sdram_iface|sdram_writedata~57, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[53] , sdram_iface|sdram_writedata[53], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~58 , sdram_iface|sdram_writedata~58, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[54] , sdram_iface|sdram_writedata[54], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~59 , sdram_iface|sdram_writedata~59, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[55] , sdram_iface|sdram_writedata[55], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~60 , sdram_iface|sdram_writedata~60, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[56] , sdram_iface|sdram_writedata[56], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~61 , sdram_iface|sdram_writedata~61, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[57] , sdram_iface|sdram_writedata[57], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~62 , sdram_iface|sdram_writedata~62, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[58] , sdram_iface|sdram_writedata[58], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~63 , sdram_iface|sdram_writedata~63, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[59] , sdram_iface|sdram_writedata[59], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~64 , sdram_iface|sdram_writedata~64, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[60] , sdram_iface|sdram_writedata[60], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~65 , sdram_iface|sdram_writedata~65, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[61] , sdram_iface|sdram_writedata[61], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~66 , sdram_iface|sdram_writedata~66, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[62] , sdram_iface|sdram_writedata[62], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~67 , sdram_iface|sdram_writedata~67, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[63] , sdram_iface|sdram_writedata[63], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~68 , sdram_iface|sdram_writedata~68, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[64] , sdram_iface|sdram_writedata[64], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~69 , sdram_iface|sdram_writedata~69, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[65] , sdram_iface|sdram_writedata[65], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~70 , sdram_iface|sdram_writedata~70, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[66] , sdram_iface|sdram_writedata[66], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~71 , sdram_iface|sdram_writedata~71, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[67] , sdram_iface|sdram_writedata[67], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~72 , sdram_iface|sdram_writedata~72, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[68] , sdram_iface|sdram_writedata[68], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~73 , sdram_iface|sdram_writedata~73, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[69] , sdram_iface|sdram_writedata[69], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~74 , sdram_iface|sdram_writedata~74, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[70] , sdram_iface|sdram_writedata[70], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~75 , sdram_iface|sdram_writedata~75, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[71] , sdram_iface|sdram_writedata[71], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~76 , sdram_iface|sdram_writedata~76, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[72] , sdram_iface|sdram_writedata[72], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~77 , sdram_iface|sdram_writedata~77, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[73] , sdram_iface|sdram_writedata[73], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~78 , sdram_iface|sdram_writedata~78, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[74] , sdram_iface|sdram_writedata[74], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~79 , sdram_iface|sdram_writedata~79, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[75] , sdram_iface|sdram_writedata[75], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~80 , sdram_iface|sdram_writedata~80, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[76] , sdram_iface|sdram_writedata[76], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~81 , sdram_iface|sdram_writedata~81, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[77] , sdram_iface|sdram_writedata[77], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~82 , sdram_iface|sdram_writedata~82, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[78] , sdram_iface|sdram_writedata[78], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~83 , sdram_iface|sdram_writedata~83, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[79] , sdram_iface|sdram_writedata[79], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~84 , sdram_iface|sdram_writedata~84, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[80] , sdram_iface|sdram_writedata[80], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~85 , sdram_iface|sdram_writedata~85, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[81] , sdram_iface|sdram_writedata[81], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~86 , sdram_iface|sdram_writedata~86, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[82] , sdram_iface|sdram_writedata[82], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~87 , sdram_iface|sdram_writedata~87, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[83] , sdram_iface|sdram_writedata[83], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~88 , sdram_iface|sdram_writedata~88, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[84] , sdram_iface|sdram_writedata[84], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~89 , sdram_iface|sdram_writedata~89, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[85] , sdram_iface|sdram_writedata[85], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~90 , sdram_iface|sdram_writedata~90, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[86] , sdram_iface|sdram_writedata[86], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~91 , sdram_iface|sdram_writedata~91, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[87] , sdram_iface|sdram_writedata[87], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~92 , sdram_iface|sdram_writedata~92, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[88] , sdram_iface|sdram_writedata[88], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~93 , sdram_iface|sdram_writedata~93, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[89] , sdram_iface|sdram_writedata[89], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~94 , sdram_iface|sdram_writedata~94, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[90] , sdram_iface|sdram_writedata[90], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~95 , sdram_iface|sdram_writedata~95, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[91] , sdram_iface|sdram_writedata[91], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~96 , sdram_iface|sdram_writedata~96, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[92] , sdram_iface|sdram_writedata[92], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~97 , sdram_iface|sdram_writedata~97, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[93] , sdram_iface|sdram_writedata[93], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~98 , sdram_iface|sdram_writedata~98, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[94] , sdram_iface|sdram_writedata[94], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~99 , sdram_iface|sdram_writedata~99, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[95] , sdram_iface|sdram_writedata[95], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~100 , sdram_iface|sdram_writedata~100, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[96] , sdram_iface|sdram_writedata[96], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~101 , sdram_iface|sdram_writedata~101, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[97] , sdram_iface|sdram_writedata[97], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~102 , sdram_iface|sdram_writedata~102, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[98] , sdram_iface|sdram_writedata[98], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~103 , sdram_iface|sdram_writedata~103, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[99] , sdram_iface|sdram_writedata[99], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~104 , sdram_iface|sdram_writedata~104, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[100] , sdram_iface|sdram_writedata[100], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~105 , sdram_iface|sdram_writedata~105, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[101] , sdram_iface|sdram_writedata[101], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~106 , sdram_iface|sdram_writedata~106, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[102] , sdram_iface|sdram_writedata[102], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~107 , sdram_iface|sdram_writedata~107, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[103] , sdram_iface|sdram_writedata[103], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~108 , sdram_iface|sdram_writedata~108, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[104] , sdram_iface|sdram_writedata[104], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~109 , sdram_iface|sdram_writedata~109, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[105] , sdram_iface|sdram_writedata[105], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~110 , sdram_iface|sdram_writedata~110, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[106] , sdram_iface|sdram_writedata[106], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~111 , sdram_iface|sdram_writedata~111, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[107] , sdram_iface|sdram_writedata[107], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~112 , sdram_iface|sdram_writedata~112, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[108] , sdram_iface|sdram_writedata[108], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~113 , sdram_iface|sdram_writedata~113, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[109] , sdram_iface|sdram_writedata[109], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~114 , sdram_iface|sdram_writedata~114, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[110] , sdram_iface|sdram_writedata[110], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~115 , sdram_iface|sdram_writedata~115, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[111] , sdram_iface|sdram_writedata[111], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~116 , sdram_iface|sdram_writedata~116, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[112] , sdram_iface|sdram_writedata[112], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~117 , sdram_iface|sdram_writedata~117, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[113] , sdram_iface|sdram_writedata[113], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~118 , sdram_iface|sdram_writedata~118, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[114] , sdram_iface|sdram_writedata[114], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~119 , sdram_iface|sdram_writedata~119, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[115] , sdram_iface|sdram_writedata[115], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~120 , sdram_iface|sdram_writedata~120, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[116] , sdram_iface|sdram_writedata[116], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~121 , sdram_iface|sdram_writedata~121, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[117] , sdram_iface|sdram_writedata[117], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~122 , sdram_iface|sdram_writedata~122, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[118] , sdram_iface|sdram_writedata[118], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~123 , sdram_iface|sdram_writedata~123, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[119] , sdram_iface|sdram_writedata[119], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~124 , sdram_iface|sdram_writedata~124, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[120] , sdram_iface|sdram_writedata[120], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~125 , sdram_iface|sdram_writedata~125, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[121] , sdram_iface|sdram_writedata[121], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~126 , sdram_iface|sdram_writedata~126, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[122] , sdram_iface|sdram_writedata[122], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~127 , sdram_iface|sdram_writedata~127, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[123] , sdram_iface|sdram_writedata[123], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~128 , sdram_iface|sdram_writedata~128, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[124] , sdram_iface|sdram_writedata[124], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~129 , sdram_iface|sdram_writedata~129, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[125] , sdram_iface|sdram_writedata[125], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~130 , sdram_iface|sdram_writedata~130, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[126] , sdram_iface|sdram_writedata[126], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~131 , sdram_iface|sdram_writedata~131, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[127] , sdram_iface|sdram_writedata[127], logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~3 , sdram_iface|prev_repeat_cnt~3, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~36 , sdram_iface|prev_repeat_cnt~36, logic_analyzer, 1
instance = comp, \channel_mapper|Mux46~0 , channel_mapper|Mux46~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux62~0 , channel_mapper|Mux62~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux94~0 , channel_mapper|Mux94~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux110~0 , channel_mapper|Mux110~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux110~1 , channel_mapper|Mux110~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[145] , channel_mapper|out_data[145], logic_analyzer, 1
instance = comp, \channel_mapper|Mux102~0 , channel_mapper|Mux102~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux102~1 , channel_mapper|Mux102~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[153] , channel_mapper|out_data[153], logic_analyzer, 1
instance = comp, \channel_mapper|Mux94~1 , channel_mapper|Mux94~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[161] , channel_mapper|out_data[161], logic_analyzer, 1
instance = comp, \channel_mapper|Mux70~0 , channel_mapper|Mux70~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux86~0 , channel_mapper|Mux86~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux86~1 , channel_mapper|Mux86~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[169] , channel_mapper|out_data[169], logic_analyzer, 1
instance = comp, \channel_mapper|Mux78~0 , channel_mapper|Mux78~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux78~1 , channel_mapper|Mux78~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[177] , channel_mapper|out_data[177], logic_analyzer, 1
instance = comp, \channel_mapper|Mux70~1 , channel_mapper|Mux70~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[185] , channel_mapper|out_data[185], logic_analyzer, 1
instance = comp, \channel_mapper|Mux62~1 , channel_mapper|Mux62~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[193] , channel_mapper|out_data[193], logic_analyzer, 1
instance = comp, \channel_mapper|Mux54~0 , channel_mapper|Mux54~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux54~1 , channel_mapper|Mux54~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[201] , channel_mapper|out_data[201], logic_analyzer, 1
instance = comp, \channel_mapper|Mux46~1 , channel_mapper|Mux46~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[209] , channel_mapper|out_data[209], logic_analyzer, 1
instance = comp, \frontend|wr_states[26][5]~reg0feeder , frontend|wr_states[26][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[26][5]~reg0 , frontend|wr_states[26][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux42~0 , channel_mapper|Mux42~0, logic_analyzer, 1
instance = comp, \frontend|states[25][5]~DUPLICATE , frontend|states[25][5]~DUPLICATE, logic_analyzer, 1
instance = comp, \frontend|wr_states[25][5]~reg0 , frontend|wr_states[25][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux50~0 , channel_mapper|Mux50~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[24][5]~reg0feeder , frontend|wr_states[24][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[24][5]~reg0 , frontend|wr_states[24][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux58~0 , channel_mapper|Mux58~0, logic_analyzer, 1
instance = comp, \frontend|wr_states[20][5]~reg0 , frontend|wr_states[20][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux90~0 , channel_mapper|Mux90~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux98~0 , channel_mapper|Mux98~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux98~1 , channel_mapper|Mux98~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[157] , channel_mapper|out_data[157], logic_analyzer, 1
instance = comp, \channel_mapper|Mux90~1 , channel_mapper|Mux90~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[165] , channel_mapper|out_data[165], logic_analyzer, 1
instance = comp, \channel_mapper|Mux66~0 , channel_mapper|Mux66~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux82~0 , channel_mapper|Mux82~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux82~1 , channel_mapper|Mux82~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[173] , channel_mapper|out_data[173], logic_analyzer, 1
instance = comp, \channel_mapper|Mux74~0 , channel_mapper|Mux74~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux74~1 , channel_mapper|Mux74~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[181] , channel_mapper|out_data[181], logic_analyzer, 1
instance = comp, \channel_mapper|Mux66~1 , channel_mapper|Mux66~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[189] , channel_mapper|out_data[189], logic_analyzer, 1
instance = comp, \channel_mapper|Mux58~1 , channel_mapper|Mux58~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[197] , channel_mapper|out_data[197], logic_analyzer, 1
instance = comp, \channel_mapper|Mux50~1 , channel_mapper|Mux50~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[205] , channel_mapper|out_data[205], logic_analyzer, 1
instance = comp, \channel_mapper|Mux42~1 , channel_mapper|Mux42~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[213] , channel_mapper|out_data[213], logic_analyzer, 1
instance = comp, \channel_mapper|Mux38~0 , channel_mapper|Mux38~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux38~1 , channel_mapper|Mux38~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[217] , channel_mapper|out_data[217], logic_analyzer, 1
instance = comp, \frontend|wr_states[27][5]~reg0feeder , frontend|wr_states[27][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[27][5]~reg0 , frontend|wr_states[27][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux34~0 , channel_mapper|Mux34~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux34~1 , channel_mapper|Mux34~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[221] , channel_mapper|out_data[221], logic_analyzer, 1
instance = comp, \channel_mapper|Mux30~0 , channel_mapper|Mux30~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux30~1 , channel_mapper|Mux30~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[225] , channel_mapper|out_data[225], logic_analyzer, 1
instance = comp, \frontend|wr_states[28][5]~reg0feeder , frontend|wr_states[28][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[28][5]~reg0 , frontend|wr_states[28][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux26~0 , channel_mapper|Mux26~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux26~1 , channel_mapper|Mux26~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[229] , channel_mapper|out_data[229], logic_analyzer, 1
instance = comp, \channel_mapper|Mux22~0 , channel_mapper|Mux22~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux22~1 , channel_mapper|Mux22~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[233] , channel_mapper|out_data[233], logic_analyzer, 1
instance = comp, \frontend|wr_states[29][5]~reg0feeder , frontend|wr_states[29][5]~reg0feeder, logic_analyzer, 1
instance = comp, \frontend|wr_states[29][5]~reg0 , frontend|wr_states[29][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux18~0 , channel_mapper|Mux18~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux18~1 , channel_mapper|Mux18~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[237] , channel_mapper|out_data[237], logic_analyzer, 1
instance = comp, \channel_mapper|Mux14~0 , channel_mapper|Mux14~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux14~1 , channel_mapper|Mux14~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[241] , channel_mapper|out_data[241], logic_analyzer, 1
instance = comp, \frontend|wr_states[30][5]~reg0 , frontend|wr_states[30][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux10~0 , channel_mapper|Mux10~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux10~1 , channel_mapper|Mux10~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[245] , channel_mapper|out_data[245], logic_analyzer, 1
instance = comp, \channel_mapper|Mux8~0 , channel_mapper|Mux8~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux8~1 , channel_mapper|Mux8~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[247] , channel_mapper|out_data[247], logic_analyzer, 1
instance = comp, \channel_mapper|Mux6~0 , channel_mapper|Mux6~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux6~1 , channel_mapper|Mux6~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[249] , channel_mapper|out_data[249], logic_analyzer, 1
instance = comp, \frontend|wr_states[31][5]~reg0 , frontend|wr_states[31][5]~reg0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux2~0 , channel_mapper|Mux2~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux2~1 , channel_mapper|Mux2~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[253] , channel_mapper|out_data[253], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a138 , sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a138, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data~1 , sdram_iface|prev_d_data~1, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data~0 , sdram_iface|prev_d_data~0, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[241] , sdram_iface|prev_d_data[241], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[237] , sdram_iface|prev_d_data[237], logic_analyzer, 1
instance = comp, \sdram_iface|always0~2 , sdram_iface|always0~2, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[229] , sdram_iface|prev_d_data[229], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[233] , sdram_iface|prev_d_data[233], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[225] , sdram_iface|prev_d_data[225], logic_analyzer, 1
instance = comp, \sdram_iface|always0~1 , sdram_iface|always0~1, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[249] , sdram_iface|prev_d_data[249], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[247] , sdram_iface|prev_d_data[247], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[253] , sdram_iface|prev_d_data[253], logic_analyzer, 1
instance = comp, \sdram_iface|always0~0 , sdram_iface|always0~0, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~35 , sdram_iface|prev_repeat_cnt~35, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~2 , sdram_iface|prev_repeat_cnt~2, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[0] , sdram_iface|prev_repeat_cnt[0], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~132 , sdram_iface|sdram_writedata~132, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[128] , sdram_iface|sdram_writedata[128], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~5 , sdram_iface|Add0~5, logic_analyzer, 1
instance = comp, \sdram_iface|Add0~1 , sdram_iface|Add0~1, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~0 , sdram_iface|prev_repeat_cnt~0, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[1] , sdram_iface|prev_repeat_cnt[1], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~133 , sdram_iface|sdram_writedata~133, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[129] , sdram_iface|sdram_writedata[129], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~29 , sdram_iface|Add0~29, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~9 , sdram_iface|prev_repeat_cnt~9, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[2] , sdram_iface|prev_repeat_cnt[2], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~134 , sdram_iface|sdram_writedata~134, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[130] , sdram_iface|sdram_writedata[130], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~25 , sdram_iface|Add0~25, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~8 , sdram_iface|prev_repeat_cnt~8, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[3] , sdram_iface|prev_repeat_cnt[3], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~135 , sdram_iface|sdram_writedata~135, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[131] , sdram_iface|sdram_writedata[131], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~21 , sdram_iface|Add0~21, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~7 , sdram_iface|prev_repeat_cnt~7, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[4] , sdram_iface|prev_repeat_cnt[4], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~136 , sdram_iface|sdram_writedata~136, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[132] , sdram_iface|sdram_writedata[132], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~17 , sdram_iface|Add0~17, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~6 , sdram_iface|prev_repeat_cnt~6, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[5] , sdram_iface|prev_repeat_cnt[5], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~137 , sdram_iface|sdram_writedata~137, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[133] , sdram_iface|sdram_writedata[133], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~13 , sdram_iface|Add0~13, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~5 , sdram_iface|prev_repeat_cnt~5, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[6] , sdram_iface|prev_repeat_cnt[6], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~138 , sdram_iface|sdram_writedata~138, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[134] , sdram_iface|sdram_writedata[134], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~9 , sdram_iface|Add0~9, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~4 , sdram_iface|prev_repeat_cnt~4, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[7] , sdram_iface|prev_repeat_cnt[7], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~139 , sdram_iface|sdram_writedata~139, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[135] , sdram_iface|sdram_writedata[135], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~53 , sdram_iface|Add0~53, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~15 , sdram_iface|prev_repeat_cnt~15, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[8] , sdram_iface|prev_repeat_cnt[8], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~140 , sdram_iface|sdram_writedata~140, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[136] , sdram_iface|sdram_writedata[136], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~49 , sdram_iface|Add0~49, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~14 , sdram_iface|prev_repeat_cnt~14, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[9] , sdram_iface|prev_repeat_cnt[9], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~141 , sdram_iface|sdram_writedata~141, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[137] , sdram_iface|sdram_writedata[137], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~45 , sdram_iface|Add0~45, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~13 , sdram_iface|prev_repeat_cnt~13, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[10] , sdram_iface|prev_repeat_cnt[10], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~142 , sdram_iface|sdram_writedata~142, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[138] , sdram_iface|sdram_writedata[138], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~41 , sdram_iface|Add0~41, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~12 , sdram_iface|prev_repeat_cnt~12, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[11] , sdram_iface|prev_repeat_cnt[11], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~143 , sdram_iface|sdram_writedata~143, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[139] , sdram_iface|sdram_writedata[139], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~37 , sdram_iface|Add0~37, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~11 , sdram_iface|prev_repeat_cnt~11, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[12] , sdram_iface|prev_repeat_cnt[12], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~144 , sdram_iface|sdram_writedata~144, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[140] , sdram_iface|sdram_writedata[140], logic_analyzer, 1
instance = comp, \channel_mapper|Mux0~0 , channel_mapper|Mux0~0, logic_analyzer, 1
instance = comp, \channel_mapper|Mux0~1 , channel_mapper|Mux0~1, logic_analyzer, 1
instance = comp, \channel_mapper|out_data[255] , channel_mapper|out_data[255], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a141 , sdram_iface|d_fifo|dcfifo_component|auto_generated|fifo_ram|ram_block5a141, logic_analyzer, 1
instance = comp, \sdram_iface|Add0~33 , sdram_iface|Add0~33, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~10 , sdram_iface|prev_repeat_cnt~10, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[13] , sdram_iface|prev_repeat_cnt[13], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~145 , sdram_iface|sdram_writedata~145, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[141] , sdram_iface|sdram_writedata[141], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~77 , sdram_iface|Add0~77, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~21 , sdram_iface|prev_repeat_cnt~21, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[14] , sdram_iface|prev_repeat_cnt[14], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~146 , sdram_iface|sdram_writedata~146, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[142] , sdram_iface|sdram_writedata[142], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~73 , sdram_iface|Add0~73, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~20 , sdram_iface|prev_repeat_cnt~20, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[15] , sdram_iface|prev_repeat_cnt[15], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~147 , sdram_iface|sdram_writedata~147, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[143] , sdram_iface|sdram_writedata[143], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~69 , sdram_iface|Add0~69, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~19 , sdram_iface|prev_repeat_cnt~19, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[16] , sdram_iface|prev_repeat_cnt[16], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~148 , sdram_iface|sdram_writedata~148, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[144] , sdram_iface|sdram_writedata[144], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~65 , sdram_iface|Add0~65, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~18 , sdram_iface|prev_repeat_cnt~18, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[17] , sdram_iface|prev_repeat_cnt[17], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~149 , sdram_iface|sdram_writedata~149, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[145] , sdram_iface|sdram_writedata[145], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~61 , sdram_iface|Add0~61, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~17 , sdram_iface|prev_repeat_cnt~17, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[18] , sdram_iface|prev_repeat_cnt[18], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~150 , sdram_iface|sdram_writedata~150, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[146] , sdram_iface|sdram_writedata[146], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~57 , sdram_iface|Add0~57, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~16 , sdram_iface|prev_repeat_cnt~16, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[19] , sdram_iface|prev_repeat_cnt[19], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~151 , sdram_iface|sdram_writedata~151, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[147] , sdram_iface|sdram_writedata[147], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~125 , sdram_iface|Add0~125, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~33 , sdram_iface|prev_repeat_cnt~33, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[20] , sdram_iface|prev_repeat_cnt[20], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~152 , sdram_iface|sdram_writedata~152, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[148] , sdram_iface|sdram_writedata[148], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~121 , sdram_iface|Add0~121, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~32 , sdram_iface|prev_repeat_cnt~32, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[21] , sdram_iface|prev_repeat_cnt[21], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~153 , sdram_iface|sdram_writedata~153, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[149] , sdram_iface|sdram_writedata[149], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~117 , sdram_iface|Add0~117, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~31 , sdram_iface|prev_repeat_cnt~31, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[22] , sdram_iface|prev_repeat_cnt[22], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~154 , sdram_iface|sdram_writedata~154, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[150] , sdram_iface|sdram_writedata[150], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~113 , sdram_iface|Add0~113, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~30 , sdram_iface|prev_repeat_cnt~30, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[23] , sdram_iface|prev_repeat_cnt[23], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~155 , sdram_iface|sdram_writedata~155, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[151] , sdram_iface|sdram_writedata[151], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~109 , sdram_iface|Add0~109, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~29 , sdram_iface|prev_repeat_cnt~29, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[24] , sdram_iface|prev_repeat_cnt[24], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~156 , sdram_iface|sdram_writedata~156, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[152] , sdram_iface|sdram_writedata[152], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~105 , sdram_iface|Add0~105, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~28 , sdram_iface|prev_repeat_cnt~28, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[25] , sdram_iface|prev_repeat_cnt[25], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~157 , sdram_iface|sdram_writedata~157, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[153] , sdram_iface|sdram_writedata[153], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~101 , sdram_iface|Add0~101, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~27 , sdram_iface|prev_repeat_cnt~27, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[26] , sdram_iface|prev_repeat_cnt[26], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~158 , sdram_iface|sdram_writedata~158, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[154]~feeder , sdram_iface|sdram_writedata[154]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[154] , sdram_iface|sdram_writedata[154], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~97 , sdram_iface|Add0~97, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~26 , sdram_iface|prev_repeat_cnt~26, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[27] , sdram_iface|prev_repeat_cnt[27], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~159 , sdram_iface|sdram_writedata~159, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[155] , sdram_iface|sdram_writedata[155], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~93 , sdram_iface|Add0~93, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~25 , sdram_iface|prev_repeat_cnt~25, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[28] , sdram_iface|prev_repeat_cnt[28], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~160 , sdram_iface|sdram_writedata~160, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[156] , sdram_iface|sdram_writedata[156], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~89 , sdram_iface|Add0~89, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~24 , sdram_iface|prev_repeat_cnt~24, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[29] , sdram_iface|prev_repeat_cnt[29], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~161 , sdram_iface|sdram_writedata~161, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[157] , sdram_iface|sdram_writedata[157], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~85 , sdram_iface|Add0~85, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~23 , sdram_iface|prev_repeat_cnt~23, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[30] , sdram_iface|prev_repeat_cnt[30], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~162 , sdram_iface|sdram_writedata~162, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[158] , sdram_iface|sdram_writedata[158], logic_analyzer, 1
instance = comp, \sdram_iface|Add0~81 , sdram_iface|Add0~81, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~22 , sdram_iface|prev_repeat_cnt~22, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt[31] , sdram_iface|prev_repeat_cnt[31], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~163 , sdram_iface|sdram_writedata~163, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[159] , sdram_iface|sdram_writedata[159], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~164 , sdram_iface|sdram_writedata~164, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[160] , sdram_iface|sdram_writedata[160], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~165 , sdram_iface|sdram_writedata~165, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[161] , sdram_iface|sdram_writedata[161], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~166 , sdram_iface|sdram_writedata~166, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[162] , sdram_iface|sdram_writedata[162], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~167 , sdram_iface|sdram_writedata~167, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[163] , sdram_iface|sdram_writedata[163], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~168 , sdram_iface|sdram_writedata~168, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[164] , sdram_iface|sdram_writedata[164], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~169 , sdram_iface|sdram_writedata~169, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[165] , sdram_iface|sdram_writedata[165], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~170 , sdram_iface|sdram_writedata~170, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[166] , sdram_iface|sdram_writedata[166], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~171 , sdram_iface|sdram_writedata~171, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[167] , sdram_iface|sdram_writedata[167], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~172 , sdram_iface|sdram_writedata~172, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[168] , sdram_iface|sdram_writedata[168], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~173 , sdram_iface|sdram_writedata~173, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[169] , sdram_iface|sdram_writedata[169], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~174 , sdram_iface|sdram_writedata~174, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[170] , sdram_iface|sdram_writedata[170], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~175 , sdram_iface|sdram_writedata~175, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[171] , sdram_iface|sdram_writedata[171], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~176 , sdram_iface|sdram_writedata~176, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[172] , sdram_iface|sdram_writedata[172], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~177 , sdram_iface|sdram_writedata~177, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[173] , sdram_iface|sdram_writedata[173], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~178 , sdram_iface|sdram_writedata~178, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[174] , sdram_iface|sdram_writedata[174], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~179 , sdram_iface|sdram_writedata~179, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[175] , sdram_iface|sdram_writedata[175], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~180 , sdram_iface|sdram_writedata~180, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[176] , sdram_iface|sdram_writedata[176], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~181 , sdram_iface|sdram_writedata~181, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[177] , sdram_iface|sdram_writedata[177], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~182 , sdram_iface|sdram_writedata~182, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[178] , sdram_iface|sdram_writedata[178], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~183 , sdram_iface|sdram_writedata~183, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[179] , sdram_iface|sdram_writedata[179], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~184 , sdram_iface|sdram_writedata~184, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[180] , sdram_iface|sdram_writedata[180], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~185 , sdram_iface|sdram_writedata~185, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[181] , sdram_iface|sdram_writedata[181], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~186 , sdram_iface|sdram_writedata~186, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[182] , sdram_iface|sdram_writedata[182], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~187 , sdram_iface|sdram_writedata~187, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[183] , sdram_iface|sdram_writedata[183], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~188 , sdram_iface|sdram_writedata~188, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[184] , sdram_iface|sdram_writedata[184], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~189 , sdram_iface|sdram_writedata~189, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[185] , sdram_iface|sdram_writedata[185], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~190 , sdram_iface|sdram_writedata~190, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[186] , sdram_iface|sdram_writedata[186], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~191 , sdram_iface|sdram_writedata~191, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[187] , sdram_iface|sdram_writedata[187], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~192 , sdram_iface|sdram_writedata~192, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[188] , sdram_iface|sdram_writedata[188], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~193 , sdram_iface|sdram_writedata~193, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[189] , sdram_iface|sdram_writedata[189], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~194 , sdram_iface|sdram_writedata~194, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[190] , sdram_iface|sdram_writedata[190], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~195 , sdram_iface|sdram_writedata~195, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[191] , sdram_iface|sdram_writedata[191], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~196 , sdram_iface|sdram_writedata~196, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[192] , sdram_iface|sdram_writedata[192], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~197 , sdram_iface|sdram_writedata~197, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[193] , sdram_iface|sdram_writedata[193], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~198 , sdram_iface|sdram_writedata~198, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[194] , sdram_iface|sdram_writedata[194], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~199 , sdram_iface|sdram_writedata~199, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[195] , sdram_iface|sdram_writedata[195], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~200 , sdram_iface|sdram_writedata~200, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[196] , sdram_iface|sdram_writedata[196], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~201 , sdram_iface|sdram_writedata~201, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[197] , sdram_iface|sdram_writedata[197], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~202 , sdram_iface|sdram_writedata~202, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[198] , sdram_iface|sdram_writedata[198], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~203 , sdram_iface|sdram_writedata~203, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[199] , sdram_iface|sdram_writedata[199], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~204 , sdram_iface|sdram_writedata~204, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[200] , sdram_iface|sdram_writedata[200], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~205 , sdram_iface|sdram_writedata~205, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[201] , sdram_iface|sdram_writedata[201], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~206 , sdram_iface|sdram_writedata~206, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[202] , sdram_iface|sdram_writedata[202], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~207 , sdram_iface|sdram_writedata~207, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[203] , sdram_iface|sdram_writedata[203], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~208 , sdram_iface|sdram_writedata~208, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[204] , sdram_iface|sdram_writedata[204], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~209 , sdram_iface|sdram_writedata~209, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[205] , sdram_iface|sdram_writedata[205], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~210 , sdram_iface|sdram_writedata~210, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[206] , sdram_iface|sdram_writedata[206], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~211 , sdram_iface|sdram_writedata~211, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[207] , sdram_iface|sdram_writedata[207], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~212 , sdram_iface|sdram_writedata~212, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[208] , sdram_iface|sdram_writedata[208], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~213 , sdram_iface|sdram_writedata~213, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[209] , sdram_iface|sdram_writedata[209], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~214 , sdram_iface|sdram_writedata~214, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[210] , sdram_iface|sdram_writedata[210], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~215 , sdram_iface|sdram_writedata~215, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[211] , sdram_iface|sdram_writedata[211], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~216 , sdram_iface|sdram_writedata~216, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[212] , sdram_iface|sdram_writedata[212], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~217 , sdram_iface|sdram_writedata~217, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[213] , sdram_iface|sdram_writedata[213], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~218 , sdram_iface|sdram_writedata~218, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[214] , sdram_iface|sdram_writedata[214], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~219 , sdram_iface|sdram_writedata~219, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[215] , sdram_iface|sdram_writedata[215], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~220 , sdram_iface|sdram_writedata~220, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[216] , sdram_iface|sdram_writedata[216], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~221 , sdram_iface|sdram_writedata~221, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[217] , sdram_iface|sdram_writedata[217], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~222 , sdram_iface|sdram_writedata~222, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[218] , sdram_iface|sdram_writedata[218], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~223 , sdram_iface|sdram_writedata~223, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[219] , sdram_iface|sdram_writedata[219], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~224 , sdram_iface|sdram_writedata~224, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[220] , sdram_iface|sdram_writedata[220], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~225 , sdram_iface|sdram_writedata~225, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[221] , sdram_iface|sdram_writedata[221], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~226 , sdram_iface|sdram_writedata~226, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[222] , sdram_iface|sdram_writedata[222], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~227 , sdram_iface|sdram_writedata~227, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[223] , sdram_iface|sdram_writedata[223], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[0] , sdram_iface|prev_hdr_addr[0], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~228 , sdram_iface|sdram_writedata~228, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[224] , sdram_iface|sdram_writedata[224], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[1]~feeder , sdram_iface|prev_hdr_addr[1]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[1] , sdram_iface|prev_hdr_addr[1], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~229 , sdram_iface|sdram_writedata~229, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[225] , sdram_iface|sdram_writedata[225], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[2]~feeder , sdram_iface|prev_hdr_addr[2]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[2] , sdram_iface|prev_hdr_addr[2], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~230 , sdram_iface|sdram_writedata~230, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[226] , sdram_iface|sdram_writedata[226], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[3] , sdram_iface|prev_hdr_addr[3], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~231 , sdram_iface|sdram_writedata~231, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[227] , sdram_iface|sdram_writedata[227], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[4]~feeder , sdram_iface|prev_hdr_addr[4]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[4] , sdram_iface|prev_hdr_addr[4], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~232 , sdram_iface|sdram_writedata~232, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[228] , sdram_iface|sdram_writedata[228], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[5]~feeder , sdram_iface|prev_hdr_addr[5]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[5] , sdram_iface|prev_hdr_addr[5], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~233 , sdram_iface|sdram_writedata~233, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[229] , sdram_iface|sdram_writedata[229], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[6] , sdram_iface|prev_hdr_addr[6], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~234 , sdram_iface|sdram_writedata~234, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[230] , sdram_iface|sdram_writedata[230], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~235 , sdram_iface|sdram_writedata~235, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[231] , sdram_iface|sdram_writedata[231], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[8]~feeder , sdram_iface|prev_hdr_addr[8]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[8] , sdram_iface|prev_hdr_addr[8], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~236 , sdram_iface|sdram_writedata~236, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[232] , sdram_iface|sdram_writedata[232], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[9] , sdram_iface|prev_hdr_addr[9], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~237 , sdram_iface|sdram_writedata~237, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[233] , sdram_iface|sdram_writedata[233], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[10]~feeder , sdram_iface|prev_hdr_addr[10]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[10] , sdram_iface|prev_hdr_addr[10], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~238 , sdram_iface|sdram_writedata~238, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[234] , sdram_iface|sdram_writedata[234], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[11] , sdram_iface|prev_hdr_addr[11], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~239 , sdram_iface|sdram_writedata~239, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[235] , sdram_iface|sdram_writedata[235], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[12]~feeder , sdram_iface|prev_hdr_addr[12]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[12] , sdram_iface|prev_hdr_addr[12], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~240 , sdram_iface|sdram_writedata~240, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[236] , sdram_iface|sdram_writedata[236], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[13]~feeder , sdram_iface|prev_hdr_addr[13]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[13] , sdram_iface|prev_hdr_addr[13], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~241 , sdram_iface|sdram_writedata~241, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[237] , sdram_iface|sdram_writedata[237], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[14]~feeder , sdram_iface|prev_hdr_addr[14]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[14] , sdram_iface|prev_hdr_addr[14], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~242 , sdram_iface|sdram_writedata~242, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[238] , sdram_iface|sdram_writedata[238], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[15] , sdram_iface|prev_hdr_addr[15], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~243 , sdram_iface|sdram_writedata~243, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[239] , sdram_iface|sdram_writedata[239], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[16] , sdram_iface|prev_hdr_addr[16], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~244 , sdram_iface|sdram_writedata~244, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[240] , sdram_iface|sdram_writedata[240], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[17] , sdram_iface|prev_hdr_addr[17], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~245 , sdram_iface|sdram_writedata~245, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[241] , sdram_iface|sdram_writedata[241], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[18] , sdram_iface|prev_hdr_addr[18], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~246 , sdram_iface|sdram_writedata~246, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[242] , sdram_iface|sdram_writedata[242], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[19] , sdram_iface|prev_hdr_addr[19], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~247 , sdram_iface|sdram_writedata~247, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[243] , sdram_iface|sdram_writedata[243], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[20]~feeder , sdram_iface|prev_hdr_addr[20]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[20] , sdram_iface|prev_hdr_addr[20], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~248 , sdram_iface|sdram_writedata~248, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[244] , sdram_iface|sdram_writedata[244], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[21] , sdram_iface|prev_hdr_addr[21], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~249 , sdram_iface|sdram_writedata~249, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[245] , sdram_iface|sdram_writedata[245], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[22] , sdram_iface|prev_hdr_addr[22], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~250 , sdram_iface|sdram_writedata~250, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[246] , sdram_iface|sdram_writedata[246], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~251 , sdram_iface|sdram_writedata~251, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[247] , sdram_iface|sdram_writedata[247], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~252 , sdram_iface|sdram_writedata~252, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[248] , sdram_iface|sdram_writedata[248], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~253 , sdram_iface|sdram_writedata~253, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[249] , sdram_iface|sdram_writedata[249], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~254 , sdram_iface|sdram_writedata~254, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[250] , sdram_iface|sdram_writedata[250], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[27] , sdram_iface|prev_hdr_addr[27], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~255 , sdram_iface|sdram_writedata~255, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[251] , sdram_iface|sdram_writedata[251], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[28] , sdram_iface|prev_hdr_addr[28], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~256 , sdram_iface|sdram_writedata~256, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[252] , sdram_iface|sdram_writedata[252], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[29] , sdram_iface|prev_hdr_addr[29], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~257 , sdram_iface|sdram_writedata~257, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[253] , sdram_iface|sdram_writedata[253], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[30] , sdram_iface|prev_hdr_addr[30], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~258 , sdram_iface|sdram_writedata~258, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[254] , sdram_iface|sdram_writedata[254], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[31] , sdram_iface|prev_hdr_addr[31], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~259 , sdram_iface|sdram_writedata~259, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata[255] , sdram_iface|sdram_writedata[255], logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|f2sdram , u0|hps_0|fpga_interfaces|f2sdram, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~1 , sdram_iface|prev_repeat_cnt~1, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[1] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[1], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1] , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[1], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[1], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[1], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0] , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[0], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[0], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[0], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[4] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[4], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|valid_rdreq~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|valid_rdreq~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|ram_address_b[6] , sdram_iface|a_fifo|dcfifo_component|auto_generated|ram_address_b[6], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~6, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~5, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~4, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[3] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdptr_g[3], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2] , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[2], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[2], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[2], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5] , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[5], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[5], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[5], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3] , sdram_iface|a_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[3], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[3], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[3], logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, logic_analyzer, 1
instance = comp, \sdram_iface|a_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , sdram_iface|a_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~0_RESYN1324 , sdram_iface|sdram_writedata~0_RESYN1324, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_writedata~0 , sdram_iface|sdram_writedata~0, logic_analyzer, 1
instance = comp, \sdram_iface|state~17 , sdram_iface|state~17, logic_analyzer, 1
instance = comp, \sdram_iface|state.FINI2 , sdram_iface|state.FINI2, logic_analyzer, 1
instance = comp, \sdram_iface|state~12 , sdram_iface|state~12, logic_analyzer, 1
instance = comp, \sdram_iface|sdram_write , sdram_iface|sdram_write, logic_analyzer, 1
instance = comp, \sdram_iface|prev_repeat_cnt~34 , sdram_iface|prev_repeat_cnt~34, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~3, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ram_address_b[6] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ram_address_b[6], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~2, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|_~1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|parity6, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~2 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~2, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[4] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[4], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[4], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[4], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[6], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[6], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[7] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[7], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[7], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[7], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[2], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[2], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[3], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[3], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[5], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[5], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[2] , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[2], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[18] , sdram_iface|prev_d_data[18], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[20] , sdram_iface|prev_d_data[20], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[16] , sdram_iface|prev_d_data[16], logic_analyzer, 1
instance = comp, \sdram_iface|always0~35 , sdram_iface|always0~35, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[12] , sdram_iface|prev_d_data[12], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[9]~feeder , sdram_iface|prev_d_data[9]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[9] , sdram_iface|prev_d_data[9], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[14] , sdram_iface|prev_d_data[14], logic_analyzer, 1
instance = comp, \sdram_iface|always0~37 , sdram_iface|always0~37, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[0] , sdram_iface|prev_d_data[0], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[6] , sdram_iface|prev_d_data[6], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[4] , sdram_iface|prev_d_data[4], logic_analyzer, 1
instance = comp, \sdram_iface|always0~36 , sdram_iface|always0~36, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[25] , sdram_iface|prev_d_data[25], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[30] , sdram_iface|prev_d_data[30], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[28] , sdram_iface|prev_d_data[28], logic_analyzer, 1
instance = comp, \sdram_iface|always0~34 , sdram_iface|always0~34, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[36] , sdram_iface|prev_d_data[36], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[32] , sdram_iface|prev_d_data[32], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[34]~feeder , sdram_iface|prev_d_data[34]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[34] , sdram_iface|prev_d_data[34], logic_analyzer, 1
instance = comp, \sdram_iface|always0~33 , sdram_iface|always0~33, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[42] , sdram_iface|prev_d_data[42], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[38]~feeder , sdram_iface|prev_d_data[38]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[38] , sdram_iface|prev_d_data[38], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[40] , sdram_iface|prev_d_data[40], logic_analyzer, 1
instance = comp, \sdram_iface|always0~32 , sdram_iface|always0~32, logic_analyzer, 1
instance = comp, \sdram_iface|always0~38 , sdram_iface|always0~38, logic_analyzer, 1
instance = comp, \sdram_iface|Equal1~0 , sdram_iface|Equal1~0, logic_analyzer, 1
instance = comp, \sdram_iface|Equal1~1 , sdram_iface|Equal1~1, logic_analyzer, 1
instance = comp, \sdram_iface|Equal1~3 , sdram_iface|Equal1~3, logic_analyzer, 1
instance = comp, \sdram_iface|Equal1~2 , sdram_iface|Equal1~2, logic_analyzer, 1
instance = comp, \sdram_iface|Equal1~4 , sdram_iface|Equal1~4, logic_analyzer, 1
instance = comp, \sdram_iface|Equal1~5 , sdram_iface|Equal1~5, logic_analyzer, 1
instance = comp, \sdram_iface|Equal1~6 , sdram_iface|Equal1~6, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[152] , sdram_iface|prev_d_data[152], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[154] , sdram_iface|prev_d_data[154], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[150] , sdram_iface|prev_d_data[150], logic_analyzer, 1
instance = comp, \sdram_iface|always0~14 , sdram_iface|always0~14, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[148] , sdram_iface|prev_d_data[148], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[144]~feeder , sdram_iface|prev_d_data[144]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[144] , sdram_iface|prev_d_data[144], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[146] , sdram_iface|prev_d_data[146], logic_analyzer, 1
instance = comp, \sdram_iface|always0~16 , sdram_iface|always0~16, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[142] , sdram_iface|prev_d_data[142], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[140] , sdram_iface|prev_d_data[140], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[138] , sdram_iface|prev_d_data[138], logic_analyzer, 1
instance = comp, \sdram_iface|always0~15 , sdram_iface|always0~15, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[166] , sdram_iface|prev_d_data[166], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[162] , sdram_iface|prev_d_data[162], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[164] , sdram_iface|prev_d_data[164], logic_analyzer, 1
instance = comp, \sdram_iface|always0~12 , sdram_iface|always0~12, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[172] , sdram_iface|prev_d_data[172], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[170]~feeder , sdram_iface|prev_d_data[170]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[170] , sdram_iface|prev_d_data[170], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[168]~feeder , sdram_iface|prev_d_data[168]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[168] , sdram_iface|prev_d_data[168], logic_analyzer, 1
instance = comp, \sdram_iface|always0~11 , sdram_iface|always0~11, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[158]~feeder , sdram_iface|prev_d_data[158]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[158] , sdram_iface|prev_d_data[158], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[156] , sdram_iface|prev_d_data[156], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[160] , sdram_iface|prev_d_data[160], logic_analyzer, 1
instance = comp, \sdram_iface|always0~13 , sdram_iface|always0~13, logic_analyzer, 1
instance = comp, \sdram_iface|always0~17 , sdram_iface|always0~17, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[126] , sdram_iface|prev_d_data[126], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[128] , sdram_iface|prev_d_data[128], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[130] , sdram_iface|prev_d_data[130], logic_analyzer, 1
instance = comp, \sdram_iface|always0~19 , sdram_iface|always0~19, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[94] , sdram_iface|prev_d_data[94], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[98] , sdram_iface|prev_d_data[98], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[96] , sdram_iface|prev_d_data[96], logic_analyzer, 1
instance = comp, \sdram_iface|always0~23 , sdram_iface|always0~23, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[132] , sdram_iface|prev_d_data[132], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[136] , sdram_iface|prev_d_data[136], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[134] , sdram_iface|prev_d_data[134], logic_analyzer, 1
instance = comp, \sdram_iface|always0~18 , sdram_iface|always0~18, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[121] , sdram_iface|prev_d_data[121], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[117] , sdram_iface|prev_d_data[117], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[125] , sdram_iface|prev_d_data[125], logic_analyzer, 1
instance = comp, \sdram_iface|always0~20 , sdram_iface|always0~20, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[109] , sdram_iface|prev_d_data[109], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[105] , sdram_iface|prev_d_data[105], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[113] , sdram_iface|prev_d_data[113], logic_analyzer, 1
instance = comp, \sdram_iface|always0~21 , sdram_iface|always0~21, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[92] , sdram_iface|prev_d_data[92], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[90] , sdram_iface|prev_d_data[90], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[88] , sdram_iface|prev_d_data[88], logic_analyzer, 1
instance = comp, \sdram_iface|always0~22 , sdram_iface|always0~22, logic_analyzer, 1
instance = comp, \sdram_iface|always0~24 , sdram_iface|always0~24, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[192] , sdram_iface|prev_d_data[192], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[194]~feeder , sdram_iface|prev_d_data[194]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[194] , sdram_iface|prev_d_data[194], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[196] , sdram_iface|prev_d_data[196], logic_analyzer, 1
instance = comp, \sdram_iface|always0~6 , sdram_iface|always0~6, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[184] , sdram_iface|prev_d_data[184], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[182] , sdram_iface|prev_d_data[182], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[180] , sdram_iface|prev_d_data[180], logic_analyzer, 1
instance = comp, \sdram_iface|always0~9 , sdram_iface|always0~9, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[213] , sdram_iface|prev_d_data[213], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[217] , sdram_iface|prev_d_data[217], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[221] , sdram_iface|prev_d_data[221], logic_analyzer, 1
instance = comp, \sdram_iface|always0~4 , sdram_iface|always0~4, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[200] , sdram_iface|prev_d_data[200], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[209] , sdram_iface|prev_d_data[209], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[198] , sdram_iface|prev_d_data[198], logic_analyzer, 1
instance = comp, \sdram_iface|always0~5 , sdram_iface|always0~5, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[178] , sdram_iface|prev_d_data[178], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[174] , sdram_iface|prev_d_data[174], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[176]~feeder , sdram_iface|prev_d_data[176]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[176] , sdram_iface|prev_d_data[176], logic_analyzer, 1
instance = comp, \sdram_iface|always0~8 , sdram_iface|always0~8, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[188] , sdram_iface|prev_d_data[188], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[186] , sdram_iface|prev_d_data[186], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[190] , sdram_iface|prev_d_data[190], logic_analyzer, 1
instance = comp, \sdram_iface|always0~7 , sdram_iface|always0~7, logic_analyzer, 1
instance = comp, \sdram_iface|always0~10 , sdram_iface|always0~10, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[49] , sdram_iface|prev_d_data[49], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[46] , sdram_iface|prev_d_data[46], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[44] , sdram_iface|prev_d_data[44], logic_analyzer, 1
instance = comp, \sdram_iface|always0~29 , sdram_iface|always0~29, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[68] , sdram_iface|prev_d_data[68], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[66] , sdram_iface|prev_d_data[66], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[64]~feeder , sdram_iface|prev_d_data[64]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[64] , sdram_iface|prev_d_data[64], logic_analyzer, 1
instance = comp, \sdram_iface|always0~28 , sdram_iface|always0~28, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[72] , sdram_iface|prev_d_data[72], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[74] , sdram_iface|prev_d_data[74], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[70] , sdram_iface|prev_d_data[70], logic_analyzer, 1
instance = comp, \sdram_iface|always0~27 , sdram_iface|always0~27, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[76] , sdram_iface|prev_d_data[76], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[80] , sdram_iface|prev_d_data[80], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[78] , sdram_iface|prev_d_data[78], logic_analyzer, 1
instance = comp, \sdram_iface|always0~26 , sdram_iface|always0~26, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[82] , sdram_iface|prev_d_data[82], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[86] , sdram_iface|prev_d_data[86], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[84] , sdram_iface|prev_d_data[84], logic_analyzer, 1
instance = comp, \sdram_iface|always0~25 , sdram_iface|always0~25, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[53] , sdram_iface|prev_d_data[53], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[57] , sdram_iface|prev_d_data[57], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[62] , sdram_iface|prev_d_data[62], logic_analyzer, 1
instance = comp, \sdram_iface|always0~30 , sdram_iface|always0~30, logic_analyzer, 1
instance = comp, \sdram_iface|always0~31 , sdram_iface|always0~31, logic_analyzer, 1
instance = comp, \sdram_iface|always0~39 , sdram_iface|always0~39, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[0] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[0], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[0], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[0], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe10a[1], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1] , sdram_iface|d_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe9|dffe11a[1], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0] , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~3, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~4, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|_~2, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|parity9, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|valid_wrreq~1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|valid_wrreq~1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[0]~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[0]~feeder , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[0]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[0] , sdram_iface|d_fifo|dcfifo_component|auto_generated|wrptr_g[0], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[245] , sdram_iface|prev_d_data[245], logic_analyzer, 1
instance = comp, \sdram_iface|always0~3 , sdram_iface|always0~3, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~2 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~2, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~2 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~2, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[6] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdptr_g[6], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7] , sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[7], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[7], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[7], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6] , sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[6], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[6], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[6], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4] , sdram_iface|d_fifo|dcfifo_component|auto_generated|delayed_wrptr_g[4], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4]~feeder , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe7a[4], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe6|dffe8a[4], logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0] , sdram_iface|d_fifo|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0], logic_analyzer, 1
instance = comp, \reg_INFO_RUN~1 , reg_INFO_RUN~1, logic_analyzer, 1
instance = comp, \reg_INFO_RUN.terminate , reg_INFO_RUN.terminate, logic_analyzer, 1
instance = comp, \cdc_d_sdram_terminate|to_buf[0] , cdc_d_sdram_terminate|to_buf[0], logic_analyzer, 1
instance = comp, \cdc_d_sdram_terminate|to_buf[1] , cdc_d_sdram_terminate|to_buf[1], logic_analyzer, 1
instance = comp, \sdram_iface|state~13 , sdram_iface|state~13, logic_analyzer, 1
instance = comp, \sdram_iface|triggered~4 , sdram_iface|triggered~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]_NEW_REG458 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]_NEW_REG458, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~3 , u0|mm_interconnect_0|cmd_mux_002|src_payload~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]_NEW_REG460 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]_NEW_REG460, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]_NEW220 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]_NEW220, logic_analyzer, 1
instance = comp, \mm|reg_writedata[3]~feeder , mm|reg_writedata[3]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[3] , mm|reg_writedata[3], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[3]~feeder , reg_ENTRY_LIMIT[3]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[3] , reg_ENTRY_LIMIT[3], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[2]~feeder , reg_ENTRY_LIMIT[2]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[2] , reg_ENTRY_LIMIT[2], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[0]~feeder , reg_ENTRY_LIMIT[0]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[0] , reg_ENTRY_LIMIT[0], logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~32 , sdram_iface|entries_remain~32, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~1 , sdram_iface|entries_remain~1, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[0] , sdram_iface|entries_remain[0], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~125 , sdram_iface|Add1~125, logic_analyzer, 1
instance = comp, \sdram_iface|Add1~121 , sdram_iface|Add1~121, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[1]~feeder , reg_ENTRY_LIMIT[1]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[1] , reg_ENTRY_LIMIT[1], logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~31 , sdram_iface|entries_remain~31, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[1] , sdram_iface|entries_remain[1], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~25 , sdram_iface|Add1~25, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~7 , sdram_iface|entries_remain~7, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[2] , sdram_iface|entries_remain[2], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~21 , sdram_iface|Add1~21, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~6 , sdram_iface|entries_remain~6, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[3] , sdram_iface|entries_remain[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]_NEW_REG446 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]_NEW_REG446, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~6 , u0|mm_interconnect_0|cmd_mux_002|src_payload~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]_NEW_REG448 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]_NEW_REG448, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]_NEW214 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]_NEW214, logic_analyzer, 1
instance = comp, \mm|reg_writedata[6]~feeder , mm|reg_writedata[6]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[6] , mm|reg_writedata[6], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[6]~feeder , reg_ENTRY_LIMIT[6]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[6] , reg_ENTRY_LIMIT[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~5 , u0|mm_interconnect_0|cmd_mux_002|src_payload~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]_NEW_REG452 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]_NEW_REG452, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]_NEW_REG450 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]_NEW_REG450, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]_NEW216 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]_NEW216, logic_analyzer, 1
instance = comp, \mm|reg_writedata[5]~feeder , mm|reg_writedata[5]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[5] , mm|reg_writedata[5], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[5] , reg_ENTRY_LIMIT[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]_NEW_REG454 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]_NEW_REG454, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~4 , u0|mm_interconnect_0|cmd_mux_002|src_payload~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]_NEW_REG456 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]_NEW_REG456, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]_NEW218 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]_NEW218, logic_analyzer, 1
instance = comp, \mm|reg_writedata[4]~feeder , mm|reg_writedata[4]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[4] , mm|reg_writedata[4], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[4] , reg_ENTRY_LIMIT[4], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~17 , sdram_iface|Add1~17, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~5 , sdram_iface|entries_remain~5, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[4] , sdram_iface|entries_remain[4], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~13 , sdram_iface|Add1~13, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~4 , sdram_iface|entries_remain~4, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[5] , sdram_iface|entries_remain[5], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~9 , sdram_iface|Add1~9, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~3 , sdram_iface|entries_remain~3, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[6] , sdram_iface|entries_remain[6], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~5 , sdram_iface|Add1~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]_NEW_REG442 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]_NEW_REG442, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~7 , u0|mm_interconnect_0|cmd_mux_002|src_payload~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]_NEW_REG444 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]_NEW_REG444, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]_NEW212 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]_NEW212, logic_analyzer, 1
instance = comp, \mm|reg_writedata[7]~feeder , mm|reg_writedata[7]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[7] , mm|reg_writedata[7], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[7] , reg_ENTRY_LIMIT[7], logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~2 , sdram_iface|entries_remain~2, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[7] , sdram_iface|entries_remain[7], logic_analyzer, 1
instance = comp, \sdram_iface|Equal4~0 , sdram_iface|Equal4~0, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[23]~feeder , reg_ENTRY_LIMIT[23]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[23] , reg_ENTRY_LIMIT[23], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[22]~feeder , reg_ENTRY_LIMIT[22]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[22] , reg_ENTRY_LIMIT[22], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[20]~feeder , reg_ENTRY_LIMIT[20]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[20] , reg_ENTRY_LIMIT[20], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[19]~feeder , reg_ENTRY_LIMIT[19]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[19] , reg_ENTRY_LIMIT[19], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[17]~feeder , reg_ENTRY_LIMIT[17]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[17] , reg_ENTRY_LIMIT[17], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[16] , reg_ENTRY_LIMIT[16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~15 , u0|mm_interconnect_0|cmd_mux_002|src_payload~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]_NEW_REG412 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]_NEW_REG412, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]_NEW_REG410 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]_NEW_REG410, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]_NEW196 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15]_NEW196, logic_analyzer, 1
instance = comp, \mm|reg_writedata[15]~feeder , mm|reg_writedata[15]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[15] , mm|reg_writedata[15], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[15] , reg_ENTRY_LIMIT[15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]_NEW_REG414 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]_NEW_REG414, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~14 , u0|mm_interconnect_0|cmd_mux_002|src_payload~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]_NEW_REG416 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]_NEW_REG416, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]_NEW198 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14]_NEW198, logic_analyzer, 1
instance = comp, \mm|reg_writedata[14]~feeder , mm|reg_writedata[14]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[14] , mm|reg_writedata[14], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[14]~feeder , reg_ENTRY_LIMIT[14]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[14] , reg_ENTRY_LIMIT[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]_NEW_REG418 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]_NEW_REG418, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~13 , u0|mm_interconnect_0|cmd_mux_002|src_payload~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]_NEW_REG420 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]_NEW_REG420, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]_NEW200 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13]_NEW200, logic_analyzer, 1
instance = comp, \mm|reg_writedata[13]~feeder , mm|reg_writedata[13]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[13] , mm|reg_writedata[13], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[13] , reg_ENTRY_LIMIT[13], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[12] , reg_ENTRY_LIMIT[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]_NEW_REG426 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]_NEW_REG426, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~11 , u0|mm_interconnect_0|cmd_mux_002|src_payload~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]_NEW_REG428 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]_NEW_REG428, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]_NEW204 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11]_NEW204, logic_analyzer, 1
instance = comp, \mm|reg_writedata[11]~feeder , mm|reg_writedata[11]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[11] , mm|reg_writedata[11], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[11]~feeder , reg_ENTRY_LIMIT[11]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[11] , reg_ENTRY_LIMIT[11], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[10] , reg_ENTRY_LIMIT[10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]_NEW_REG434 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]_NEW_REG434, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~9 , u0|mm_interconnect_0|cmd_mux_002|src_payload~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]_NEW_REG436 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]_NEW_REG436, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]_NEW208 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9]_NEW208, logic_analyzer, 1
instance = comp, \mm|reg_writedata[9]~feeder , mm|reg_writedata[9]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[9] , mm|reg_writedata[9], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[9]~feeder , reg_ENTRY_LIMIT[9]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[9] , reg_ENTRY_LIMIT[9], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~49 , sdram_iface|Add1~49, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]_NEW_REG438 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]_NEW_REG438, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~8 , u0|mm_interconnect_0|cmd_mux_002|src_payload~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]_NEW_REG440 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]_NEW_REG440, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]_NEW210 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8]_NEW210, logic_analyzer, 1
instance = comp, \mm|reg_writedata[8]~feeder , mm|reg_writedata[8]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[8] , mm|reg_writedata[8], logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[8]~feeder , reg_ENTRY_LIMIT[8]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[8] , reg_ENTRY_LIMIT[8], logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~13 , sdram_iface|entries_remain~13, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[8] , sdram_iface|entries_remain[8], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~45 , sdram_iface|Add1~45, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~12 , sdram_iface|entries_remain~12, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[9] , sdram_iface|entries_remain[9], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~41 , sdram_iface|Add1~41, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~11 , sdram_iface|entries_remain~11, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[10] , sdram_iface|entries_remain[10], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~37 , sdram_iface|Add1~37, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~10 , sdram_iface|entries_remain~10, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[11] , sdram_iface|entries_remain[11], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~33 , sdram_iface|Add1~33, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~9 , sdram_iface|entries_remain~9, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[12] , sdram_iface|entries_remain[12], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~29 , sdram_iface|Add1~29, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~8 , sdram_iface|entries_remain~8, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[13] , sdram_iface|entries_remain[13], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~73 , sdram_iface|Add1~73, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~19 , sdram_iface|entries_remain~19, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[14] , sdram_iface|entries_remain[14], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~69 , sdram_iface|Add1~69, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~18 , sdram_iface|entries_remain~18, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[15] , sdram_iface|entries_remain[15], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~65 , sdram_iface|Add1~65, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~17 , sdram_iface|entries_remain~17, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[16] , sdram_iface|entries_remain[16], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~61 , sdram_iface|Add1~61, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~16 , sdram_iface|entries_remain~16, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[17] , sdram_iface|entries_remain[17], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~57 , sdram_iface|Add1~57, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[18] , reg_ENTRY_LIMIT[18], logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~15 , sdram_iface|entries_remain~15, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[18] , sdram_iface|entries_remain[18], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~53 , sdram_iface|Add1~53, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~14 , sdram_iface|entries_remain~14, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[19] , sdram_iface|entries_remain[19], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~1 , sdram_iface|Add1~1, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~0 , sdram_iface|entries_remain~0, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[20] , sdram_iface|entries_remain[20], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~117 , sdram_iface|Add1~117, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[21]~feeder , reg_ENTRY_LIMIT[21]~feeder, logic_analyzer, 1
instance = comp, \reg_ENTRY_LIMIT[21] , reg_ENTRY_LIMIT[21], logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~30 , sdram_iface|entries_remain~30, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[21] , sdram_iface|entries_remain[21], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~113 , sdram_iface|Add1~113, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~29 , sdram_iface|entries_remain~29, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[22] , sdram_iface|entries_remain[22], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~109 , sdram_iface|Add1~109, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~28 , sdram_iface|entries_remain~28, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[23] , sdram_iface|entries_remain[23], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~105 , sdram_iface|Add1~105, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~27 , sdram_iface|entries_remain~27, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[24] , sdram_iface|entries_remain[24], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~101 , sdram_iface|Add1~101, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~26 , sdram_iface|entries_remain~26, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[25] , sdram_iface|entries_remain[25], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~97 , sdram_iface|Add1~97, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~25 , sdram_iface|entries_remain~25, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[26] , sdram_iface|entries_remain[26], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~93 , sdram_iface|Add1~93, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~24 , sdram_iface|entries_remain~24, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[27] , sdram_iface|entries_remain[27], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~89 , sdram_iface|Add1~89, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~23 , sdram_iface|entries_remain~23, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[28] , sdram_iface|entries_remain[28], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~85 , sdram_iface|Add1~85, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~22 , sdram_iface|entries_remain~22, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[29] , sdram_iface|entries_remain[29], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~81 , sdram_iface|Add1~81, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~21 , sdram_iface|entries_remain~21, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[30] , sdram_iface|entries_remain[30], logic_analyzer, 1
instance = comp, \sdram_iface|Add1~77 , sdram_iface|Add1~77, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain~20 , sdram_iface|entries_remain~20, logic_analyzer, 1
instance = comp, \sdram_iface|entries_remain[31] , sdram_iface|entries_remain[31], logic_analyzer, 1
instance = comp, \sdram_iface|Equal4~3 , sdram_iface|Equal4~3, logic_analyzer, 1
instance = comp, \sdram_iface|Equal4~4 , sdram_iface|Equal4~4, logic_analyzer, 1
instance = comp, \sdram_iface|Equal4~2 , sdram_iface|Equal4~2, logic_analyzer, 1
instance = comp, \sdram_iface|Equal4~1 , sdram_iface|Equal4~1, logic_analyzer, 1
instance = comp, \sdram_iface|Equal4~5 , sdram_iface|Equal4~5, logic_analyzer, 1
instance = comp, \sdram_iface|state~14 , sdram_iface|state~14, logic_analyzer, 1
instance = comp, \sdram_iface|state~15 , sdram_iface|state~15, logic_analyzer, 1
instance = comp, \sdram_iface|state.XFER , sdram_iface|state.XFER, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|valid_rdreq~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|valid_rdreq~0, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|valid_rdreq~1 , sdram_iface|d_fifo|dcfifo_component|auto_generated|valid_rdreq~1, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[239] , sdram_iface|prev_d_data[239], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[223] , sdram_iface|prev_d_data[223], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[227] , sdram_iface|prev_d_data[227], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[219] , sdram_iface|prev_d_data[219], logic_analyzer, 1
instance = comp, \sdram_iface|always0~66 , sdram_iface|always0~66, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[231]~feeder , sdram_iface|prev_d_data[231]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[231] , sdram_iface|prev_d_data[231], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[235]~feeder , sdram_iface|prev_d_data[235]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[235] , sdram_iface|prev_d_data[235], logic_analyzer, 1
instance = comp, \sdram_iface|always0~67 , sdram_iface|always0~67, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[255] , sdram_iface|prev_d_data[255], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[243]~feeder , sdram_iface|prev_d_data[243]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[243] , sdram_iface|prev_d_data[243], logic_analyzer, 1
instance = comp, \sdram_iface|always0~65 , sdram_iface|always0~65, logic_analyzer, 1
instance = comp, \sdram_iface|always0~68 , sdram_iface|always0~68, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[1] , sdram_iface|prev_d_data[1], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[5] , sdram_iface|prev_d_data[5], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[7] , sdram_iface|prev_d_data[7], logic_analyzer, 1
instance = comp, \sdram_iface|always0~94 , sdram_iface|always0~94, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[19]~feeder , sdram_iface|prev_d_data[19]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[19] , sdram_iface|prev_d_data[19], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[21] , sdram_iface|prev_d_data[21], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[23] , sdram_iface|prev_d_data[23], logic_analyzer, 1
instance = comp, \sdram_iface|always0~93 , sdram_iface|always0~93, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[31] , sdram_iface|prev_d_data[31], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[29] , sdram_iface|prev_d_data[29], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[33] , sdram_iface|prev_d_data[33], logic_analyzer, 1
instance = comp, \sdram_iface|always0~92 , sdram_iface|always0~92, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[45] , sdram_iface|prev_d_data[45], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[41] , sdram_iface|prev_d_data[41], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[43] , sdram_iface|prev_d_data[43], logic_analyzer, 1
instance = comp, \sdram_iface|always0~90 , sdram_iface|always0~90, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[37] , sdram_iface|prev_d_data[37], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[39] , sdram_iface|prev_d_data[39], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[35] , sdram_iface|prev_d_data[35], logic_analyzer, 1
instance = comp, \sdram_iface|always0~91 , sdram_iface|always0~91, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[17] , sdram_iface|prev_d_data[17], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[15] , sdram_iface|prev_d_data[15], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[13] , sdram_iface|prev_d_data[13], logic_analyzer, 1
instance = comp, \sdram_iface|always0~95 , sdram_iface|always0~95, logic_analyzer, 1
instance = comp, \sdram_iface|always0~96 , sdram_iface|always0~96, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[51]~feeder , sdram_iface|prev_d_data[51]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[51] , sdram_iface|prev_d_data[51], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[55] , sdram_iface|prev_d_data[55], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[47]~feeder , sdram_iface|prev_d_data[47]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[47] , sdram_iface|prev_d_data[47], logic_analyzer, 1
instance = comp, \sdram_iface|always0~101 , sdram_iface|always0~101, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[63] , sdram_iface|prev_d_data[63], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[65] , sdram_iface|prev_d_data[65], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[61] , sdram_iface|prev_d_data[61], logic_analyzer, 1
instance = comp, \sdram_iface|always0~102 , sdram_iface|always0~102, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[77] , sdram_iface|prev_d_data[77], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[73] , sdram_iface|prev_d_data[73], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[75]~feeder , sdram_iface|prev_d_data[75]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[75] , sdram_iface|prev_d_data[75], logic_analyzer, 1
instance = comp, \sdram_iface|always0~99 , sdram_iface|always0~99, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[81] , sdram_iface|prev_d_data[81], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[79] , sdram_iface|prev_d_data[79], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[83] , sdram_iface|prev_d_data[83], logic_analyzer, 1
instance = comp, \sdram_iface|always0~98 , sdram_iface|always0~98, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[87] , sdram_iface|prev_d_data[87], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[89] , sdram_iface|prev_d_data[89], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[85] , sdram_iface|prev_d_data[85], logic_analyzer, 1
instance = comp, \sdram_iface|always0~97 , sdram_iface|always0~97, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[71] , sdram_iface|prev_d_data[71], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[67] , sdram_iface|prev_d_data[67], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[69] , sdram_iface|prev_d_data[69], logic_analyzer, 1
instance = comp, \sdram_iface|always0~100 , sdram_iface|always0~100, logic_analyzer, 1
instance = comp, \sdram_iface|always0~103 , sdram_iface|always0~103, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[115] , sdram_iface|prev_d_data[115], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[119] , sdram_iface|prev_d_data[119], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[127]~feeder , sdram_iface|prev_d_data[127]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[127] , sdram_iface|prev_d_data[127], logic_analyzer, 1
instance = comp, \sdram_iface|always0~85 , sdram_iface|always0~85, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[107]~feeder , sdram_iface|prev_d_data[107]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[107] , sdram_iface|prev_d_data[107], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[103] , sdram_iface|prev_d_data[103], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[111] , sdram_iface|prev_d_data[111], logic_analyzer, 1
instance = comp, \sdram_iface|always0~86 , sdram_iface|always0~86, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[131] , sdram_iface|prev_d_data[131], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[129] , sdram_iface|prev_d_data[129], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[133] , sdram_iface|prev_d_data[133], logic_analyzer, 1
instance = comp, \sdram_iface|always0~84 , sdram_iface|always0~84, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[97] , sdram_iface|prev_d_data[97], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[101] , sdram_iface|prev_d_data[101], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[99] , sdram_iface|prev_d_data[99], logic_analyzer, 1
instance = comp, \sdram_iface|always0~88 , sdram_iface|always0~88, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[93] , sdram_iface|prev_d_data[93], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[95] , sdram_iface|prev_d_data[95], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[91]~feeder , sdram_iface|prev_d_data[91]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[91] , sdram_iface|prev_d_data[91], logic_analyzer, 1
instance = comp, \sdram_iface|always0~87 , sdram_iface|always0~87, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[137] , sdram_iface|prev_d_data[137], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[135] , sdram_iface|prev_d_data[135], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[139] , sdram_iface|prev_d_data[139], logic_analyzer, 1
instance = comp, \sdram_iface|always0~83 , sdram_iface|always0~83, logic_analyzer, 1
instance = comp, \sdram_iface|always0~89 , sdram_iface|always0~89, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[141] , sdram_iface|prev_d_data[141], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[143] , sdram_iface|prev_d_data[143], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[145] , sdram_iface|prev_d_data[145], logic_analyzer, 1
instance = comp, \sdram_iface|always0~80 , sdram_iface|always0~80, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[175] , sdram_iface|prev_d_data[175], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[171] , sdram_iface|prev_d_data[171], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[173] , sdram_iface|prev_d_data[173], logic_analyzer, 1
instance = comp, \sdram_iface|always0~76 , sdram_iface|always0~76, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[165] , sdram_iface|prev_d_data[165], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[169] , sdram_iface|prev_d_data[169], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[167] , sdram_iface|prev_d_data[167], logic_analyzer, 1
instance = comp, \sdram_iface|always0~77 , sdram_iface|always0~77, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[155] , sdram_iface|prev_d_data[155], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[153] , sdram_iface|prev_d_data[153], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[157] , sdram_iface|prev_d_data[157], logic_analyzer, 1
instance = comp, \sdram_iface|always0~79 , sdram_iface|always0~79, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[147] , sdram_iface|prev_d_data[147], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[149] , sdram_iface|prev_d_data[149], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[151] , sdram_iface|prev_d_data[151], logic_analyzer, 1
instance = comp, \sdram_iface|always0~81 , sdram_iface|always0~81, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[159] , sdram_iface|prev_d_data[159], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[163] , sdram_iface|prev_d_data[163], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[161] , sdram_iface|prev_d_data[161], logic_analyzer, 1
instance = comp, \sdram_iface|always0~78 , sdram_iface|always0~78, logic_analyzer, 1
instance = comp, \sdram_iface|always0~82 , sdram_iface|always0~82, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[201]~feeder , sdram_iface|prev_d_data[201]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[201] , sdram_iface|prev_d_data[201], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[205] , sdram_iface|prev_d_data[205], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[203] , sdram_iface|prev_d_data[203], logic_analyzer, 1
instance = comp, \sdram_iface|always0~70 , sdram_iface|always0~70, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[195] , sdram_iface|prev_d_data[195], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[199] , sdram_iface|prev_d_data[199], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[197]~feeder , sdram_iface|prev_d_data[197]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[197] , sdram_iface|prev_d_data[197], logic_analyzer, 1
instance = comp, \sdram_iface|always0~71 , sdram_iface|always0~71, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[179]~feeder , sdram_iface|prev_d_data[179]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[179] , sdram_iface|prev_d_data[179], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[177]~feeder , sdram_iface|prev_d_data[177]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[177] , sdram_iface|prev_d_data[177], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[181] , sdram_iface|prev_d_data[181], logic_analyzer, 1
instance = comp, \sdram_iface|always0~73 , sdram_iface|always0~73, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[193] , sdram_iface|prev_d_data[193], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[189] , sdram_iface|prev_d_data[189], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[191] , sdram_iface|prev_d_data[191], logic_analyzer, 1
instance = comp, \sdram_iface|always0~72 , sdram_iface|always0~72, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[183] , sdram_iface|prev_d_data[183], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[185] , sdram_iface|prev_d_data[185], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[187] , sdram_iface|prev_d_data[187], logic_analyzer, 1
instance = comp, \sdram_iface|always0~74 , sdram_iface|always0~74, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[211] , sdram_iface|prev_d_data[211], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[207] , sdram_iface|prev_d_data[207], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[215] , sdram_iface|prev_d_data[215], logic_analyzer, 1
instance = comp, \sdram_iface|always0~69 , sdram_iface|always0~69, logic_analyzer, 1
instance = comp, \sdram_iface|always0~75 , sdram_iface|always0~75, logic_analyzer, 1
instance = comp, \sdram_iface|always0~104 , sdram_iface|always0~104, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr~5 , sdram_iface|next_addr~5, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr~4 , sdram_iface|next_addr~4, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr~1 , sdram_iface|next_addr~1, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[8] , sdram_iface|next_addr[8], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~37 , sdram_iface|Add2~37, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[9] , sdram_iface|next_addr[9], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~41 , sdram_iface|Add2~41, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[10] , sdram_iface|next_addr[10], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~45 , sdram_iface|Add2~45, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[11] , sdram_iface|next_addr[11], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~49 , sdram_iface|Add2~49, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[12] , sdram_iface|next_addr[12], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~53 , sdram_iface|Add2~53, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[13] , sdram_iface|next_addr[13], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~57 , sdram_iface|Add2~57, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[14] , sdram_iface|next_addr[14], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~61 , sdram_iface|Add2~61, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[15] , sdram_iface|next_addr[15], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~65 , sdram_iface|Add2~65, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[16] , sdram_iface|next_addr[16], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~69 , sdram_iface|Add2~69, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[17] , sdram_iface|next_addr[17], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~73 , sdram_iface|Add2~73, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[18] , sdram_iface|next_addr[18], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~77 , sdram_iface|Add2~77, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[19] , sdram_iface|next_addr[19], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~81 , sdram_iface|Add2~81, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[20] , sdram_iface|next_addr[20], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~85 , sdram_iface|Add2~85, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[21] , sdram_iface|next_addr[21], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~89 , sdram_iface|Add2~89, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[22] , sdram_iface|next_addr[22], logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[23] , sdram_iface|next_addr[23], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[23] , sdram_iface|prev_hdr_addr[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][23] , mm|buf_readdata[8][23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][23]~feeder , mm|buf_readdata[4][23]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][23] , mm|buf_readdata[4][23], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[23]~feeder , reg_ADC_CONFIG_2[23]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[23] , reg_ADC_CONFIG_2[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][23]~feeder , mm|buf_readdata[12][23]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][23] , mm|buf_readdata[12][23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][23] , mm|buf_readdata[0][23], logic_analyzer, 1
instance = comp, \mm|Mux9~0 , mm|Mux9~0, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[23]~feeder , reg_TRIG_COND_MATCH[23]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[23] , reg_TRIG_COND_MATCH[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][23] , mm|buf_readdata[2][23], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[23] , reg_SAMPLE_D_LIMIT[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][23]~feeder , mm|buf_readdata[6][23]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][23] , mm|buf_readdata[6][23], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[23]~feeder , sdram_iface|trig_addr[23]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[23] , sdram_iface|trig_addr[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][23]~feeder , mm|buf_readdata[10][23]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][23] , mm|buf_readdata[10][23], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[23] , clk_mon_sample|count[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][23] , mm|buf_readdata[14][23], logic_analyzer, 1
instance = comp, \mm|Mux9~2 , mm|Mux9~2, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[23]~feeder , reg_ADC_CONFIG_1[23]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[23] , reg_ADC_CONFIG_1[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][23] , mm|buf_readdata[11][23], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[23] , reg_TRIG_COND_MASK[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][23]~feeder , mm|buf_readdata[3][23]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][23] , mm|buf_readdata[3][23], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[55] , reg_SAMPLE_D_LIMIT[55], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][23] , mm|buf_readdata[7][23], logic_analyzer, 1
instance = comp, \clk_mon_data|count[23] , clk_mon_data|count[23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][23] , mm|buf_readdata[15][23], logic_analyzer, 1
instance = comp, \mm|Mux9~3 , mm|Mux9~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][23] , mm|buf_readdata[9][23], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][23] , mm|buf_readdata[5][23], logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[23]~DUPLICATE , reg_SAMPLE_A_COUNT[23]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][23] , mm|buf_readdata[13][23], logic_analyzer, 1
instance = comp, \mm|Mux9~1 , mm|Mux9~1, logic_analyzer, 1
instance = comp, \mm|Mux9~4 , mm|Mux9~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[23]~24 , mm|mm_readdata[23]~24, logic_analyzer, 1
instance = comp, \mm|mm_readdata[23] , mm|mm_readdata[23], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][23] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][23], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~23 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~23, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][23] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][23], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[23]~56 , u0|mm_interconnect_0|rsp_mux_001|src_data[23]~56, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~2 , u0|mm_interconnect_0|cmd_mux_002|src_payload~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]_NEW_REG464 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]_NEW_REG464, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]_NEW222 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]_NEW222, logic_analyzer, 1
instance = comp, \mm|reg_writedata[2]~feeder , mm|reg_writedata[2]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[2] , mm|reg_writedata[2], logic_analyzer, 1
instance = comp, \reg_CTRL.rst_analog , reg_CTRL.rst_analog, logic_analyzer, 1
instance = comp, \comb~0 , comb~0, logic_analyzer, 1
instance = comp, \reset_sync_a|bufs[0] , reset_sync_a|bufs[0], logic_analyzer, 1
instance = comp, \reset_sync_a|bufs[1] , reset_sync_a|bufs[1], logic_analyzer, 1
instance = comp, \reset_sync_a|bufs[2] , reset_sync_a|bufs[2], logic_analyzer, 1
instance = comp, \reset_sync_a|rst_out~0 , reset_sync_a|rst_out~0, logic_analyzer, 1
instance = comp, \reset_sync_a|rst_out , reset_sync_a|rst_out, logic_analyzer, 1
instance = comp, \adc|inst|ctr[0] , adc|inst|ctr[0], logic_analyzer, 1
instance = comp, \adc|inst|ctr[1]~4 , adc|inst|ctr[1]~4, logic_analyzer, 1
instance = comp, \adc|inst|ctr[1] , adc|inst|ctr[1], logic_analyzer, 1
instance = comp, \adc|inst|Add0~0 , adc|inst|Add0~0, logic_analyzer, 1
instance = comp, \adc|inst|ctr[4]~2 , adc|inst|ctr[4]~2, logic_analyzer, 1
instance = comp, \adc|inst|ctr[4] , adc|inst|ctr[4], logic_analyzer, 1
instance = comp, \adc|inst|Equal1~0 , adc|inst|Equal1~0, logic_analyzer, 1
instance = comp, \adc|inst|ctr~3 , adc|inst|ctr~3, logic_analyzer, 1
instance = comp, \adc|inst|ctr[2] , adc|inst|ctr[2], logic_analyzer, 1
instance = comp, \adc|inst|Equal0~1 , adc|inst|Equal0~1, logic_analyzer, 1
instance = comp, \adc|inst|ctr~0 , adc|inst|ctr~0, logic_analyzer, 1
instance = comp, \adc|inst|ctr[3] , adc|inst|ctr[3], logic_analyzer, 1
instance = comp, \adc|inst|ctr[5]~1 , adc|inst|ctr[5]~1, logic_analyzer, 1
instance = comp, \adc|inst|ctr[5] , adc|inst|ctr[5], logic_analyzer, 1
instance = comp, \adc|inst|Equal0~0 , adc|inst|Equal0~0, logic_analyzer, 1
instance = comp, \adc|inst|state~12 , adc|inst|state~12, logic_analyzer, 1
instance = comp, \adc|inst|state.STATE_SHIFT , adc|inst|state.STATE_SHIFT, logic_analyzer, 1
instance = comp, \adc|inst|state~11 , adc|inst|state~11, logic_analyzer, 1
instance = comp, \adc|inst|state.STATE_ACQ , adc|inst|state.STATE_ACQ, logic_analyzer, 1
instance = comp, \adc|inst|state~10 , adc|inst|state~10, logic_analyzer, 1
instance = comp, \adc|inst|state.STATE_CONVST , adc|inst|state.STATE_CONVST, logic_analyzer, 1
instance = comp, \adc|inst|sample_valid~0 , adc|inst|sample_valid~0, logic_analyzer, 1
instance = comp, \adc|inst|sample_valid , adc|inst|sample_valid, logic_analyzer, 1
instance = comp, \Add2~1 , Add2~1, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[0] , reg_SAMPLE_A_COUNT[0], logic_analyzer, 1
instance = comp, \Add2~5 , Add2~5, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[1] , reg_SAMPLE_A_COUNT[1], logic_analyzer, 1
instance = comp, \Add2~9 , Add2~9, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[2] , reg_SAMPLE_A_COUNT[2], logic_analyzer, 1
instance = comp, \Add2~13 , Add2~13, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[3]~DUPLICATE , reg_SAMPLE_A_COUNT[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add2~17 , Add2~17, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[4] , reg_SAMPLE_A_COUNT[4], logic_analyzer, 1
instance = comp, \Add2~21 , Add2~21, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[5] , reg_SAMPLE_A_COUNT[5], logic_analyzer, 1
instance = comp, \Add2~25 , Add2~25, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[6]~DUPLICATE , reg_SAMPLE_A_COUNT[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add2~29 , Add2~29, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[7]~DUPLICATE , reg_SAMPLE_A_COUNT[7]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add2~33 , Add2~33, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[8]~DUPLICATE , reg_SAMPLE_A_COUNT[8]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add2~37 , Add2~37, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[9]~DUPLICATE , reg_SAMPLE_A_COUNT[9]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add2~41 , Add2~41, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[10]~DUPLICATE , reg_SAMPLE_A_COUNT[10]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add2~45 , Add2~45, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[11] , reg_SAMPLE_A_COUNT[11], logic_analyzer, 1
instance = comp, \Add2~49 , Add2~49, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[12] , reg_SAMPLE_A_COUNT[12], logic_analyzer, 1
instance = comp, \Add2~53 , Add2~53, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[13] , reg_SAMPLE_A_COUNT[13], logic_analyzer, 1
instance = comp, \Add2~57 , Add2~57, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[14]~DUPLICATE , reg_SAMPLE_A_COUNT[14]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add2~61 , Add2~61, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[15] , reg_SAMPLE_A_COUNT[15], logic_analyzer, 1
instance = comp, \Add2~65 , Add2~65, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[16] , reg_SAMPLE_A_COUNT[16], logic_analyzer, 1
instance = comp, \Add2~69 , Add2~69, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[17] , reg_SAMPLE_A_COUNT[17], logic_analyzer, 1
instance = comp, \Add2~73 , Add2~73, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[18] , reg_SAMPLE_A_COUNT[18], logic_analyzer, 1
instance = comp, \Add2~77 , Add2~77, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[19] , reg_SAMPLE_A_COUNT[19], logic_analyzer, 1
instance = comp, \Add2~81 , Add2~81, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[20] , reg_SAMPLE_A_COUNT[20], logic_analyzer, 1
instance = comp, \Add2~85 , Add2~85, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[21] , reg_SAMPLE_A_COUNT[21], logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[22] , reg_SAMPLE_A_COUNT[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][22] , mm|buf_readdata[13][22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][22] , mm|buf_readdata[9][22], logic_analyzer, 1
instance = comp, \mm|Mux10~1 , mm|Mux10~1, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][22] , mm|buf_readdata[8][22], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[22]~feeder , reg_ADC_CONFIG_2[22]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[22] , reg_ADC_CONFIG_2[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][22] , mm|buf_readdata[12][22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][22] , mm|buf_readdata[0][22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][22] , mm|buf_readdata[4][22], logic_analyzer, 1
instance = comp, \mm|Mux10~0 , mm|Mux10~0, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[22]~feeder , reg_TRIG_COND_MATCH[22]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[22] , reg_TRIG_COND_MATCH[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][22] , mm|buf_readdata[2][22], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[22] , sdram_iface|trig_addr[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][22] , mm|buf_readdata[10][22], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[22] , reg_SAMPLE_D_LIMIT[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][22] , mm|buf_readdata[6][22], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[22] , clk_mon_sample|count[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][22] , mm|buf_readdata[14][22], logic_analyzer, 1
instance = comp, \mm|Mux10~2 , mm|Mux10~2, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[22]~feeder , reg_ADC_CONFIG_1[22]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[22] , reg_ADC_CONFIG_1[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][22]~feeder , mm|buf_readdata[11][22]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][22] , mm|buf_readdata[11][22], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[22]~feeder , reg_TRIG_COND_MASK[22]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[22] , reg_TRIG_COND_MASK[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][22]~feeder , mm|buf_readdata[3][22]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][22] , mm|buf_readdata[3][22], logic_analyzer, 1
instance = comp, \clk_mon_data|count[22] , clk_mon_data|count[22], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][22] , mm|buf_readdata[15][22], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[54] , reg_SAMPLE_D_LIMIT[54], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][22] , mm|buf_readdata[7][22], logic_analyzer, 1
instance = comp, \mm|Mux10~3 , mm|Mux10~3, logic_analyzer, 1
instance = comp, \mm|Mux10~4 , mm|Mux10~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[22]~23 , mm|mm_readdata[22]~23, logic_analyzer, 1
instance = comp, \mm|mm_readdata[22] , mm|mm_readdata[22], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~22 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~22, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][22] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][22], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[22]~55 , u0|mm_interconnect_0|rsp_mux_001|src_data[22]~55, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~19 , u0|mm_interconnect_0|cmd_mux_002|src_payload~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]_NEW_REG396 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]_NEW_REG396, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]_NEW188 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19]_NEW188, logic_analyzer, 1
instance = comp, \mm|reg_writedata[19]~feeder , mm|reg_writedata[19]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[19] , mm|reg_writedata[19], logic_analyzer, 1
instance = comp, \reg_CTRL.trig_channel[0]~feeder , reg_CTRL.trig_channel[0]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.trig_channel[0]~DUPLICATE , reg_CTRL.trig_channel[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \trig|Mux5~25 , trig|Mux5~25, logic_analyzer, 1
instance = comp, \trig|Mux5~8 , trig|Mux5~8, logic_analyzer, 1
instance = comp, \trig|Mux5~29 , trig|Mux5~29, logic_analyzer, 1
instance = comp, \trig|Mux5~12 , trig|Mux5~12, logic_analyzer, 1
instance = comp, \trig|Mux5~21 , trig|Mux5~21, logic_analyzer, 1
instance = comp, \trig|Mux5~4 , trig|Mux5~4, logic_analyzer, 1
instance = comp, \trig|Mux5~17 , trig|Mux5~17, logic_analyzer, 1
instance = comp, \trig|Mux5~0 , trig|Mux5~0, logic_analyzer, 1
instance = comp, \trig|Mux5~16 , trig|Mux5~16, logic_analyzer, 1
instance = comp, \trig|trig_pos~1 , trig|trig_pos~1, logic_analyzer, 1
instance = comp, \trig|always1~1 , trig|always1~1, logic_analyzer, 1
instance = comp, \trig|trig_valid , trig|trig_valid, logic_analyzer, 1
instance = comp, \channel_mapper|triggered~0 , channel_mapper|triggered~0, logic_analyzer, 1
instance = comp, \channel_mapper|triggered , channel_mapper|triggered, logic_analyzer, 1
instance = comp, \trig_latch~1 , trig_latch~1, logic_analyzer, 1
instance = comp, \Add0~165 , Add0~165, logic_analyzer, 1
instance = comp, \d_count_after_trigger~0 , d_count_after_trigger~0, logic_analyzer, 1
instance = comp, \d_count_after_trigger[0] , d_count_after_trigger[0], logic_analyzer, 1
instance = comp, \Add0~169 , Add0~169, logic_analyzer, 1
instance = comp, \d_count_after_trigger[1] , d_count_after_trigger[1], logic_analyzer, 1
instance = comp, \Add0~173 , Add0~173, logic_analyzer, 1
instance = comp, \d_count_after_trigger[2] , d_count_after_trigger[2], logic_analyzer, 1
instance = comp, \Add0~177 , Add0~177, logic_analyzer, 1
instance = comp, \d_count_after_trigger[3] , d_count_after_trigger[3], logic_analyzer, 1
instance = comp, \Add0~181 , Add0~181, logic_analyzer, 1
instance = comp, \d_count_after_trigger[4] , d_count_after_trigger[4], logic_analyzer, 1
instance = comp, \Add0~137 , Add0~137, logic_analyzer, 1
instance = comp, \d_count_after_trigger[5] , d_count_after_trigger[5], logic_analyzer, 1
instance = comp, \Add0~153 , Add0~153, logic_analyzer, 1
instance = comp, \d_count_after_trigger[6] , d_count_after_trigger[6], logic_analyzer, 1
instance = comp, \Add0~157 , Add0~157, logic_analyzer, 1
instance = comp, \d_count_after_trigger[7] , d_count_after_trigger[7], logic_analyzer, 1
instance = comp, \Add0~161 , Add0~161, logic_analyzer, 1
instance = comp, \d_count_after_trigger[8] , d_count_after_trigger[8], logic_analyzer, 1
instance = comp, \Add0~141 , Add0~141, logic_analyzer, 1
instance = comp, \d_count_after_trigger[9] , d_count_after_trigger[9], logic_analyzer, 1
instance = comp, \Add0~145 , Add0~145, logic_analyzer, 1
instance = comp, \d_count_after_trigger[10] , d_count_after_trigger[10], logic_analyzer, 1
instance = comp, \Add0~149 , Add0~149, logic_analyzer, 1
instance = comp, \d_count_after_trigger[11] , d_count_after_trigger[11], logic_analyzer, 1
instance = comp, \Add0~125 , Add0~125, logic_analyzer, 1
instance = comp, \d_count_after_trigger[12] , d_count_after_trigger[12], logic_analyzer, 1
instance = comp, \Add0~129 , Add0~129, logic_analyzer, 1
instance = comp, \d_count_after_trigger[13] , d_count_after_trigger[13], logic_analyzer, 1
instance = comp, \Add0~133 , Add0~133, logic_analyzer, 1
instance = comp, \d_count_after_trigger[14] , d_count_after_trigger[14], logic_analyzer, 1
instance = comp, \Add0~113 , Add0~113, logic_analyzer, 1
instance = comp, \d_count_after_trigger[15] , d_count_after_trigger[15], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[17]~feeder , reg_SAMPLE_D_LIMIT[17]~feeder, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[17] , reg_SAMPLE_D_LIMIT[17], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[15] , reg_SAMPLE_D_LIMIT[15], logic_analyzer, 1
instance = comp, \Add0~117 , Add0~117, logic_analyzer, 1
instance = comp, \d_count_after_trigger[16] , d_count_after_trigger[16], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[16] , reg_SAMPLE_D_LIMIT[16], logic_analyzer, 1
instance = comp, \Add0~121 , Add0~121, logic_analyzer, 1
instance = comp, \d_count_after_trigger[17] , d_count_after_trigger[17], logic_analyzer, 1
instance = comp, \Equal0~13 , Equal0~13, logic_analyzer, 1
instance = comp, \Add0~237 , Add0~237, logic_analyzer, 1
instance = comp, \d_count_after_trigger[18] , d_count_after_trigger[18], logic_analyzer, 1
instance = comp, \Add0~241 , Add0~241, logic_analyzer, 1
instance = comp, \d_count_after_trigger[19] , d_count_after_trigger[19], logic_analyzer, 1
instance = comp, \Add0~245 , Add0~245, logic_analyzer, 1
instance = comp, \d_count_after_trigger[20] , d_count_after_trigger[20], logic_analyzer, 1
instance = comp, \Add0~249 , Add0~249, logic_analyzer, 1
instance = comp, \d_count_after_trigger[21] , d_count_after_trigger[21], logic_analyzer, 1
instance = comp, \Add0~253 , Add0~253, logic_analyzer, 1
instance = comp, \d_count_after_trigger[22] , d_count_after_trigger[22], logic_analyzer, 1
instance = comp, \Add0~209 , Add0~209, logic_analyzer, 1
instance = comp, \d_count_after_trigger[23] , d_count_after_trigger[23], logic_analyzer, 1
instance = comp, \Add0~225 , Add0~225, logic_analyzer, 1
instance = comp, \d_count_after_trigger[24] , d_count_after_trigger[24], logic_analyzer, 1
instance = comp, \Add0~229 , Add0~229, logic_analyzer, 1
instance = comp, \d_count_after_trigger[25] , d_count_after_trigger[25], logic_analyzer, 1
instance = comp, \Add0~233 , Add0~233, logic_analyzer, 1
instance = comp, \d_count_after_trigger[26] , d_count_after_trigger[26], logic_analyzer, 1
instance = comp, \Add0~213 , Add0~213, logic_analyzer, 1
instance = comp, \d_count_after_trigger[27] , d_count_after_trigger[27], logic_analyzer, 1
instance = comp, \Add0~217 , Add0~217, logic_analyzer, 1
instance = comp, \d_count_after_trigger[28] , d_count_after_trigger[28], logic_analyzer, 1
instance = comp, \Add0~221 , Add0~221, logic_analyzer, 1
instance = comp, \d_count_after_trigger[29] , d_count_after_trigger[29], logic_analyzer, 1
instance = comp, \Add0~197 , Add0~197, logic_analyzer, 1
instance = comp, \d_count_after_trigger[30] , d_count_after_trigger[30], logic_analyzer, 1
instance = comp, \Add0~201 , Add0~201, logic_analyzer, 1
instance = comp, \d_count_after_trigger[31] , d_count_after_trigger[31], logic_analyzer, 1
instance = comp, \Add0~205 , Add0~205, logic_analyzer, 1
instance = comp, \d_count_after_trigger[32] , d_count_after_trigger[32], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[32] , reg_SAMPLE_D_LIMIT[32], logic_analyzer, 1
instance = comp, \Equal0~21 , Equal0~21, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[33] , reg_SAMPLE_D_LIMIT[33], logic_analyzer, 1
instance = comp, \Add0~185 , Add0~185, logic_analyzer, 1
instance = comp, \d_count_after_trigger[33] , d_count_after_trigger[33], logic_analyzer, 1
instance = comp, \Add0~189 , Add0~189, logic_analyzer, 1
instance = comp, \d_count_after_trigger[34] , d_count_after_trigger[34], logic_analyzer, 1
instance = comp, \Add0~193 , Add0~193, logic_analyzer, 1
instance = comp, \d_count_after_trigger[35] , d_count_after_trigger[35], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[35] , reg_SAMPLE_D_LIMIT[35], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[34] , reg_SAMPLE_D_LIMIT[34], logic_analyzer, 1
instance = comp, \Equal0~20 , Equal0~20, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[18]~feeder , reg_SAMPLE_D_LIMIT[18]~feeder, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[18] , reg_SAMPLE_D_LIMIT[18], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[20] , reg_SAMPLE_D_LIMIT[20], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[19] , reg_SAMPLE_D_LIMIT[19], logic_analyzer, 1
instance = comp, \Equal0~24 , Equal0~24, logic_analyzer, 1
instance = comp, \Equal0~23 , Equal0~23, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[21] , reg_SAMPLE_D_LIMIT[21], logic_analyzer, 1
instance = comp, \Equal0~25 , Equal0~25, logic_analyzer, 1
instance = comp, \d_count_after_trigger[29]~DUPLICATE , d_count_after_trigger[29]~DUPLICATE, logic_analyzer, 1
instance = comp, \Equal0~22 , Equal0~22, logic_analyzer, 1
instance = comp, \Equal0~26 , Equal0~26, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[12] , reg_SAMPLE_D_LIMIT[12], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[13] , reg_SAMPLE_D_LIMIT[13], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[14] , reg_SAMPLE_D_LIMIT[14], logic_analyzer, 1
instance = comp, \Equal0~14 , Equal0~14, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[4] , reg_SAMPLE_D_LIMIT[4], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[3] , reg_SAMPLE_D_LIMIT[3], logic_analyzer, 1
instance = comp, \Equal0~18 , Equal0~18, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[0] , reg_SAMPLE_D_LIMIT[0], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[2] , reg_SAMPLE_D_LIMIT[2], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[1] , reg_SAMPLE_D_LIMIT[1], logic_analyzer, 1
instance = comp, \Equal0~17 , Equal0~17, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[10] , reg_SAMPLE_D_LIMIT[10], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[9] , reg_SAMPLE_D_LIMIT[9], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[11] , reg_SAMPLE_D_LIMIT[11], logic_analyzer, 1
instance = comp, \Equal0~15 , Equal0~15, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[5] , reg_SAMPLE_D_LIMIT[5], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[7] , reg_SAMPLE_D_LIMIT[7], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[8] , reg_SAMPLE_D_LIMIT[8], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[6] , reg_SAMPLE_D_LIMIT[6], logic_analyzer, 1
instance = comp, \Equal0~16 , Equal0~16, logic_analyzer, 1
instance = comp, \Equal0~19 , Equal0~19, logic_analyzer, 1
instance = comp, \Equal0~27 , Equal0~27, logic_analyzer, 1
instance = comp, \d_count_after_trigger[63] , d_count_after_trigger[63], logic_analyzer, 1
instance = comp, \Add0~93 , Add0~93, logic_analyzer, 1
instance = comp, \d_count_after_trigger[36] , d_count_after_trigger[36], logic_analyzer, 1
instance = comp, \Add0~97 , Add0~97, logic_analyzer, 1
instance = comp, \d_count_after_trigger[37] , d_count_after_trigger[37], logic_analyzer, 1
instance = comp, \Add0~101 , Add0~101, logic_analyzer, 1
instance = comp, \d_count_after_trigger[38] , d_count_after_trigger[38], logic_analyzer, 1
instance = comp, \Add0~105 , Add0~105, logic_analyzer, 1
instance = comp, \d_count_after_trigger[39] , d_count_after_trigger[39], logic_analyzer, 1
instance = comp, \Add0~109 , Add0~109, logic_analyzer, 1
instance = comp, \d_count_after_trigger[40]~DUPLICATE , d_count_after_trigger[40]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add0~77 , Add0~77, logic_analyzer, 1
instance = comp, \d_count_after_trigger[41] , d_count_after_trigger[41], logic_analyzer, 1
instance = comp, \Add0~81 , Add0~81, logic_analyzer, 1
instance = comp, \d_count_after_trigger[42] , d_count_after_trigger[42], logic_analyzer, 1
instance = comp, \Add0~85 , Add0~85, logic_analyzer, 1
instance = comp, \d_count_after_trigger[43] , d_count_after_trigger[43], logic_analyzer, 1
instance = comp, \Add0~89 , Add0~89, logic_analyzer, 1
instance = comp, \d_count_after_trigger[44] , d_count_after_trigger[44], logic_analyzer, 1
instance = comp, \Add0~69 , Add0~69, logic_analyzer, 1
instance = comp, \d_count_after_trigger[45] , d_count_after_trigger[45], logic_analyzer, 1
instance = comp, \Add0~73 , Add0~73, logic_analyzer, 1
instance = comp, \d_count_after_trigger[46] , d_count_after_trigger[46], logic_analyzer, 1
instance = comp, \Add0~53 , Add0~53, logic_analyzer, 1
instance = comp, \d_count_after_trigger[47] , d_count_after_trigger[47], logic_analyzer, 1
instance = comp, \Add0~57 , Add0~57, logic_analyzer, 1
instance = comp, \d_count_after_trigger[48] , d_count_after_trigger[48], logic_analyzer, 1
instance = comp, \Add0~61 , Add0~61, logic_analyzer, 1
instance = comp, \d_count_after_trigger[49] , d_count_after_trigger[49], logic_analyzer, 1
instance = comp, \Add0~65 , Add0~65, logic_analyzer, 1
instance = comp, \d_count_after_trigger[50] , d_count_after_trigger[50], logic_analyzer, 1
instance = comp, \Add0~45 , Add0~45, logic_analyzer, 1
instance = comp, \d_count_after_trigger[51] , d_count_after_trigger[51], logic_analyzer, 1
instance = comp, \Add0~49 , Add0~49, logic_analyzer, 1
instance = comp, \d_count_after_trigger[52] , d_count_after_trigger[52], logic_analyzer, 1
instance = comp, \Add0~1 , Add0~1, logic_analyzer, 1
instance = comp, \d_count_after_trigger[53] , d_count_after_trigger[53], logic_analyzer, 1
instance = comp, \Add0~29 , Add0~29, logic_analyzer, 1
instance = comp, \d_count_after_trigger[54]~DUPLICATE , d_count_after_trigger[54]~DUPLICATE, logic_analyzer, 1
instance = comp, \Add0~33 , Add0~33, logic_analyzer, 1
instance = comp, \d_count_after_trigger[55] , d_count_after_trigger[55], logic_analyzer, 1
instance = comp, \Add0~21 , Add0~21, logic_analyzer, 1
instance = comp, \d_count_after_trigger[56] , d_count_after_trigger[56], logic_analyzer, 1
instance = comp, \Add0~37 , Add0~37, logic_analyzer, 1
instance = comp, \d_count_after_trigger[57] , d_count_after_trigger[57], logic_analyzer, 1
instance = comp, \Add0~41 , Add0~41, logic_analyzer, 1
instance = comp, \d_count_after_trigger[58] , d_count_after_trigger[58], logic_analyzer, 1
instance = comp, \Add0~25 , Add0~25, logic_analyzer, 1
instance = comp, \d_count_after_trigger[59] , d_count_after_trigger[59], logic_analyzer, 1
instance = comp, \Add0~13 , Add0~13, logic_analyzer, 1
instance = comp, \d_count_after_trigger[60] , d_count_after_trigger[60], logic_analyzer, 1
instance = comp, \Add0~17 , Add0~17, logic_analyzer, 1
instance = comp, \d_count_after_trigger[61] , d_count_after_trigger[61], logic_analyzer, 1
instance = comp, \Add0~5 , Add0~5, logic_analyzer, 1
instance = comp, \d_count_after_trigger[62] , d_count_after_trigger[62], logic_analyzer, 1
instance = comp, \Add0~9 , Add0~9, logic_analyzer, 1
instance = comp, \d_count_after_trigger[63]~DUPLICATE , d_count_after_trigger[63]~DUPLICATE, logic_analyzer, 1
instance = comp, \d_count_after_trigger[54] , d_count_after_trigger[54], logic_analyzer, 1
instance = comp, \Equal0~1 , Equal0~1, logic_analyzer, 1
instance = comp, \Equal0~2 , Equal0~2, logic_analyzer, 1
instance = comp, \Equal0~3 , Equal0~3, logic_analyzer, 1
instance = comp, \Equal0~0 , Equal0~0, logic_analyzer, 1
instance = comp, \Equal0~4 , Equal0~4, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[52] , reg_SAMPLE_D_LIMIT[52], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[51] , reg_SAMPLE_D_LIMIT[51], logic_analyzer, 1
instance = comp, \Equal0~5 , Equal0~5, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[53] , reg_SAMPLE_D_LIMIT[53], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[48] , reg_SAMPLE_D_LIMIT[48], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[50] , reg_SAMPLE_D_LIMIT[50], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[49] , reg_SAMPLE_D_LIMIT[49], logic_analyzer, 1
instance = comp, \Equal0~6 , Equal0~6, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[43] , reg_SAMPLE_D_LIMIT[43], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[42] , reg_SAMPLE_D_LIMIT[42], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[44] , reg_SAMPLE_D_LIMIT[44], logic_analyzer, 1
instance = comp, \Equal0~8 , Equal0~8, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[37]~feeder , reg_SAMPLE_D_LIMIT[37]~feeder, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[37] , reg_SAMPLE_D_LIMIT[37], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[38] , reg_SAMPLE_D_LIMIT[38], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[36]~feeder , reg_SAMPLE_D_LIMIT[36]~feeder, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[36] , reg_SAMPLE_D_LIMIT[36], logic_analyzer, 1
instance = comp, \Equal0~9 , Equal0~9, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[41] , reg_SAMPLE_D_LIMIT[41], logic_analyzer, 1
instance = comp, \d_count_after_trigger[40] , d_count_after_trigger[40], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[40] , reg_SAMPLE_D_LIMIT[40], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[39] , reg_SAMPLE_D_LIMIT[39], logic_analyzer, 1
instance = comp, \Equal0~10 , Equal0~10, logic_analyzer, 1
instance = comp, \Equal0~11 , Equal0~11, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[45] , reg_SAMPLE_D_LIMIT[45], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[46] , reg_SAMPLE_D_LIMIT[46], logic_analyzer, 1
instance = comp, \Equal0~7 , Equal0~7, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_LIMIT[47] , reg_SAMPLE_D_LIMIT[47], logic_analyzer, 1
instance = comp, \Equal0~12 , Equal0~12, logic_analyzer, 1
instance = comp, \Equal0~28 , Equal0~28, logic_analyzer, 1
instance = comp, \d_terminate~0 , d_terminate~0, logic_analyzer, 1
instance = comp, \d_terminate~feeder , d_terminate~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|d_fifo|dcfifo_component|auto_generated|valid_wrreq~0 , sdram_iface|d_fifo|dcfifo_component|auto_generated|valid_wrreq~0, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[206] , sdram_iface|prev_d_data[206], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[208] , sdram_iface|prev_d_data[208], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[204] , sdram_iface|prev_d_data[204], logic_analyzer, 1
instance = comp, \sdram_iface|always0~57 , sdram_iface|always0~57, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[26]~feeder , sdram_iface|prev_d_data[26]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[26] , sdram_iface|prev_d_data[26], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[22] , sdram_iface|prev_d_data[22], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[24] , sdram_iface|prev_d_data[24], logic_analyzer, 1
instance = comp, \sdram_iface|always0~53 , sdram_iface|always0~53, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[3]~feeder , sdram_iface|prev_d_data[3]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[3] , sdram_iface|prev_d_data[3], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_valid~1 , sdram_iface|prev_d_valid~1, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_valid~2 , sdram_iface|prev_d_valid~2, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_valid~0 , sdram_iface|prev_d_valid~0, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_valid , sdram_iface|prev_d_valid, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[2] , sdram_iface|prev_d_data[2], logic_analyzer, 1
instance = comp, \sdram_iface|always0~54 , sdram_iface|always0~54, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[11] , sdram_iface|prev_d_data[11], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[8]~feeder , sdram_iface|prev_d_data[8]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[8] , sdram_iface|prev_d_data[8], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[10] , sdram_iface|prev_d_data[10], logic_analyzer, 1
instance = comp, \sdram_iface|always0~55 , sdram_iface|always0~55, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[50] , sdram_iface|prev_d_data[50], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[27] , sdram_iface|prev_d_data[27], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[48] , sdram_iface|prev_d_data[48], logic_analyzer, 1
instance = comp, \sdram_iface|always0~52 , sdram_iface|always0~52, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[52] , sdram_iface|prev_d_data[52], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[56] , sdram_iface|prev_d_data[56], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[54] , sdram_iface|prev_d_data[54], logic_analyzer, 1
instance = comp, \sdram_iface|always0~51 , sdram_iface|always0~51, logic_analyzer, 1
instance = comp, \sdram_iface|always0~56 , sdram_iface|always0~56, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[246] , sdram_iface|prev_d_data[246], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[251]~feeder , sdram_iface|prev_d_data[251]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[251] , sdram_iface|prev_d_data[251], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[254] , sdram_iface|prev_d_data[254], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[250] , sdram_iface|prev_d_data[250], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[252] , sdram_iface|prev_d_data[252], logic_analyzer, 1
instance = comp, \sdram_iface|always0~42_RESYN1320 , sdram_iface|always0~42_RESYN1320, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[248] , sdram_iface|prev_d_data[248], logic_analyzer, 1
instance = comp, \sdram_iface|always0~42_RESYN1322 , sdram_iface|always0~42_RESYN1322, logic_analyzer, 1
instance = comp, \sdram_iface|always0~42 , sdram_iface|always0~42, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[100] , sdram_iface|prev_d_data[100], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[104] , sdram_iface|prev_d_data[104], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[102] , sdram_iface|prev_d_data[102], logic_analyzer, 1
instance = comp, \sdram_iface|always0~61 , sdram_iface|always0~61, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[106] , sdram_iface|prev_d_data[106], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[108] , sdram_iface|prev_d_data[108], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[110] , sdram_iface|prev_d_data[110], logic_analyzer, 1
instance = comp, \sdram_iface|always0~62 , sdram_iface|always0~62, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[122] , sdram_iface|prev_d_data[122], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[120] , sdram_iface|prev_d_data[120], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[118] , sdram_iface|prev_d_data[118], logic_analyzer, 1
instance = comp, \sdram_iface|always0~59 , sdram_iface|always0~59, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[123] , sdram_iface|prev_d_data[123], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[202] , sdram_iface|prev_d_data[202], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[124] , sdram_iface|prev_d_data[124], logic_analyzer, 1
instance = comp, \sdram_iface|always0~58 , sdram_iface|always0~58, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[112] , sdram_iface|prev_d_data[112], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[116] , sdram_iface|prev_d_data[116], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[114] , sdram_iface|prev_d_data[114], logic_analyzer, 1
instance = comp, \sdram_iface|always0~60 , sdram_iface|always0~60, logic_analyzer, 1
instance = comp, \sdram_iface|always0~63 , sdram_iface|always0~63, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[59]~feeder , sdram_iface|prev_d_data[59]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[59] , sdram_iface|prev_d_data[59], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[58]~feeder , sdram_iface|prev_d_data[58]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[58] , sdram_iface|prev_d_data[58], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[60] , sdram_iface|prev_d_data[60], logic_analyzer, 1
instance = comp, \sdram_iface|always0~50 , sdram_iface|always0~50, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[212]~feeder , sdram_iface|prev_d_data[212]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[212] , sdram_iface|prev_d_data[212], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[214] , sdram_iface|prev_d_data[214], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[210]~feeder , sdram_iface|prev_d_data[210]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[210] , sdram_iface|prev_d_data[210], logic_analyzer, 1
instance = comp, \sdram_iface|always0~47 , sdram_iface|always0~47, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[242]~feeder , sdram_iface|prev_d_data[242]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[242] , sdram_iface|prev_d_data[242], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[240] , sdram_iface|prev_d_data[240], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[244] , sdram_iface|prev_d_data[244], logic_analyzer, 1
instance = comp, \sdram_iface|always0~43 , sdram_iface|always0~43, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[238] , sdram_iface|prev_d_data[238], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[236]~feeder , sdram_iface|prev_d_data[236]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[236] , sdram_iface|prev_d_data[236], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[234]~feeder , sdram_iface|prev_d_data[234]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[234] , sdram_iface|prev_d_data[234], logic_analyzer, 1
instance = comp, \sdram_iface|always0~44 , sdram_iface|always0~44, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[230] , sdram_iface|prev_d_data[230], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[228] , sdram_iface|prev_d_data[228], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[232] , sdram_iface|prev_d_data[232], logic_analyzer, 1
instance = comp, \sdram_iface|always0~45 , sdram_iface|always0~45, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[222] , sdram_iface|prev_d_data[222], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[226] , sdram_iface|prev_d_data[226], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[224] , sdram_iface|prev_d_data[224], logic_analyzer, 1
instance = comp, \sdram_iface|always0~46 , sdram_iface|always0~46, logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[220] , sdram_iface|prev_d_data[220], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[216] , sdram_iface|prev_d_data[216], logic_analyzer, 1
instance = comp, \sdram_iface|prev_d_data[218] , sdram_iface|prev_d_data[218], logic_analyzer, 1
instance = comp, \sdram_iface|always0~48 , sdram_iface|always0~48, logic_analyzer, 1
instance = comp, \sdram_iface|always0~49 , sdram_iface|always0~49, logic_analyzer, 1
instance = comp, \sdram_iface|always0~64 , sdram_iface|always0~64, logic_analyzer, 1
instance = comp, \sdram_iface|prev_compressed~0 , sdram_iface|prev_compressed~0, logic_analyzer, 1
instance = comp, \sdram_iface|prev_compressed~1 , sdram_iface|prev_compressed~1, logic_analyzer, 1
instance = comp, \sdram_iface|prev_compressed , sdram_iface|prev_compressed, logic_analyzer, 1
instance = comp, \sdram_iface|triggered~0 , sdram_iface|triggered~0, logic_analyzer, 1
instance = comp, \sdram_iface|triggered~3 , sdram_iface|triggered~3, logic_analyzer, 1
instance = comp, \sdram_iface|triggered , sdram_iface|triggered, logic_analyzer, 1
instance = comp, \sdram_iface|state~18 , sdram_iface|state~18, logic_analyzer, 1
instance = comp, \sdram_iface|state.FINI1 , sdram_iface|state.FINI1, logic_analyzer, 1
instance = comp, \sdram_iface|state~16 , sdram_iface|state~16, logic_analyzer, 1
instance = comp, \sdram_iface|state.WAIT~feeder , sdram_iface|state.WAIT~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|state.WAIT , sdram_iface|state.WAIT, logic_analyzer, 1
instance = comp, \cdc_d|to_buf[0] , cdc_d|to_buf[0], logic_analyzer, 1
instance = comp, \cdc_d|to_buf[1]~feeder , cdc_d|to_buf[1]~feeder, logic_analyzer, 1
instance = comp, \cdc_d|to_buf[1] , cdc_d|to_buf[1], logic_analyzer, 1
instance = comp, \d_state.D_INFO_RUN~feeder , d_state.D_INFO_RUN~feeder, logic_analyzer, 1
instance = comp, \d_state.D_INFO_RUN , d_state.D_INFO_RUN, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[52] , reg_SAMPLE_D_COUNT[52], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[53] , reg_SAMPLE_D_COUNT[53], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][21] , mm|buf_readdata[5][21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][21] , mm|buf_readdata[4][21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][21]~feeder , mm|buf_readdata[6][21]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][21] , mm|buf_readdata[6][21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][21] , mm|buf_readdata[7][21], logic_analyzer, 1
instance = comp, \mm|Mux11~1 , mm|Mux11~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[21] , clk_mon_sample|count[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][21] , mm|buf_readdata[14][21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][21] , mm|buf_readdata[13][21], logic_analyzer, 1
instance = comp, \clk_mon_data|count[21] , clk_mon_data|count[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][21] , mm|buf_readdata[15][21], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[21] , reg_ADC_CONFIG_2[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][21] , mm|buf_readdata[12][21], logic_analyzer, 1
instance = comp, \mm|Mux11~3 , mm|Mux11~3, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[21]~feeder , sdram_iface|trig_addr[21]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[21] , sdram_iface|trig_addr[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][21] , mm|buf_readdata[10][21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][21] , mm|buf_readdata[8][21], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[21] , reg_ADC_CONFIG_1[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][21] , mm|buf_readdata[11][21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][21] , mm|buf_readdata[9][21], logic_analyzer, 1
instance = comp, \mm|Mux11~2 , mm|Mux11~2, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[21]~feeder , reg_TRIG_COND_MATCH[21]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[21] , reg_TRIG_COND_MATCH[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][21]~feeder , mm|buf_readdata[2][21]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][21] , mm|buf_readdata[2][21], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[21]~feeder , reg_TRIG_COND_MASK[21]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[21] , reg_TRIG_COND_MASK[21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][21]~feeder , mm|buf_readdata[3][21]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][21] , mm|buf_readdata[3][21], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][21] , mm|buf_readdata[0][21], logic_analyzer, 1
instance = comp, \mm|Mux11~0 , mm|Mux11~0, logic_analyzer, 1
instance = comp, \mm|Mux11~4 , mm|Mux11~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[21]~22 , mm|mm_readdata[21]~22, logic_analyzer, 1
instance = comp, \mm|mm_readdata[21] , mm|mm_readdata[21], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~21 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][21] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][21], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[21]~54 , u0|mm_interconnect_0|rsp_mux_001|src_data[21]~54, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~20 , u0|mm_interconnect_0|cmd_mux_002|src_payload~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]_NEW_REG392 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]_NEW_REG392, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]_NEW186 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20]_NEW186, logic_analyzer, 1
instance = comp, \mm|reg_writedata[20] , mm|reg_writedata[20], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[20] , reg_ADC_CONFIG_1[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][20] , mm|buf_readdata[11][20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][20]~feeder , mm|buf_readdata[7][20]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][20] , mm|buf_readdata[7][20], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[20]~feeder , reg_TRIG_COND_MASK[20]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[20] , reg_TRIG_COND_MASK[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][20] , mm|buf_readdata[3][20], logic_analyzer, 1
instance = comp, \clk_mon_data|count[20] , clk_mon_data|count[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][20] , mm|buf_readdata[15][20], logic_analyzer, 1
instance = comp, \mm|Mux12~3 , mm|Mux12~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][20]~feeder , mm|buf_readdata[8][20]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][20] , mm|buf_readdata[8][20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][20] , mm|buf_readdata[4][20], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[20] , reg_ADC_CONFIG_2[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][20] , mm|buf_readdata[12][20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][20] , mm|buf_readdata[0][20], logic_analyzer, 1
instance = comp, \mm|Mux12~0 , mm|Mux12~0, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[20]~feeder , sdram_iface|trig_addr[20]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[20] , sdram_iface|trig_addr[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][20] , mm|buf_readdata[10][20], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[20] , reg_TRIG_COND_MATCH[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][20] , mm|buf_readdata[2][20], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[20] , clk_mon_sample|count[20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][20] , mm|buf_readdata[14][20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][20] , mm|buf_readdata[6][20], logic_analyzer, 1
instance = comp, \mm|Mux12~2 , mm|Mux12~2, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][20]~feeder , mm|buf_readdata[5][20]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][20] , mm|buf_readdata[5][20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][20] , mm|buf_readdata[13][20], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][20]~feeder , mm|buf_readdata[9][20]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][20] , mm|buf_readdata[9][20], logic_analyzer, 1
instance = comp, \mm|Mux12~1 , mm|Mux12~1, logic_analyzer, 1
instance = comp, \mm|Mux12~4 , mm|Mux12~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[20]~21 , mm|mm_readdata[20]~21, logic_analyzer, 1
instance = comp, \mm|mm_readdata[20] , mm|mm_readdata[20], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][20] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][20], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~20 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][20] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][20], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[20]~53 , u0|mm_interconnect_0|rsp_mux_001|src_data[20]~53, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~1 , u0|mm_interconnect_0|cmd_mux_002|src_payload~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]_NEW_REG468 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]_NEW_REG468, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]_NEW_REG466 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]_NEW_REG466, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]_NEW224 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]_NEW224, logic_analyzer, 1
instance = comp, \mm|reg_writedata[1]~feeder , mm|reg_writedata[1]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[1] , mm|reg_writedata[1], logic_analyzer, 1
instance = comp, \reg_CTRL.rst_digital , reg_CTRL.rst_digital, logic_analyzer, 1
instance = comp, \comb~3 , comb~3, logic_analyzer, 1
instance = comp, \reset_sync_d_pipeline|bufs[0] , reset_sync_d_pipeline|bufs[0], logic_analyzer, 1
instance = comp, \reset_sync_d_pipeline|bufs[1] , reset_sync_d_pipeline|bufs[1], logic_analyzer, 1
instance = comp, \reset_sync_d_pipeline|bufs[2]~feeder , reset_sync_d_pipeline|bufs[2]~feeder, logic_analyzer, 1
instance = comp, \reset_sync_d_pipeline|bufs[2] , reset_sync_d_pipeline|bufs[2], logic_analyzer, 1
instance = comp, \reset_sync_d_pipeline|rst_out~0 , reset_sync_d_pipeline|rst_out~0, logic_analyzer, 1
instance = comp, \reset_sync_d_pipeline|rst_out , reset_sync_d_pipeline|rst_out, logic_analyzer, 1
instance = comp, \channel_mapper|valid_ctr[0]~DUPLICATE , channel_mapper|valid_ctr[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \channel_mapper|Mux248~1 , channel_mapper|Mux248~1, logic_analyzer, 1
instance = comp, \channel_mapper|Mux248~2 , channel_mapper|Mux248~2, logic_analyzer, 1
instance = comp, \channel_mapper|out_valid , channel_mapper|out_valid, logic_analyzer, 1
instance = comp, \Add1~1 , Add1~1, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[0] , reg_SAMPLE_D_COUNT[0], logic_analyzer, 1
instance = comp, \Add1~9 , Add1~9, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[1] , reg_SAMPLE_D_COUNT[1], logic_analyzer, 1
instance = comp, \Add1~17 , Add1~17, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[2] , reg_SAMPLE_D_COUNT[2], logic_analyzer, 1
instance = comp, \Add1~25 , Add1~25, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[3] , reg_SAMPLE_D_COUNT[3], logic_analyzer, 1
instance = comp, \Add1~33 , Add1~33, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[4] , reg_SAMPLE_D_COUNT[4], logic_analyzer, 1
instance = comp, \Add1~41 , Add1~41, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[5] , reg_SAMPLE_D_COUNT[5], logic_analyzer, 1
instance = comp, \Add1~49 , Add1~49, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[6] , reg_SAMPLE_D_COUNT[6], logic_analyzer, 1
instance = comp, \Add1~57 , Add1~57, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[7] , reg_SAMPLE_D_COUNT[7], logic_analyzer, 1
instance = comp, \Add1~65 , Add1~65, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[8] , reg_SAMPLE_D_COUNT[8], logic_analyzer, 1
instance = comp, \Add1~73 , Add1~73, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[9] , reg_SAMPLE_D_COUNT[9], logic_analyzer, 1
instance = comp, \Add1~81 , Add1~81, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[10] , reg_SAMPLE_D_COUNT[10], logic_analyzer, 1
instance = comp, \Add1~89 , Add1~89, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[11] , reg_SAMPLE_D_COUNT[11], logic_analyzer, 1
instance = comp, \Add1~97 , Add1~97, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[12] , reg_SAMPLE_D_COUNT[12], logic_analyzer, 1
instance = comp, \Add1~105 , Add1~105, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[13] , reg_SAMPLE_D_COUNT[13], logic_analyzer, 1
instance = comp, \Add1~113 , Add1~113, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[14] , reg_SAMPLE_D_COUNT[14], logic_analyzer, 1
instance = comp, \Add1~121 , Add1~121, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[15] , reg_SAMPLE_D_COUNT[15], logic_analyzer, 1
instance = comp, \Add1~129 , Add1~129, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[16] , reg_SAMPLE_D_COUNT[16], logic_analyzer, 1
instance = comp, \Add1~137 , Add1~137, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[17] , reg_SAMPLE_D_COUNT[17], logic_analyzer, 1
instance = comp, \Add1~145 , Add1~145, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[18] , reg_SAMPLE_D_COUNT[18], logic_analyzer, 1
instance = comp, \Add1~153 , Add1~153, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[19] , reg_SAMPLE_D_COUNT[19], logic_analyzer, 1
instance = comp, \Add1~161 , Add1~161, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[20] , reg_SAMPLE_D_COUNT[20], logic_analyzer, 1
instance = comp, \Add1~169 , Add1~169, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[21] , reg_SAMPLE_D_COUNT[21], logic_analyzer, 1
instance = comp, \Add1~177 , Add1~177, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[22] , reg_SAMPLE_D_COUNT[22], logic_analyzer, 1
instance = comp, \Add1~185 , Add1~185, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[23] , reg_SAMPLE_D_COUNT[23], logic_analyzer, 1
instance = comp, \Add1~193 , Add1~193, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[24] , reg_SAMPLE_D_COUNT[24], logic_analyzer, 1
instance = comp, \Add1~201 , Add1~201, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[25] , reg_SAMPLE_D_COUNT[25], logic_analyzer, 1
instance = comp, \Add1~209 , Add1~209, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[26] , reg_SAMPLE_D_COUNT[26], logic_analyzer, 1
instance = comp, \Add1~217 , Add1~217, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[27] , reg_SAMPLE_D_COUNT[27], logic_analyzer, 1
instance = comp, \Add1~225 , Add1~225, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[28] , reg_SAMPLE_D_COUNT[28], logic_analyzer, 1
instance = comp, \Add1~233 , Add1~233, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[29] , reg_SAMPLE_D_COUNT[29], logic_analyzer, 1
instance = comp, \Add1~241 , Add1~241, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[30] , reg_SAMPLE_D_COUNT[30], logic_analyzer, 1
instance = comp, \Add1~249 , Add1~249, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[31] , reg_SAMPLE_D_COUNT[31], logic_analyzer, 1
instance = comp, \Add1~5 , Add1~5, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[32] , reg_SAMPLE_D_COUNT[32], logic_analyzer, 1
instance = comp, \Add1~13 , Add1~13, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[33] , reg_SAMPLE_D_COUNT[33], logic_analyzer, 1
instance = comp, \Add1~21 , Add1~21, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[34] , reg_SAMPLE_D_COUNT[34], logic_analyzer, 1
instance = comp, \Add1~29 , Add1~29, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[35] , reg_SAMPLE_D_COUNT[35], logic_analyzer, 1
instance = comp, \Add1~37 , Add1~37, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[36] , reg_SAMPLE_D_COUNT[36], logic_analyzer, 1
instance = comp, \Add1~45 , Add1~45, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[37] , reg_SAMPLE_D_COUNT[37], logic_analyzer, 1
instance = comp, \Add1~53 , Add1~53, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[38] , reg_SAMPLE_D_COUNT[38], logic_analyzer, 1
instance = comp, \Add1~61 , Add1~61, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[39] , reg_SAMPLE_D_COUNT[39], logic_analyzer, 1
instance = comp, \Add1~69 , Add1~69, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[40] , reg_SAMPLE_D_COUNT[40], logic_analyzer, 1
instance = comp, \Add1~77 , Add1~77, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[41] , reg_SAMPLE_D_COUNT[41], logic_analyzer, 1
instance = comp, \Add1~85 , Add1~85, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[42] , reg_SAMPLE_D_COUNT[42], logic_analyzer, 1
instance = comp, \Add1~93 , Add1~93, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[43] , reg_SAMPLE_D_COUNT[43], logic_analyzer, 1
instance = comp, \Add1~101 , Add1~101, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[44] , reg_SAMPLE_D_COUNT[44], logic_analyzer, 1
instance = comp, \Add1~109 , Add1~109, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[45] , reg_SAMPLE_D_COUNT[45], logic_analyzer, 1
instance = comp, \Add1~117 , Add1~117, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[46] , reg_SAMPLE_D_COUNT[46], logic_analyzer, 1
instance = comp, \Add1~125 , Add1~125, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[47] , reg_SAMPLE_D_COUNT[47], logic_analyzer, 1
instance = comp, \Add1~133 , Add1~133, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[48] , reg_SAMPLE_D_COUNT[48], logic_analyzer, 1
instance = comp, \Add1~141 , Add1~141, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[49] , reg_SAMPLE_D_COUNT[49], logic_analyzer, 1
instance = comp, \Add1~149 , Add1~149, logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[50] , reg_SAMPLE_D_COUNT[50], logic_analyzer, 1
instance = comp, \reg_SAMPLE_D_COUNT[51] , reg_SAMPLE_D_COUNT[51], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][19] , mm|buf_readdata[5][19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][19]~feeder , mm|buf_readdata[4][19]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][19] , mm|buf_readdata[4][19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][19] , mm|buf_readdata[7][19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][19] , mm|buf_readdata[6][19], logic_analyzer, 1
instance = comp, \mm|Mux13~1 , mm|Mux13~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[19] , clk_mon_sample|count[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][19] , mm|buf_readdata[14][19], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[19]~feeder , reg_ADC_CONFIG_2[19]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[19] , reg_ADC_CONFIG_2[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][19]~feeder , mm|buf_readdata[12][19]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][19] , mm|buf_readdata[12][19], logic_analyzer, 1
instance = comp, \clk_mon_data|count[19] , clk_mon_data|count[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][19] , mm|buf_readdata[15][19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][19] , mm|buf_readdata[13][19], logic_analyzer, 1
instance = comp, \mm|Mux13~3 , mm|Mux13~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][19]~feeder , mm|buf_readdata[8][19]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][19] , mm|buf_readdata[8][19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][19]~feeder , mm|buf_readdata[9][19]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][19] , mm|buf_readdata[9][19], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[19]~feeder , reg_ADC_CONFIG_1[19]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[19] , reg_ADC_CONFIG_1[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][19] , mm|buf_readdata[11][19], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[19]~feeder , sdram_iface|trig_addr[19]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[19] , sdram_iface|trig_addr[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][19] , mm|buf_readdata[10][19], logic_analyzer, 1
instance = comp, \mm|Mux13~2 , mm|Mux13~2, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[19]~feeder , reg_TRIG_COND_MASK[19]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[19] , reg_TRIG_COND_MASK[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][19] , mm|buf_readdata[3][19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][19] , mm|buf_readdata[0][19], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[19] , reg_TRIG_COND_MATCH[19], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][19] , mm|buf_readdata[2][19], logic_analyzer, 1
instance = comp, \mm|Mux13~0 , mm|Mux13~0, logic_analyzer, 1
instance = comp, \mm|Mux13~4 , mm|Mux13~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[19]~20 , mm|mm_readdata[19]~20, logic_analyzer, 1
instance = comp, \mm|mm_readdata[19] , mm|mm_readdata[19], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][19] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][19], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~19 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][19] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][19], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[19]~52 , u0|mm_interconnect_0|rsp_mux_001|src_data[19]~52, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~18 , u0|mm_interconnect_0|cmd_mux_002|src_payload~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]_NEW_REG400 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]_NEW_REG400, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]_NEW190 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18]_NEW190, logic_analyzer, 1
instance = comp, \mm|reg_writedata[18] , mm|reg_writedata[18], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[18] , reg_TRIG_COND_MASK[18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][18]~feeder , mm|buf_readdata[3][18]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][18] , mm|buf_readdata[3][18], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[18] , reg_ADC_CONFIG_1[18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][18] , mm|buf_readdata[11][18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][18]~feeder , mm|buf_readdata[7][18]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][18] , mm|buf_readdata[7][18], logic_analyzer, 1
instance = comp, \clk_mon_data|count[18] , clk_mon_data|count[18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][18] , mm|buf_readdata[15][18], logic_analyzer, 1
instance = comp, \mm|Mux14~3 , mm|Mux14~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][18]~feeder , mm|buf_readdata[8][18]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][18] , mm|buf_readdata[8][18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][18] , mm|buf_readdata[4][18], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[18]~feeder , reg_ADC_CONFIG_2[18]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[18] , reg_ADC_CONFIG_2[18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][18] , mm|buf_readdata[12][18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][18] , mm|buf_readdata[0][18], logic_analyzer, 1
instance = comp, \mm|Mux14~0 , mm|Mux14~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][18]~feeder , mm|buf_readdata[9][18]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][18] , mm|buf_readdata[9][18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][18]~feeder , mm|buf_readdata[5][18]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][18] , mm|buf_readdata[5][18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][18] , mm|buf_readdata[13][18], logic_analyzer, 1
instance = comp, \mm|Mux14~1 , mm|Mux14~1, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[18] , sdram_iface|trig_addr[18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][18] , mm|buf_readdata[10][18], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[18] , reg_TRIG_COND_MATCH[18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][18]~feeder , mm|buf_readdata[2][18]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][18] , mm|buf_readdata[2][18], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[18] , clk_mon_sample|count[18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][18] , mm|buf_readdata[14][18], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][18] , mm|buf_readdata[6][18], logic_analyzer, 1
instance = comp, \mm|Mux14~2 , mm|Mux14~2, logic_analyzer, 1
instance = comp, \mm|Mux14~4 , mm|Mux14~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[18]~19 , mm|mm_readdata[18]~19, logic_analyzer, 1
instance = comp, \mm|mm_readdata[18] , mm|mm_readdata[18], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][18] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][18], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~18 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][18] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][18], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[18]~51 , u0|mm_interconnect_0|rsp_mux_001|src_data[18]~51, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~17 , u0|mm_interconnect_0|cmd_mux_002|src_payload~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]_NEW_REG404 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]_NEW_REG404, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]_NEW192 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17]_NEW192, logic_analyzer, 1
instance = comp, \mm|reg_writedata[17]~feeder , mm|reg_writedata[17]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[17] , mm|reg_writedata[17], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[17]~feeder , reg_TRIG_COND_MASK[17]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[17] , reg_TRIG_COND_MASK[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][17] , mm|buf_readdata[3][17], logic_analyzer, 1
instance = comp, \sdram_iface|fill_wrapped~0 , sdram_iface|fill_wrapped~0, logic_analyzer, 1
instance = comp, \sdram_iface|fill_wrapped , sdram_iface|fill_wrapped, logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][17]~4 , mm|buf_readdata[1][17]~4, logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][17] , mm|buf_readdata[1][17], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[17]~feeder , reg_TRIG_COND_MATCH[17]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[17] , reg_TRIG_COND_MATCH[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][17]~feeder , mm|buf_readdata[2][17]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][17] , mm|buf_readdata[2][17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][17] , mm|buf_readdata[0][17], logic_analyzer, 1
instance = comp, \mm|Mux15~0 , mm|Mux15~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][17] , mm|buf_readdata[5][17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][17]~feeder , mm|buf_readdata[4][17]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][17] , mm|buf_readdata[4][17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][17] , mm|buf_readdata[6][17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][17] , mm|buf_readdata[7][17], logic_analyzer, 1
instance = comp, \mm|Mux15~1 , mm|Mux15~1, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[17]~DUPLICATE , reg_SAMPLE_A_COUNT[17]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][17] , mm|buf_readdata[13][17], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[17]~feeder , reg_ADC_CONFIG_2[17]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[17] , reg_ADC_CONFIG_2[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][17] , mm|buf_readdata[12][17], logic_analyzer, 1
instance = comp, \clk_mon_data|count[17] , clk_mon_data|count[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][17] , mm|buf_readdata[15][17], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[17] , clk_mon_sample|count[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][17]~feeder , mm|buf_readdata[14][17]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][17] , mm|buf_readdata[14][17], logic_analyzer, 1
instance = comp, \mm|Mux15~3 , mm|Mux15~3, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[17] , sdram_iface|trig_addr[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][17] , mm|buf_readdata[10][17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][17]~feeder , mm|buf_readdata[9][17]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][17] , mm|buf_readdata[9][17], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[17]~feeder , reg_ADC_CONFIG_1[17]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[17] , reg_ADC_CONFIG_1[17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][17] , mm|buf_readdata[11][17], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][17] , mm|buf_readdata[8][17], logic_analyzer, 1
instance = comp, \mm|Mux15~2 , mm|Mux15~2, logic_analyzer, 1
instance = comp, \mm|Mux15~4 , mm|Mux15~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[17]~18 , mm|mm_readdata[17]~18, logic_analyzer, 1
instance = comp, \mm|mm_readdata[17] , mm|mm_readdata[17], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~17 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][17] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][17], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[17]~50 , u0|mm_interconnect_0|rsp_mux_001|src_data[17]~50, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~16 , u0|mm_interconnect_0|cmd_mux_002|src_payload~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]_NEW_REG408 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]_NEW_REG408, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]_NEW194 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16]_NEW194, logic_analyzer, 1
instance = comp, \mm|reg_writedata[16]~feeder , mm|reg_writedata[16]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[16] , mm|reg_writedata[16], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[16]~feeder , reg_ADC_CONFIG_1[16]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[16] , reg_ADC_CONFIG_1[16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][16] , mm|buf_readdata[11][16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][16] , mm|buf_readdata[7][16], logic_analyzer, 1
instance = comp, \clk_mon_data|count[16] , clk_mon_data|count[16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][16] , mm|buf_readdata[15][16], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[16] , reg_TRIG_COND_MASK[16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][16]~feeder , mm|buf_readdata[3][16]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][16] , mm|buf_readdata[3][16], logic_analyzer, 1
instance = comp, \mm|Mux16~3 , mm|Mux16~3, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[16]~feeder , sdram_iface|trig_addr[16]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[16] , sdram_iface|trig_addr[16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][16] , mm|buf_readdata[10][16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][16]~feeder , mm|buf_readdata[6][16]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][16] , mm|buf_readdata[6][16], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[16] , clk_mon_sample|count[16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][16] , mm|buf_readdata[14][16], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[16] , reg_TRIG_COND_MATCH[16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][16]~feeder , mm|buf_readdata[2][16]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][16] , mm|buf_readdata[2][16], logic_analyzer, 1
instance = comp, \mm|Mux16~2 , mm|Mux16~2, logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][16]~feeder , mm|buf_readdata[1][16]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][16] , mm|buf_readdata[1][16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][16] , mm|buf_readdata[5][16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][16]~feeder , mm|buf_readdata[9][16]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][16] , mm|buf_readdata[9][16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][16] , mm|buf_readdata[13][16], logic_analyzer, 1
instance = comp, \mm|Mux16~1 , mm|Mux16~1, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[16] , reg_ADC_CONFIG_2[16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][16]~feeder , mm|buf_readdata[12][16]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][16] , mm|buf_readdata[12][16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][16] , mm|buf_readdata[8][16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][16] , mm|buf_readdata[0][16], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][16] , mm|buf_readdata[4][16], logic_analyzer, 1
instance = comp, \mm|Mux16~0 , mm|Mux16~0, logic_analyzer, 1
instance = comp, \mm|Mux16~4 , mm|Mux16~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[16]~17 , mm|mm_readdata[16]~17, logic_analyzer, 1
instance = comp, \mm|mm_readdata[16] , mm|mm_readdata[16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][16] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~16 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][16] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][16], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[16]~49 , u0|mm_interconnect_0|rsp_mux_001|src_data[16]~49, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|log2ceil~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan12~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~4 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~7 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~7 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[0]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~37, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~33, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~6 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[1]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector18~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[2]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[78] , u0|mm_interconnect_0|cmd_mux_001|src_data[78], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[79] , u0|mm_interconnect_0|cmd_mux_001|src_data[79], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[35] , u0|mm_interconnect_0|cmd_mux_001|src_data[35], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[32] , u0|mm_interconnect_0|cmd_mux_001|src_data[32], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[34] , u0|mm_interconnect_0|cmd_mux_001|src_data[34], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[33] , u0|mm_interconnect_0|cmd_mux_001|src_data[33], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|WideOr0~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|WideOr0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG100 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG100, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM109_OTERM877~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM109_OTERM877~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM109_NEW_REG878 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM109_NEW_REG878, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~4 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~6 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~25 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~17 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add3~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector11~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM95_NEW_REG934 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM95_NEW_REG934, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM95_NEW_REG932 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM95_NEW_REG932, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[72]~_Duplicate , u0|mm_interconnect_0|cmd_mux_001|src_data[72]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG20 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG98 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG98, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[72] , u0|mm_interconnect_0|cmd_mux_001|src_data[72], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG96 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG96, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[77] , u0|mm_interconnect_0|cmd_mux_001|src_data[77], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~25 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~17 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector5~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector12~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[71] , u0|mm_interconnect_0|cmd_mux_001|src_data[71], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG118 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG118, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM117_NEW_REG956 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM117_NEW_REG956, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM117_NEW_REG958 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM117_NEW_REG958, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[71]~_Duplicate , u0|mm_interconnect_0|cmd_mux_001|src_data[71]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~12 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~13 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG120 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG120, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG566 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG566, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~16 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG570 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG570, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector13~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector6~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[70] , u0|mm_interconnect_0|cmd_mux_001|src_data[70], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG134 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG134, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[70]~_Duplicate , u0|mm_interconnect_0|cmd_mux_001|src_data[70]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG132 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG132, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG568 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG568, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~15 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]_NEW_REG554 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]_NEW_REG554, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~14 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan14~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[3]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector17~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]~DUPLICATE , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[4]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector16~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector14~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector14~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~4 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[6]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~8 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM109_NEW_REG876 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM109_NEW_REG876, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM109_NEW_REG880 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM109_NEW_REG880, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM109_NEW_REG882 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM109_NEW_REG882, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[76]~2_Duplicate , u0|mm_interconnect_0|cmd_mux_001|src_data[76]~2_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_NEW_REG106 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_NEW_REG106, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~9 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always3~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always3~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always2~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always2~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~32 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~34 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~35 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~19 , u0|mm_interconnect_0|cmd_mux_001|src_payload~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector16~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector16~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector2~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector2~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel_1[4]~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel_1[4]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~22 , u0|mm_interconnect_0|cmd_mux_001|src_payload~22, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~20 , u0|mm_interconnect_0|cmd_mux_001|src_payload~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|gnd , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|gnd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~18 , u0|mm_interconnect_0|cmd_mux_001|src_payload~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~17 , u0|mm_interconnect_0|cmd_mux_001|src_payload~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~16 , u0|mm_interconnect_0|cmd_mux_001|src_payload~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_0|lcell_inst , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_0|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_3|lcell_inst , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_3|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_2|lcell_inst , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_2|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_1|lcell_inst , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_1|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_4|lcell_inst , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_4|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]_NEW322 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]_NEW322, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]_NEW302 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]_NEW302, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~38 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]_NEW334 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]_NEW334, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]_NEW336 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]_NEW336, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]_NEW304 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]_NEW304, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~16 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]_NEW332 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]_NEW332, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]_NEW316 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]_NEW316, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16_OTERM745DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16_OTERM745DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]_NEW282 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]_NEW282, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]_NEW318 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]_NEW318, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~24 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]_NEW308 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]_NEW308, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]_NEW310 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]_NEW310, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~32 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_OTERM1065DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_OTERM1065DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]_NEW280 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]_NEW280, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~25 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~25_NEW_REG766 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~25_NEW_REG766, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]_NEW276 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]_NEW276, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~49 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]_NEW278 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]_NEW278, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]_NEW284 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]_NEW284, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~189 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~189, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~195_RTM01215 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~195_RTM01215, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~195_NEW_REG1212 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~195_NEW_REG1212, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~199 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~199, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~200 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~200, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]_NEW328 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]_NEW328, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5_NEW_REG790 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5_NEW_REG790, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~198 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~198, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~29 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~201 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~201, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~187 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~187, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~202 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~202, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~203 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~203, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~2_RTM01071 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~2_RTM01071, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~2_NEW_REG1068 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~2_NEW_REG1068, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~196 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~196, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~188 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~188, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~188_NEW_REG1242 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~188_NEW_REG1242, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~191_RTM01179 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~191_RTM01179, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~191_NEW_REG1176 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~191_NEW_REG1176, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4_RTM0577 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4_RTM0577, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~30_RTM01011 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~30_RTM01011, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~30_NEW_REG1008 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~30_NEW_REG1008, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141_NEW_REG1004 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141_NEW_REG1004, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~26 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~26_NEW_REG1020 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~26_NEW_REG1020, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~190_RTM01225 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~190_RTM01225, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~190_NEW_REG1222 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~190_NEW_REG1222, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~192 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~192, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6_RTM01079 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6_RTM01079, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6_OTERM1077DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6_OTERM1077DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]_NEW306 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]_NEW306, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9_NEW_REG674 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9_NEW_REG674, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~193_RTM01219 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~193_RTM01219, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~193_NEW_REG1216 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~193_NEW_REG1216, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~194 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~194, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~197 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~197, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~204 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~204, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1_RTM01099 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1_RTM01099, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1_NEW_REG1096 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1_NEW_REG1096, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~152 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~152, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~180 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~180, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7_RTM01169 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7_RTM01169, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7_NEW_REG1166 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7_NEW_REG1166, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~181 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~181, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~182 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~182, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~182_NEW_REG1080 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~182_NEW_REG1080, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~28_RTM01015 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~28_RTM01015, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~28_NEW_REG1012 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~28_NEW_REG1012, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~0_RTM0657 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~0_RTM0657, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8_RTM01095 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8_RTM01095, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8_OTERM1093DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8_OTERM1093DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~183 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~183, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~24_NEW_REG764 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~24_NEW_REG764, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4_RTM01075 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4_RTM01075, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4_NEW_REG1072 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4_NEW_REG1072, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~173 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~173, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~174 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~174, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~175_RTM01151 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~175_RTM01151, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~175_NEW_REG1148 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~175_NEW_REG1148, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8_NEW_REG718 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8_NEW_REG718, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~184 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~184, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~185 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~185, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2_RTM0751 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2_RTM0751, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2_NEW_REG748 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2_NEW_REG748, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~176 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~176, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~1_RTM0795 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~1_RTM0795, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~1_NEW_REG792 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~1_NEW_REG792, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~177 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~177, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~178 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~178, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~179 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~179, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~186 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~186, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~244 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~244, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~145_RTM0613 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~145_RTM0613, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~148_RTM01155 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~148_RTM01155, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~148_NEW_REG1152 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~148_NEW_REG1152, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16_NEW_REG744 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16_NEW_REG744, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5_OTERM791DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5_OTERM791DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~156 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~156, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~157 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~157, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~22 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~151 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~151, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~153 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~153, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~4_NEW_REG806 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~4_NEW_REG806, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~154 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~154, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~142_RTM01163 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~142_RTM01163, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~142_NEW_REG1160 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~142_NEW_REG1160, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~143_RTM01175 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~143_RTM01175, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~143_NEW_REG1172 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~143_NEW_REG1172, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~144 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~144, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~139 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~139, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~140 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~140, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~140_NEW_REG1240 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~140_NEW_REG1240, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~146_RTM01159 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~146_RTM01159, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~146_NEW_REG1156 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~146_NEW_REG1156, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~147 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~147, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~149 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~149, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~150 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~150, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~155 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~155, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~162_RTM0973 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~162_RTM0973, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~162_NEW_REG970 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~162_NEW_REG970, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_RTM01031 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_RTM01031, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_OTERM1029DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_OTERM1029DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~163 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~163, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~3_RTM0617 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~3_RTM0617, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~6_RTM0681 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~6_RTM0681, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~159 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~159, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~166_RTM0985 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~166_RTM0985, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~166_NEW_REG982 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~166_NEW_REG982, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~167 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~167, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~167_NEW_REG974 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~167_NEW_REG974, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~168 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~168, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~6_NEW_REG678 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~6_NEW_REG678, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~250_RTM0680 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~250_RTM0680, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~73_RTM01014 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~73_RTM01014, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~160 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~160, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~160_NEW_REG976 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~160_NEW_REG976, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~161 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~161, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~161_NEW_REG968 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~161_NEW_REG968, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~250 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~250, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~158 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~158, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~164_RTM0981 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~164_RTM0981, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~164_NEW_REG978 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~164_NEW_REG978, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~165 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~165, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~169 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~169, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~171 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~171, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~172 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~172, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1_NEW_REG796 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1_NEW_REG796, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~170 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~170, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~243 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~243, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5_NEW_REG1032 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5_NEW_REG1032, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~23 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_NEW_REG1028 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_NEW_REG1028, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~26 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8_NEW_REG1092 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8_NEW_REG1092, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6_RTM01025 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6_RTM01025, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6_NEW_REG1022 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6_NEW_REG1022, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5_NEW_REG1026 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5_NEW_REG1026, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7_OTERM1167DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7_OTERM1167DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~27 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~28 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~29 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~29_NEW_REG720 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~29_NEW_REG720, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~33 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~34 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~35 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~36 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~30 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~31 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~37 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~69_RTM0771 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~69_RTM0771, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~69_NEW_REG768 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~69_NEW_REG768, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~77 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~77, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~76 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~76, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~78 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~78, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~79 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~79, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~67 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~67, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~80 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~80, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~81 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~81, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~71 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~71, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~25_OTERM767DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~25_OTERM767DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~68 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~68, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~74 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~74, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~70 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~70, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1_NEW_REG704 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1_NEW_REG704, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0_OTERM573DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0_OTERM573DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0_NEW_REG600 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0_NEW_REG600, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~3_NEW_REG644 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~3_NEW_REG644, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~72 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~72, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~73 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~73, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~75 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~75, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~82 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~82, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~10_RTM01091 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~10_RTM01091, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~10_NEW_REG1088 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~10_NEW_REG1088, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208_RTM01247 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208_RTM01247, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208_NEW_REG1244 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208_NEW_REG1244, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~213 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~213, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~216 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~216, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~214 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~214, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~215 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~215, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~207 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~207, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~207_NEW_REG1082 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~207_NEW_REG1082, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~209 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~209, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~211 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~211, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~205 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~205, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~210 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~210, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~206 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~206, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~212 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~212, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~245 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~245, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~1_RTM0717 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~1_RTM0717, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~1_NEW_REG714 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~1_NEW_REG714, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~87 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~87, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~86 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~86, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~91_RTM01141 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~91_RTM01141, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~91_NEW_REG1138 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~91_NEW_REG1138, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~97 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~97, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~94 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~94, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~95 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~95, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~96 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~96, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~98 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~98, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~99 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~99, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~46 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~100 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~100, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~101 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~101, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5_OTERM1027DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5_OTERM1027DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~85 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~85, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~83 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~83, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~84 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~84, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~92 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~92, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11_NEW_REG726 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11_NEW_REG726, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6_OTERM1023DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6_OTERM1023DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~89 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~89, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~89_NEW_REG782 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~89_NEW_REG782, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~87_NEW_REG658 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~87_NEW_REG658, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~86_NEW_REG606 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~86_NEW_REG606, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14_NEW_REG578 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14_NEW_REG578, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~88 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~88, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~90 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~90, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~93 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~93, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~102 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~102, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13_NEW_REG780 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13_NEW_REG780, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15_OTERM653DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15_OTERM653DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~51 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~51, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~51_NEW_REG646 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~51_NEW_REG646, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~50 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~50_NEW_REG604 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~50_NEW_REG604, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~52 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~49_NEW_REG722 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~49_NEW_REG722, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~65 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~65, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~66 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~66, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~53 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~63 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~63, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~57 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~57_NEW_REG1136 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~57_NEW_REG1136, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12_NEW_REG706 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12_NEW_REG706, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~59 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~58 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~58, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~58_NEW_REG1170 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~58_NEW_REG1170, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~27_RTM01019 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~27_RTM01019, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~27_NEW_REG1016 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~27_NEW_REG1016, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~60 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~60, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~61 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254_RTM01066 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254_RTM01066, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2_RTM01070 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2_RTM01070, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~258 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~258, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~55 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~55, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~56 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~62 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~62, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~54 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~64 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~64, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12_RTM01087 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12_RTM01087, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12_NEW_REG1084 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12_NEW_REG1084, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~16 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~233 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~233, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~234 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~234, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~235 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~235, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~236 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~236, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~18 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18_NEW_REG804 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18_NEW_REG804, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~238 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~238, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~239 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~239, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~240 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~240, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~19 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~20 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~21 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~23 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~24 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~18 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~248 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~248, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~16 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~20 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~223 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~223, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~217 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~217, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~218_RTM01251 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~218_RTM01251, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~218_NEW_REG1248 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~218_NEW_REG1248, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~224 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~224, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~225 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~225, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~221 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~221, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~219 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~219, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~217_NEW_REG752 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~217_NEW_REG752, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~220 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~220, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~40 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~222 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~222, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~246 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~246, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~3_NEW_REG746 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~3_NEW_REG746, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~22 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~237 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~237, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~241 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~241, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~242 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~242, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~21 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~228 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~228, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~229 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~229, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~232 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~232, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~230 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~230, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~231 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~231, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~226 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~226, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~227 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~227, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~247 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~247, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6_NEW_REG788 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6_NEW_REG788, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~19 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~136 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~136, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~127 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~127, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128_NEW_REG1164 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128_NEW_REG1164, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~135 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~135, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~137 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~137, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~134 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~134, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10_NEW_REG602 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10_NEW_REG602, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~124_RTM01255 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~124_RTM01255, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~124_NEW_REG1252 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~124_NEW_REG1252, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~0_NEW_REG654 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~0_NEW_REG654, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~125 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~125, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~126 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~126, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4_NEW_REG574 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4_NEW_REG574, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1_OTERM705DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1_OTERM705DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0_NEW_REG572 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0_NEW_REG572, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~122 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~122, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~123 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~123, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~129 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~129, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~130 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~130, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~131 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~131, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~132 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~132, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~132_NEW_REG724 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~132_NEW_REG724, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254_RTM0716 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254_RTM0716, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~133 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~133, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~138 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~138, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~106 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~106, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~106_NEW_REG608 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~106_NEW_REG608, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~107 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~107, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~107_NEW_REG580 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~107_NEW_REG580, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~105 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~105, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~105_NEW_REG660 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~105_NEW_REG660, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~116 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~116, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~117 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~117, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~118 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~118, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~113 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~113, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~114 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~114, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~104 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~104, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~103 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~103, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~108 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~108, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~109 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~109, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~109_NEW_REG676 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~109_NEW_REG676, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~110 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~110, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~110_NEW_REG1006 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~110_NEW_REG1006, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~111 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~111, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~111_NEW_REG1220 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~111_NEW_REG1220, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~112 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~112, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~115 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~115, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~119 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~119, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~120 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~120, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~121 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~121, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_RTM01067 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_RTM01067, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_NEW_REG1064 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_NEW_REG1064, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~25 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~43_RTM0817 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~43_RTM0817, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~43_NEW_REG814 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~43_NEW_REG814, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~44 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~41 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~42 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~39 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~45 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~47 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~48 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~48, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2_NEW_REG812 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2_NEW_REG812, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6_NEW_REG1076 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6_NEW_REG1076, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~31 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~33 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~29 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~41 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~30 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~31 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~2_NEW_REG618 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~2_NEW_REG618, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~25 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~3_NEW_REG614 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~3_NEW_REG614, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0_NEW_REG672 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0_NEW_REG672, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~26 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0_NEW_REG712 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0_NEW_REG712, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~27 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~28 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~32 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~33 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~37 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~38 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~39 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~40 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~35 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~36 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~22 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~20 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~43 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~43, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~42 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~34 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~18 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~19 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~0 , u0|mm_interconnect_0|cmd_mux_001|src_payload~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_CHANGED , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_CHANGED, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always3~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always3~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~56 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~37 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~16 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~57 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~58 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~58, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~59 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~60 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~60, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~61 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~40 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~47 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~41 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~39 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~36 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~37 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~38 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~40 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~43 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~43, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~145_NEW_REG610 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~145_NEW_REG610, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~49 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~30 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~31 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~50 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~32 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~51 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~51, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~52 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~53 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~54 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~27 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~45 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~46 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~47 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~124 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~124, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~44 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~48 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~48, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~21 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~22 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~16 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector54~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector54~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[0]~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~20 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~18 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~19 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~21 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~22 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~51, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~56 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~60 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~60, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~61 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~68 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~68, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~23 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~69 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~69, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~71 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~71, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~72 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~72, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~70 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~70, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~73 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~73, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~8 , u0|mm_interconnect_0|cmd_mux_001|src_payload~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~76 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~76, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~77 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~77, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~78 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~78, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~79 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~79, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~80 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~80, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~81 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~81, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~82 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~82, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~83 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~83, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector53~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector53~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~84 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~84, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~85 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~85, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~86 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~86, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~87 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~87, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~9 , u0|mm_interconnect_0|cmd_mux_001|src_payload~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[2]~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[2]~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|dprio_init_done , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|dprio_init_done, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~88 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~88, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~90 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~90, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~97 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~97, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~91 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~91, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~92 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~92, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~93 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~93, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~94 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~94, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~95 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~95, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~96 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~96, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~120 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~120, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~98 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~98, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~106 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~106, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~114 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~114, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~112 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~112, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116_RTM01030 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116_RTM01030, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~108 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~108, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~113 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~113, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~107 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~107, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~115 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~115, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~10 , u0|mm_interconnect_0|cmd_mux_001|src_payload~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~11 , u0|mm_interconnect_0|cmd_mux_001|src_payload~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[4]~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[4]~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~18 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~5 , u0|mm_interconnect_0|cmd_mux_001|src_payload~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[0]~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~19 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~22 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~16 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~18 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~20 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~21 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~23 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~63 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~63, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~24 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~42 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~43 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~43, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~44 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~45 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~46 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~53 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~56 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~58 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~58, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~62 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~62, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~81 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~81, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~82 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~82, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~83 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~83, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~84 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~84, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~85 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~85, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~92 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~92, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~95 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~95, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~94 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~94, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~86 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~86, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~87 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~87, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~88 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~88, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~89 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~89, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~90 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~90, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~91 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~91, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~93 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~93, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~96 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~96, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~27 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~26 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][2]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][2]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~14 , u0|mm_interconnect_0|cmd_mux_001|src_payload~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~98 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~98, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~99 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~99, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~97 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~97, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~128 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~128, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~115 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~115, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~116 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~116, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~117 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~117, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~118 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~118, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~126 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~126, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~129 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~129, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~120 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~120, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~121 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~121, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~122 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~122, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~123 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~123, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~124 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~124, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~125 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~125, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~127 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~127, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~130 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~130, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~131 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~131, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~161 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~161, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~6 , u0|mm_interconnect_0|cmd_mux_001|src_payload~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~162 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~162, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~159 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~159, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~144 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~144, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~145 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~145, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~146 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~146, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~147 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~147, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~148 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~148, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~155 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~155, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~160 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~160, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~163 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~163, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~164 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~164, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~165 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~165, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[21] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[21], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~209 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~209, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~258 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~258, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~4 , u0|mm_interconnect_0|cmd_mux_001|src_payload~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~259 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~259, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~241 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~241, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~242 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~242, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~243 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~243, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~244 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~244, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~245 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~245, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~252 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~252, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~255 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~255, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~246 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~246, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~247 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~247, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~248 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~248, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~249 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~249, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~250 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~250, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~251 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~251, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~253 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~253, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~254 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~254, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~256 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~256, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~25 , u0|mm_interconnect_0|cmd_mux_001|src_payload~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[25] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[25], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~26 , u0|mm_interconnect_0|cmd_mux_001|src_payload~26, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[26] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[26], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~7 , u0|mm_interconnect_0|cmd_mux_001|src_payload~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~313 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~313, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~314 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~314, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~315 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~315, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~316 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~316, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~317 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~317, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~324 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~324, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~327 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~327, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~318 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~318, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~319 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~319, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~320 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~320, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~321 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~321, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~322 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~322, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~323 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~323, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~325 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~325, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~326 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~326, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~328 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~328, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~330 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~330, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~331 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~331, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~27 , u0|mm_interconnect_0|cmd_mux_001|src_payload~27, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~334 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~334, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~2 , u0|mm_interconnect_0|cmd_mux_001|src_payload~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~353 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~353, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~354 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~354, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~349 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~349, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~336 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~336, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~337 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~337, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~338 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~338, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~339 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~339, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~340 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~340, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~341 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~341, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~342 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~342, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~343 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~343, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~344 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~344, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~345 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~345, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~346 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~346, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~347 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~347, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~348 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~348, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~350 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~350, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~351 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~351, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~352 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~352, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~3 , u0|mm_interconnect_0|cmd_mux_001|src_payload~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~376 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~376, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~377 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~377, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~382 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~382, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~383 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~383, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~384 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~384, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~385 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~385, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~386 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~386, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~387 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~387, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~394 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~394, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~397 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~397, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~399 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~399, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~396 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~396, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~388 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~388, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~389 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~389, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~390 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~390, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~391 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~391, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~392 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~392, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~393 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~393, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~395 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~395, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~398 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~398, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~400 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~400, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~401 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~401, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~1 , u0|mm_interconnect_0|cmd_mux_001|src_payload~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~16 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~402 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~402, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~403 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~403, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~404 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~404, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~405 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~405, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~406 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~406, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~413 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~413, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~416 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~416, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~418 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~418, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~31 , u0|mm_interconnect_0|cmd_mux_001|src_payload~31, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[31] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[31], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~419 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~419, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~420 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~420, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~407 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~407, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~408 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~408, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~409 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~409, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~410 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~410, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~411 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~411, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~412 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~412, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~414 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~414, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~415 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~415, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~417 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~417, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[15], logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|cyclonev_pll|fpll_0|fpll , u0|pll_adc|altera_pll_i|cyclonev_pll|fpll_0|fpll, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG , u0|pll_adc|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~30 , u0|mm_interconnect_0|cmd_mux_001|src_payload~30, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[30] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[30], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~29 , u0|mm_interconnect_0|cmd_mux_001|src_payload~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[29] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[29], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~64 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~64, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~379 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~379, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~381 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~381, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~359 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~359, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~360 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~360, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~361 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~361, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~362 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~362, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~363 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~363, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~370 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~370, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~373 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~373, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~364 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~364, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~365 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~365, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~366 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~366, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~367 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~367, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~368 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~368, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~369 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~369, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~371 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~371, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~372 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~372, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~374 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~374, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~375 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~375, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~358 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~358, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~28 , u0|mm_interconnect_0|cmd_mux_001|src_payload~28, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[28] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[28], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~421 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~421, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~356 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~356, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~333 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~333, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~335 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~335, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~329 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~329, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~308 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~308, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~309 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~309, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~310 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~310, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~311 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~311, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~302 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~302, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~289 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~289, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~290 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~290, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~291 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~291, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~292 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~292, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~293 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~293, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~300 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~300, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~303 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~303, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~294 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~294, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~295 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~295, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~296 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~296, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~297 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~297, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~298 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~298, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~299 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~299, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~301 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~301, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~304 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~304, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~305 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~305, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~306 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~306, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~307 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~307, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~288 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~288, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~15 , u0|mm_interconnect_0|cmd_mux_001|src_payload~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~285 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~285, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~286 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~286, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~266 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~266, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~267 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~267, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~268 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~268, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~270 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~270, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~277 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~277, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~280 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~280, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~279 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~279, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~273 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~273, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~274 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~274, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~275 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~275, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~276 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~276, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~278 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~278, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~281 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~281, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~282 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~282, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~283 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~283, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~284 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~284, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~264 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~264, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~265 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~265, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~24 , u0|mm_interconnect_0|cmd_mux_001|src_payload~24, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[24] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[24], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~260 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~260, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~262 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~262, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~257 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~257, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~23 , u0|mm_interconnect_0|cmd_mux_001|src_payload~23, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[23] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[23], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~238 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~238, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~235 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~235, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~236 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~236, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~13 , u0|mm_interconnect_0|cmd_mux_001|src_payload~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~240 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~240, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~239 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~239, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~16 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~233 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~233, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~234 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~234, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~216 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~216, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~217 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~217, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~218 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~218, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~219 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~219, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~220 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~220, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~227 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~227, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~230 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~230, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~232 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~232, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~229 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~229, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~221 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~221, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~222 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~222, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~223 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~223, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~224 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~224, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~225 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~225, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~226 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~226, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~228 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~228, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~231 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~231, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~215 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~215, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[22] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[22], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~12 , u0|mm_interconnect_0|cmd_mux_001|src_payload~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~212 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~212, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~190 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~190, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~191 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~191, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~192 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~192, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~193 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~193, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~194 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~194, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~201 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~201, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~204 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~204, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~206 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~206, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~203 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~203, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~195 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~195, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~196 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~196, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~197 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~197, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~198 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~198, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~199 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~199, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~200 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~200, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~202 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~202, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~205 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~205, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~207 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~207, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~208 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~208, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~169 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~169, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~170 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~170, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~171 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~171, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~172 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~172, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~173 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~173, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~174 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~174, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~175 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~175, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~176 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~176, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~177 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~177, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~178 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~178, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~179 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~179, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~180 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~180, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~185 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~185, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~186 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~186, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~187 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~187, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~425 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~425, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~166 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~166, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~157 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~157, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~149 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~149, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15_NEW_REG652 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15_NEW_REG652, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~150 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~150, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~151 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~151, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~152 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~152, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~153 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~153, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~154 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~154, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~156 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~156, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[20] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[20], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~139 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~139, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~143 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~143, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[19] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[19], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~134 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~134, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~135 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~135, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~132 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~132, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~133 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~133, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~102 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~102, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~103 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~103, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~109 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~109, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~111 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~111, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~113 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~113, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~105 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~105, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~106 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~106, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~114 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~114, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[18] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[18], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~67 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~67, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~73 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~73, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~72 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~72, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~77 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~77, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[16] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~80 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~80, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[17] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~68 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~68, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~60 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~60, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~47 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~48 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~48, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~49 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~50 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~51 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~51, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~52 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~54 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~55 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~55, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~57 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~32 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~62 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~62, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~30 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~433 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~433, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[17] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~35 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~40 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~41 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[16] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][0]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][0]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0]~feeder , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~28 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~29 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~25 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector56~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector56~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][15] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][15] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|usr_mode_init_wait~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~25 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[1]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~29 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~33 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[4]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[5]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~37 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[6]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[8]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[8]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~21 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Add0~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|counter[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|Equal0~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|local_reset, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|reset~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset_inst|reset~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[72] , u0|mm_interconnect_0|cmd_mux|src_data[72], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG92 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG92, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG10 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG88 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG88, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG90 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG90, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM105_NEW_REG884 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM105_NEW_REG884, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM105_NEW_REG886 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM105_NEW_REG886, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM87_NEW_REG936 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM87_NEW_REG936, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM87_NEW_REG938 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM87_NEW_REG938, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[72]~_Duplicate , u0|mm_interconnect_0|cmd_mux|src_data[72]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[78] , u0|mm_interconnect_0|cmd_mux|src_data[78], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[1]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[79] , u0|mm_interconnect_0|cmd_mux|src_data[79], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[77] , u0|mm_interconnect_0|cmd_mux|src_data[77], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_size[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG560 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG560, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~16 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG564 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG564, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[70] , u0|mm_interconnect_0|cmd_mux|src_data[70], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG130 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG130, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[70]~_Duplicate , u0|mm_interconnect_0|cmd_mux|src_data[70]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG128 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG128, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG562 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG562, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~15 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]_NEW_REG552 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]_NEW_REG552, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~12 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71] , u0|mm_interconnect_0|cmd_mux|src_data[71], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG112 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG112, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM111_NEW_REG962 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM111_NEW_REG962, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM111_NEW_REG960 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM111_NEW_REG960, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71]~_Duplicate , u0|mm_interconnect_0|cmd_mux|src_data[71]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~13 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG114 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG114, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~14 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always3~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always3~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~19 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~6 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector13~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector13~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[7]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~10 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan15~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan15~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector1~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM39_NEW_REG924 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM39_NEW_REG924, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM39_NEW_REG926 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM39_NEW_REG926, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[75]~_Duplicate , u0|mm_interconnect_0|cmd_mux|src_data[75]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~4 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG44 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG44, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG42 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG42, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[75] , u0|mm_interconnect_0|cmd_mux|src_data[75], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG40 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG40, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG68 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG68, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[74] , u0|mm_interconnect_0|cmd_mux|src_data[74], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG64 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG64, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG66 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG66, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM63_NEW_REG914 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM63_NEW_REG914, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM63_NEW_REG912 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM63_NEW_REG912, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[74]~_Duplicate , u0|mm_interconnect_0|cmd_mux|src_data[74]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~5 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM105_NEW_REG890 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM105_NEW_REG890, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM105_NEW_REG888 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_OTERM105_NEW_REG888, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[76]~0_Duplicate , u0|mm_interconnect_0|cmd_mux|src_data[76]~0_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_NEW_REG102 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]_NEW_REG102, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~11 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~17 , u0|mm_interconnect_0|cmd_mux|src_payload~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[18], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~16 , u0|mm_interconnect_0|cmd_mux|src_payload~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector16~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector16~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[5]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~16 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_START , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_START, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~25 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~29 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~33 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~37 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~41 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[4]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~45 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~49 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~53 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~57 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~61 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[11]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[11]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[13]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[13]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~21 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|rst_n[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0]~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[1]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~21 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|Add0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|init_done_forever, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_dprio_init_done~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_dprio_init_done~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[6]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|count[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_mdio_dis~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_mdio_dis~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|mdio_dis , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|mdio_dis, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mdio_dis , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mdio_dis, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~17 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~17, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_HIGH , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_HIGH, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~16 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~16, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~15 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~15, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~14 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~14, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~13 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~13, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~12 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state~12, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4 , u0|pll_capture|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_en , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_en, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|dps_extra_inst|phase_en , u0|pll_capture|altera_pll_i|dps_extra_inst|phase_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_fpll_0_1|lcell_inst , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_fpll_0_1|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|dprio_init_done~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|dprio_init_done~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|dprio_init_done , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|dprio_init_done, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~30 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~34 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~35 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_d~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~33 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel_1[4]~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel_1[4]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~19 , u0|mm_interconnect_0|cmd_mux|src_payload~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[19], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|gnd , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|gnd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~22 , u0|mm_interconnect_0|cmd_mux|src_payload~22, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[22], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~20 , u0|mm_interconnect_0|cmd_mux|src_payload~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[20], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~18 , u0|mm_interconnect_0|cmd_mux|src_payload~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_2|lcell_inst , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_2|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_3|lcell_inst , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_3|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector5~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_4|lcell_inst , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_4|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_1|lcell_inst , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_1|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]_NEW296 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]_NEW296, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]_NEW288 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]_NEW288, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~16 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]_NEW338 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]_NEW338, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]_NEW340 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]_NEW340, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]_NEW300 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]_NEW300, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]_NEW286 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]_NEW286, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~20 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~187 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~187, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18_NEW_REG808 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~18_NEW_REG808, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~238 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~238, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~241 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~241, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~242 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~242, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~21 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]_NEW320 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]_NEW320, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16_NEW_REG754 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~16_NEW_REG754, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]_NEW326 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]_NEW326, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Decoder0~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]_NEW330 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]_NEW330, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~46 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~43_RTM0823 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~43_RTM0823, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~43_NEW_REG820 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~43_NEW_REG820, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~47 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~48 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~48, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12_OTERM1121DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12_OTERM1121DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~23 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]_NEW292 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]_NEW292, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]_NEW290 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]_NEW290, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~87 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~87, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]_NEW298 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]_NEW298, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]_NEW294 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]_NEW294, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13_NEW_REG784 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~13_NEW_REG784, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~50 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~50_NEW_REG626 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~50_NEW_REG626, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15_NEW_REG662 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~15_NEW_REG662, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]_NEW324 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]_NEW324, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]_NEW314 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]_NEW314, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2_NEW_REG818 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~2_NEW_REG818, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]_NEW312 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]_NEW312, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~25 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~25_NEW_REG774 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~25_NEW_REG774, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~29 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~29_NEW_REG738 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~29_NEW_REG738, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9_NEW_REG690 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9_NEW_REG690, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~30 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~31 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~32 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4_RTM0591 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4_RTM0591, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6_RTM01055 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6_RTM01055, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6_NEW_REG1052 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~6_NEW_REG1052, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5_NEW_REG1056 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5_NEW_REG1056, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7_RTM01183 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7_RTM01183, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7_NEW_REG1180 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7_NEW_REG1180, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~27 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_RTM01061 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_RTM01061, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_NEW_REG1058 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_NEW_REG1058, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~10_RTM01127 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~10_RTM01127, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~10_NEW_REG1124 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~10_NEW_REG1124, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~24 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~24_NEW_REG772 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~24_NEW_REG772, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4_RTM01111 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4_RTM01111, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4_NEW_REG1108 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4_NEW_REG1108, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~26 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~28 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~35 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9_OTERM691DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~9_OTERM691DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~33 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~34 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~36 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~37 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208_RTM01263 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208_RTM01263, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208_NEW_REG1260 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208_NEW_REG1260, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~213 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~213, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~216 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~216, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~214 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~214, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1_NEW_REG1132 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1_NEW_REG1132, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~215 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~215, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~211 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~211, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~205 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~205, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~207 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~207, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~207_NEW_REG1118 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~207_NEW_REG1118, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208_OTERM1261DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~208_OTERM1261DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~209 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~209, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5_NEW_REG1062 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5_NEW_REG1062, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_OTERM1059DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4_OTERM1059DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8_NEW_REG736 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~8_NEW_REG736, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~210 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~210, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~206 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~206, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~212 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~212, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~245 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~245, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~1_RTM0735 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~1_RTM0735, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1_RTM01135 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1_RTM01135, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1_OTERM1133DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1_OTERM1133DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~22 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~152 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~152, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~49 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~145_RTM0635 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~145_RTM0635, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~148_RTM01201 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~148_RTM01201, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~148_NEW_REG1198 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~148_NEW_REG1198, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~151 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~151, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~153 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~153, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~154 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~154, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6_RTM01115 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6_RTM01115, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6_NEW_REG1112 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6_NEW_REG1112, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~26 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~26_OTERM1051DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~26_OTERM1051DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~146_RTM01205 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~146_RTM01205, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~146_NEW_REG1202 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~146_NEW_REG1202, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~147 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~147, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~26_NEW_REG1050 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~26_NEW_REG1050, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~30_RTM01041 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~30_RTM01041, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~30_NEW_REG1038 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~30_NEW_REG1038, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141_NEW_REG1034 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141_NEW_REG1034, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~143_RTM01189 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~143_RTM01189, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~143_NEW_REG1186 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~143_NEW_REG1186, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~142_RTM01209 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~142_RTM01209, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~142_NEW_REG1206 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~142_NEW_REG1206, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~144 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~144, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~140 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~140, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~140_NEW_REG1256 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~140_NEW_REG1256, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~149 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~149, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~139 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~139, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~150 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~150, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~155 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~155, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5_NEW_REG800 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5_NEW_REG800, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~156 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~156, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~157 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~157, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14_NEW_REG592 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~14_NEW_REG592, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~51 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~51, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~51_NEW_REG650 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~51_NEW_REG650, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~52 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~49_NEW_REG740 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~49_NEW_REG740, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~65 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~65, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~66 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~66, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~53 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~63 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~63, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~54 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~57 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~57_NEW_REG1142 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~57_NEW_REG1142, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~27_RTM01049 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~27_RTM01049, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~27_NEW_REG1046 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~27_NEW_REG1046, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12_NEW_REG710 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~12_NEW_REG710, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~59 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~58 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~58, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~58_NEW_REG1184 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~58_NEW_REG1184, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~60 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~60, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~56 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~55 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~55, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~61 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254_RTM01102 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254_RTM01102, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2_RTM01106 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~2_RTM01106, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~258 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~258, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~62 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~62, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~64 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~64, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~86 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~86, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~91_RTM01147 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~91_RTM01147, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~91_NEW_REG1144 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~91_NEW_REG1144, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~1_NEW_REG732 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~1_NEW_REG732, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~94 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~94, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~99 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~99, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~100 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~100, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~101 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~101, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~84 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~84, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~92 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~92, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5_OTERM1057DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~5_OTERM1057DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~85 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~85, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~83 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~83, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11_NEW_REG728 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~11_NEW_REG728, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~87_NEW_REG668 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~87_NEW_REG668, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~86_NEW_REG628 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~86_NEW_REG628, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~88 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~88, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~89 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~89, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~89_NEW_REG786 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~89_NEW_REG786, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~90 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~90, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~93 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~93, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~95 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~95, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~97 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~97, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~96 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~96, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~98 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~98, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~102 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~102, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~107 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~107, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~107_NEW_REG594 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~107_NEW_REG594, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~105 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~105, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~105_NEW_REG670 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~105_NEW_REG670, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~6_RTM0697 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~6_RTM0697, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~6_NEW_REG694 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~6_NEW_REG694, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2_RTM0761 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2_RTM0761, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2_NEW_REG758 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~2_NEW_REG758, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~106 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~106, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~106_NEW_REG630 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~106_NEW_REG630, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~116 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~116, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~118 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~118, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~110 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~110, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~110_NEW_REG1036 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~110_NEW_REG1036, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~108 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~108, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~109 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~109, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~109_NEW_REG692 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~109_NEW_REG692, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~111 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~111, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~111_NEW_REG1234 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~111_NEW_REG1234, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~28_RTM01045 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~28_RTM01045, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~28_NEW_REG1042 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~28_NEW_REG1042, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~112 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~112, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~103 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~103, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~113 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~113, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~114 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~114, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~104 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~104, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~115 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~115, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~119 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~119, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~120 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~120, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~117 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~117, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~121 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~121, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~2_RTM01107 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~2_RTM01107, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~2_NEW_REG1104 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~2_NEW_REG1104, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~40 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~41 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~42 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~44 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~39 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~45 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5_OTERM801DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5_OTERM801DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~189 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~189, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~195_RTM01229 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~195_RTM01229, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~195_NEW_REG1226 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~195_NEW_REG1226, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~202 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~202, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~203 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~203, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~200 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~200, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~199 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~199, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~198 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~198, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~201 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~201, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~190_RTM01239 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~190_RTM01239, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~190_NEW_REG1236 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~190_NEW_REG1236, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~191_RTM01193 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~191_RTM01193, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~191_NEW_REG1190 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~191_NEW_REG1190, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~192 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~192, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~188 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~188, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~188_NEW_REG1258 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~188_NEW_REG1258, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~193_RTM01233 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~193_RTM01233, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~193_NEW_REG1230 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~193_NEW_REG1230, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~194 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~194, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~196 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~196, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~197 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~197, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~204 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~204, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_RTM01103 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_RTM01103, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_OTERM1101DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_OTERM1101DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~25 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~217 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~217, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~217_NEW_REG762 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~217_NEW_REG762, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~218 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~218, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~219 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~219, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~221 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~221, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~220 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~220, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~222 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~222, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~223 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~223, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~224 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~224, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~225 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~225, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~246 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~246, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~3_NEW_REG756 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~3_NEW_REG756, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~16 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~228 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~228, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~230 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~230, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~229 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~229, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~231 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~231, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~232 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~232, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~227 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~227, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_NEW_REG1100 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~1_NEW_REG1100, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~226 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~226, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~247 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~247, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6_NEW_REG798 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~6_NEW_REG798, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~19 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~38 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~173 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~173, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~174 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~174, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~175_RTM01197 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~175_RTM01197, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~175_NEW_REG1194 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~175_NEW_REG1194, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~177 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~177, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~186 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~186, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~176 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~176, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~178 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~178, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~179 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~179, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~184 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~184, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~180 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~180, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~181 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~181, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~182 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~182, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~182_NEW_REG1116 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~182_NEW_REG1116, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~183 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~183, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~185 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~185, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~244 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~244, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12_RTM01123 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12_RTM01123, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12_NEW_REG1120 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12_NEW_REG1120, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~22 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~237 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~237, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~239 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~239, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~240 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~240, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~20 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~21 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~19 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~23 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~24 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~18 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~248 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~248, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~16 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~4_NEW_REG810 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~4_NEW_REG810, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~134 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~134, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~127 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~127, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128_OTERM1211DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128_OTERM1211DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~135 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~135, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~136 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~136, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~137 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~137, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~3_NEW_REG648 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~3_NEW_REG648, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4_NEW_REG588 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4_NEW_REG588, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0_OTERM587DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0_OTERM587DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1_NEW_REG708 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~1_NEW_REG708, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~122 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~122, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~123 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~123, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128_NEW_REG1210 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~128_NEW_REG1210, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~129 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~129, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~0_NEW_REG664 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~0_NEW_REG664, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~125 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~125, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~124_RTM01267 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~124_RTM01267, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~124_NEW_REG1264 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~124_NEW_REG1264, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10_OTERM625DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10_OTERM625DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~126 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~126, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~130 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~130, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~131 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~131, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~132 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~132, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~132_NEW_REG742 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~132_NEW_REG742, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254_RTM0734 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254_RTM0734, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~254, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~133 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~133, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~138 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~138, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5_OTERM1063DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~5_OTERM1063DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~29 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~233 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~233, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~234 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~234, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~235 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~235, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~236 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~236, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~18 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1_NEW_REG802 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1_NEW_REG802, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~3_RTM0639 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~3_RTM0639, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~159 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~159, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~166_RTM01003 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~166_RTM01003, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~166_NEW_REG1000 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~166_NEW_REG1000, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~170 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~170, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~171 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~171, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~172 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~172, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~162_RTM0991 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~162_RTM0991, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~162_NEW_REG988 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~162_NEW_REG988, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~163 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~163, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~167 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~167, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~167_NEW_REG992 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~167_NEW_REG992, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~168 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~168, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~158 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~158, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~164_RTM0999 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~164_RTM0999, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~164_NEW_REG996 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~164_NEW_REG996, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~165 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~165, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~73_RTM01044 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~73_RTM01044, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~160 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~160, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~160_NEW_REG994 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~160_NEW_REG994, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~250_RTM0696 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~250_RTM0696, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~161 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~161, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~161_NEW_REG986 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~161_NEW_REG986, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~250 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~250, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~169 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~169, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~243 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~243, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~0_RTM0667 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~0_RTM0667, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8_RTM01131 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8_RTM01131, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8_NEW_REG1128 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~8_NEW_REG1128, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~69_RTM0779 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~69_RTM0779, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~69_NEW_REG776 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~69_NEW_REG776, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~76 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~76, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~77 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~77, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~78 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~78, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~79 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~79, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~67 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~67, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0_NEW_REG622 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~0_NEW_REG622, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~72 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~72, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~73 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~73, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~70 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~70, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~74 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~74, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~68 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~68, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~71 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~71, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~75 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~75, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~80 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~80, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~81 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~81, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~82 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~82, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector23~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~34 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~25 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~35 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector51~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector51~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|WideOr48~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_read , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_read, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_dprio_read|lcell_inst , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_dprio_read|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_ser_shift_load~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|int_ser_shift_load~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|ser_shift_load , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init_inst|ser_shift_load, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0_NEW_REG688 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0_NEW_REG688, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0_NEW_REG730 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0_NEW_REG730, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~3_NEW_REG636 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~3_NEW_REG636, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~2_NEW_REG640 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~2_NEW_REG640, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~23 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_write~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~40 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~39 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~31 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector18~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0 , u0|mm_interconnect_0|cmd_mux|src_payload~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector54~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector54~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[0]~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~56 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~16 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~69 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~69, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~20 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~18 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~19 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~21 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~22 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~55, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~56 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~57 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~58 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~58, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~66, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~67, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~62, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~63, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~64, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~65, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~68 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~68, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~31 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~70 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~70, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~71 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~71, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~23 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~37 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~38 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~40 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~36 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~39 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~42 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~27 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~145_NEW_REG632 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~145_NEW_REG632, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~22 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~24 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~41 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~46 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~43 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~43, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~44 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~45 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~47 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~48 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~48, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~50 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~55 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~55, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~54 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~35, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~127 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~127, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~52 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~53 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~37 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~30 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~30, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~51 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~51, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~40 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~16 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~57 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~58 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~58, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~43, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~59 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~60 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~60, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~47 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~48 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~48, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~61 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~16 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector31~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~8 , u0|mm_interconnect_0|cmd_mux|src_payload~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~79 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~79, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~80 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~80, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~81 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~81, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~85 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~85, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~86 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~86, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~82 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~82, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~83 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~83, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~84 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~84, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~72 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~72, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~77 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~77, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~74, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~75, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~73 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~73, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~76 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~76, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~78 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~78, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector30~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector53~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector53~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[1]~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~9 , u0|mm_interconnect_0|cmd_mux|src_payload~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~91 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~91, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~92 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~92, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~93 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~93, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~100, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0_NEW_REG586 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0_NEW_REG586, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~95 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~95, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~96 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~96, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~97 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~97, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~98 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~98, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~94 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~94, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~99, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~123 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~123, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~105, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~101, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~102, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~103, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~104, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[2]~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[2]~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~87 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~87, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~88 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~88, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~89, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~90 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~90, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector29~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~107 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~107, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~108 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~108, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~119_RTM01060 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~119_RTM01060, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~115 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~115, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~111 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~111, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~119 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~119, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~116, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~109 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~109, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~110 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~110, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~117 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~117, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~118 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~118, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~10 , u0|mm_interconnect_0|cmd_mux|src_payload~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[3]~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~11 , u0|mm_interconnect_0|cmd_mux|src_payload~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~18 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address_1~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[4]~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[4]~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector27~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5 , u0|mm_interconnect_0|cmd_mux|src_payload~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_address[5]~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_address[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~21 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~22 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_byteen[0]~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[0]~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_writedata[0]~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~20 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~16 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~18 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~19 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~19, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~21 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~22 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~22, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10_NEW_REG624 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~10_NEW_REG624, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~41 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~42 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~42, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~43 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~43, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~44 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~44, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~45 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~52 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~52, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~55 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~55, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~23 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~57 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~80 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~80, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~81 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~81, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~82 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~82, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~83 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~83, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~84 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~84, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~91 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~91, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~94 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~94, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~96 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~96, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~26 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~97 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~97, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~14 , u0|mm_interconnect_0|cmd_mux|src_payload~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~98 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~98, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~93 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~93, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~85 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~85, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~86 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~86, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~87 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~87, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~88 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~88, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~89 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~89, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~90 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~90, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~92 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~92, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~95 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~95, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~114 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~114, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~115 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~115, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~116 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~116, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~117 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~117, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~118 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~118, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~125 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~125, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~128 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~128, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~130 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~130, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~143 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~143, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~144 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~144, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~145 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~145, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~146 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~146, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~147 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~147, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~154 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~154, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~159 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~159, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~158, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~160 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~160, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6 , u0|mm_interconnect_0|cmd_mux|src_payload~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~161 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~161, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~162 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~162, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~164 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~164, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~168 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~168, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~169 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~169, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~170 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~170, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~171 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~171, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~172 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~172, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~179 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~179, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~182, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~184, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~181, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~173 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~173, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~174 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~174, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~175 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~175, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~176 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~176, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~177 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~177, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~178 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~178, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~180 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~180, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~183, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~185 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~185, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7 , u0|mm_interconnect_0|cmd_mux|src_payload~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~186 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~186, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~12 , u0|mm_interconnect_0|cmd_mux|src_payload~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~202 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~202, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~189 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~189, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~190 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~190, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~191 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~191, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~192 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~192, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~194 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~194, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~195 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~195, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~196 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~196, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~197 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~197, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~198 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~198, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~193 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~193, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~199 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~199, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~200 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~200, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~201 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~201, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~203 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~203, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~204 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~204, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~208 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~208, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~13 , u0|mm_interconnect_0|cmd_mux|src_payload~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~16 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3 , u0|mm_interconnect_0|cmd_mux|src_payload~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~232 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~232, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~233 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~233, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~215 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~215, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~216 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~216, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~217 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~217, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~218 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~218, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~219 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~219, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~226 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~226, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~229 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~229, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~220 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~220, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~221 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~221, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~222 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~222, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~223 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~223, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~224 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~224, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~225 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~225, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~227 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~227, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~228 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~228, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~230 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~230, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~231 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~231, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~284 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~284, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~305 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~305, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~306 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~306, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~288 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~288, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~289 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~289, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~290 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~290, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~291 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~291, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~292 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~292, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~299 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~299, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~302 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~302, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~304 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~304, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~312 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~312, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~313 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~313, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~314 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~314, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~315 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~315, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~316 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~316, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~323 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~323, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~326 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~326, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~325 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~325, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~317 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~317, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~318 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~318, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~319 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~319, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~320 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~320, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~321 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~321, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~322 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~322, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~324 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~324, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~327 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~327, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~328 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~328, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~329 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~329, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~330 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~330, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~332 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~332, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~333 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~333, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2 , u0|mm_interconnect_0|cmd_mux|src_payload~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~352 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~352, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~353 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~353, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~348 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~348, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~335 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~335, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~336 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~336, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~337 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~337, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~338 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~338, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~340 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~340, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~341 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~341, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~342 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~342, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~343 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~343, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~344 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~344, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~339 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~339, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~345 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~345, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~346 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~346, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~347 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~347, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~349 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~349, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~350 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~350, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~351 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~351, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~375 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~375, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~376 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~376, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~64 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~64, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~380 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~380, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4 , u0|mm_interconnect_0|cmd_mux|src_payload~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~399 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~399, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~400 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~400, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~382 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~382, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~383 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~383, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~384 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~384, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~385 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~385, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~386 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~386, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~393 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~393, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~396 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~396, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~398 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~398, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~30 , u0|mm_interconnect_0|cmd_mux|src_payload~30, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[30], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[30] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[30], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1 , u0|mm_interconnect_0|cmd_mux|src_payload~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~418 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~418, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~16 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~419 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~419, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~401 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~401, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~402 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~402, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~403 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~403, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~404 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~404, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~405 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~405, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~412 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~412, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~415 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~415, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~417 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~417, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~406 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~406, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~407 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~407, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~408 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~408, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~409 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~409, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~410 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~410, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~411 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~411, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~413 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~413, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~414 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~414, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~416 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~416, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~31 , u0|mm_interconnect_0|cmd_mux|src_payload~31, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[31], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[31] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[31], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~2, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|fpll , u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|fpll, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG , u0|pll_capture|altera_pll_i|cyclonev_pll|fpll_0|PLL_RECONFIG, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~15 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector32~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector33~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~395 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~395, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~387 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~387, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~388 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~388, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~389 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~389, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~390 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~390, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~391 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~391, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~392 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~392, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~394 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~394, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~397 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~397, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~381 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~381, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~29 , u0|mm_interconnect_0|cmd_mux|src_payload~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[29], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[29] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[29], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~378 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~378, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector34~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~358 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~358, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~359 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~359, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~360 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~360, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~361 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~361, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~362 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~362, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~369 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~369, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~372 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~372, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~374 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~374, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~371 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~371, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~363 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~363, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~364 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~364, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~365 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~365, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~366 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~366, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~367 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~367, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~368 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~368, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~370 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~370, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~373 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~373, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~355 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~355, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~28 , u0|mm_interconnect_0|cmd_mux|src_payload~28, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[28], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[28] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[28], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~357 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~357, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~420 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~420, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector35~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~334 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~334, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~27 , u0|mm_interconnect_0|cmd_mux|src_payload~27, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[27], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141_OTERM1035DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~141_OTERM1035DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector36~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~309 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~309, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~307 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~307, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~308 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~308, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~310 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~310, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~26 , u0|mm_interconnect_0|cmd_mux|src_payload~26, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[26], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[26] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[26], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector37~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~293 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~293, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~294 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~294, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~295 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~295, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~296 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~296, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~297 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~297, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~298 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~298, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~300 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~300, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~301 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~301, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~303 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~303, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~285 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~285, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~287 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~287, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~15 , u0|mm_interconnect_0|cmd_mux|src_payload~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~25 , u0|mm_interconnect_0|cmd_mux|src_payload~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[25], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[25] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[25], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector38~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~265 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~265, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~266 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~266, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~267 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~267, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~268 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~268, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~269, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~276 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~276, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~279 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~279, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~281 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~281, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~282 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~282, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~283 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~283, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~278 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~278, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~270 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~270, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~271, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~272, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~273 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~273, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~274 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~274, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~275 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~275, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~277 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~277, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~280 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~280, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~264 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~264, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~263 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~263, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~24 , u0|mm_interconnect_0|cmd_mux|src_payload~24, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[24], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[24] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[24], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~261 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~261, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~259 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~259, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector39~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~257 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~257, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~258 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~258, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~253 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~253, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~240 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~240, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~241 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~241, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~242 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~242, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~243 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~243, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~244 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~244, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~251 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~251, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~245 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~245, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~246 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~246, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~247 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~247, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~248 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~248, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~249 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~249, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~250 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~250, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~252 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~252, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~254 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~254, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~255 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~255, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~256 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~256, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~239 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~239, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~234 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~234, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~238 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~238, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~23 , u0|mm_interconnect_0|cmd_mux|src_payload~23, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[23], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[23] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[23], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~237 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~237, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~235 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~235, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector40~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~211 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~211, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~214 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~214, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[22] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[22], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector41~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~205 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~205, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~206 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~206, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~207 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~207, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[21] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[21], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector42~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~165 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~165, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~163 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~163, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~424 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~424, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[20] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[20], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector43~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~156 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~156, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~148 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~148, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~149 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~149, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~150 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~150, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~151 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~151, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~152 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~152, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~153 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~153, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~155 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~155, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~157 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~157, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~133 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~133, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~134 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~134, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~63 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~63, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[19] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[19], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~138 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~138, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~142 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~142, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector44~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~131 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~131, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~132 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~132, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~127 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~127, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~119, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~120 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~120, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~121 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~121, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~122 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~122, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~123 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~123, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~124 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~124, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~126 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~126, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~129 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~129, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~108 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~108, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~70, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~110 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~110, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~112 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~112, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~104 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~104, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~105 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~105, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~113 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~113, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[18] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[18], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~99 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~99, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~61 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~100, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~101, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~102 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~102, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector45~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[17] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~72 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~72, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[16] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~78 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~78, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~68 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~68, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~69, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~71, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~76 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~76, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~79, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~67 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~67, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~64 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~64, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~65, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~66, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector46~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~54 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~54, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~46 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~46, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~47 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~47, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~48 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~48, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~49 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~50 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~50, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~51 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~51, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~53 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~56 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~56, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~58 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~58, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~59, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~31 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~31, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[17] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~29 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~62 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~62, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~432 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~432, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[16] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~33 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~39 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~39, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~40 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~40, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~34, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector47~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0]~feeder , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0]~feeder, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~27 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~28 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~24 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|din_s1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|din_s1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|always1~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|always1~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[0]~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[0]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~49 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~53 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~41 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~57 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[3]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~61 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~45 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~33 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~37 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~29 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~21 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~25 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~17 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|always1~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|always1~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_DONE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_DONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector2~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Selector2~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|comb~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_0|lcell_inst , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|lcell_cnt_sel_0|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]_NEW342 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16]_NEW342, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Equal3~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~20 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~20, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~18 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~18, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~32 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_next_state.ONE~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always2~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always2~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_waitrequest~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_valid_changes~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~14 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_d~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~36 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~37 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~38 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~38, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~32 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~32, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~33 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~24 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~25 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~26 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~26, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~27 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~27, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~28 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~28, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~29 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4_OTERM589DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~4_OTERM589DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~8 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~6 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~12 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always3~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always3~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|pll_start_valid~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~13 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_CHANGED , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_CHANGED, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_done , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_done, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~7 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector78~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector78~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~9 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[15]~DUPLICATE , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[15]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector56~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector56~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector95~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[15] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[15] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][15] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][15] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~45 , u0|mm_interconnect_0|rsp_mux_001|src_data[15]~45, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~46 , u0|mm_interconnect_0|rsp_mux_001|src_data[15]~46, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][15]~feeder , mm|buf_readdata[5][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][15] , mm|buf_readdata[5][15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][15]~feeder , mm|buf_readdata[6][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][15] , mm|buf_readdata[6][15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][15] , mm|buf_readdata[7][15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][15]~feeder , mm|buf_readdata[4][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][15] , mm|buf_readdata[4][15], logic_analyzer, 1
instance = comp, \mm|Mux17~1 , mm|Mux17~1, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[15]~feeder , reg_TRIG_COND_MATCH[15]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[15] , reg_TRIG_COND_MATCH[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][15] , mm|buf_readdata[2][15], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[15]~feeder , reg_TRIG_COND_MASK[15]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[15] , reg_TRIG_COND_MASK[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][15]~feeder , mm|buf_readdata[3][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][15] , mm|buf_readdata[3][15], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[12] , reg_CTRL.__reserved0[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][15] , mm|buf_readdata[0][15], logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[7] , sdram_iface|trig_sample[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][15]~feeder , mm|buf_readdata[1][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][15] , mm|buf_readdata[1][15], logic_analyzer, 1
instance = comp, \mm|Mux17~0 , mm|Mux17~0, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[15]~DUPLICATE , reg_SAMPLE_A_COUNT[15]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][15] , mm|buf_readdata[13][15], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[15]~feeder , reg_ADC_CONFIG_2[15]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[15] , reg_ADC_CONFIG_2[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][15] , mm|buf_readdata[12][15], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[15] , clk_mon_sample|count[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][15]~feeder , mm|buf_readdata[14][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][15] , mm|buf_readdata[14][15], logic_analyzer, 1
instance = comp, \clk_mon_data|count[15] , clk_mon_data|count[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][15] , mm|buf_readdata[15][15], logic_analyzer, 1
instance = comp, \mm|Mux17~3 , mm|Mux17~3, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[15]~feeder , sdram_iface|trig_addr[15]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[15] , sdram_iface|trig_addr[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][15] , mm|buf_readdata[10][15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][15] , mm|buf_readdata[9][15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][15]~feeder , mm|buf_readdata[8][15]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][15] , mm|buf_readdata[8][15], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[15]~feeder , reg_ADC_CONFIG_1[15]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[15] , reg_ADC_CONFIG_1[15], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][15] , mm|buf_readdata[11][15], logic_analyzer, 1
instance = comp, \mm|Mux17~2 , mm|Mux17~2, logic_analyzer, 1
instance = comp, \mm|Mux17~4 , mm|Mux17~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[15]~16 , mm|mm_readdata[15]~16, logic_analyzer, 1
instance = comp, \mm|mm_readdata[15] , mm|mm_readdata[15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][15] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~15 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][15] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][15], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[15]~47 , u0|mm_interconnect_0|rsp_mux_001|src_data[15]~47, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~21 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[76]~1 , u0|mm_interconnect_0|cmd_mux_001|src_data[76]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[76]~2 , u0|mm_interconnect_0|cmd_mux_001|src_data[76]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~10 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~11 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[7]~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector57~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector57~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector96~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector96~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector96~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector96~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector57~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector57~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector96~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector96~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector96~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector96~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[14] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[14] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][14] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][14] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~42 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~42, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][14] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][14] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~43 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~43, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][14] , mm|buf_readdata[8][14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][14] , mm|buf_readdata[4][14], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[14]~feeder , reg_ADC_CONFIG_2[14]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[14] , reg_ADC_CONFIG_2[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][14]~feeder , mm|buf_readdata[12][14]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][14] , mm|buf_readdata[12][14], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[11]~feeder , reg_CTRL.__reserved0[11]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[11] , reg_CTRL.__reserved0[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][14] , mm|buf_readdata[0][14], logic_analyzer, 1
instance = comp, \mm|Mux18~0 , mm|Mux18~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][14] , mm|buf_readdata[9][14], logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[6]~feeder , sdram_iface|trig_sample[6]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[6] , sdram_iface|trig_sample[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][14] , mm|buf_readdata[1][14], logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[14] , reg_SAMPLE_A_COUNT[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][14] , mm|buf_readdata[13][14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][14]~feeder , mm|buf_readdata[5][14]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][14] , mm|buf_readdata[5][14], logic_analyzer, 1
instance = comp, \mm|Mux18~1 , mm|Mux18~1, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[14]~feeder , reg_ADC_CONFIG_1[14]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[14] , reg_ADC_CONFIG_1[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][14] , mm|buf_readdata[11][14], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[14]~feeder , reg_TRIG_COND_MASK[14]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[14] , reg_TRIG_COND_MASK[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][14]~feeder , mm|buf_readdata[3][14]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][14] , mm|buf_readdata[3][14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][14]~feeder , mm|buf_readdata[7][14]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][14] , mm|buf_readdata[7][14], logic_analyzer, 1
instance = comp, \clk_mon_data|count[14] , clk_mon_data|count[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][14] , mm|buf_readdata[15][14], logic_analyzer, 1
instance = comp, \mm|Mux18~3 , mm|Mux18~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][14]~feeder , mm|buf_readdata[6][14]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][14] , mm|buf_readdata[6][14], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[14] , sdram_iface|trig_addr[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][14] , mm|buf_readdata[10][14], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[14] , clk_mon_sample|count[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][14] , mm|buf_readdata[14][14], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[14]~feeder , reg_TRIG_COND_MATCH[14]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[14] , reg_TRIG_COND_MATCH[14], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][14]~feeder , mm|buf_readdata[2][14]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][14] , mm|buf_readdata[2][14], logic_analyzer, 1
instance = comp, \mm|Mux18~2 , mm|Mux18~2, logic_analyzer, 1
instance = comp, \mm|Mux18~4 , mm|Mux18~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[14]~15 , mm|mm_readdata[14]~15, logic_analyzer, 1
instance = comp, \mm|mm_readdata[14] , mm|mm_readdata[14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][14] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~14 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][14] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][14], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[14]~44 , u0|mm_interconnect_0|rsp_mux_001|src_data[14]~44, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~21 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[76]~0 , u0|mm_interconnect_0|cmd_mux_001|src_data[76]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[76]~0 , u0|mm_interconnect_0|cmd_mux|src_data[76]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~8 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~9 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[6]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|next_read_state~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|next_read_state~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|next_read_state~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|next_read_state~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~3 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector58~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector58~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector97~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector97~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector97~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector97~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[13] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][13] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][13] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~39 , u0|mm_interconnect_0|rsp_mux_001|src_data[13]~39, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][13] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector58~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector58~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector97~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector97~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector97~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector97~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[13] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][13] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~40 , u0|mm_interconnect_0|rsp_mux_001|src_data[13]~40, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[13] , reg_TRIG_COND_MATCH[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][13]~feeder , mm|buf_readdata[2][13]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][13] , mm|buf_readdata[2][13], logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[5]~feeder , sdram_iface|trig_sample[5]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[5] , sdram_iface|trig_sample[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][13]~feeder , mm|buf_readdata[1][13]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][13] , mm|buf_readdata[1][13], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[10] , reg_CTRL.__reserved0[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][13] , mm|buf_readdata[0][13], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[13] , reg_TRIG_COND_MASK[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][13] , mm|buf_readdata[3][13], logic_analyzer, 1
instance = comp, \mm|Mux19~0 , mm|Mux19~0, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[13]~feeder , sdram_iface|trig_addr[13]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[13] , sdram_iface|trig_addr[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][13] , mm|buf_readdata[10][13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][13]~feeder , mm|buf_readdata[8][13]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][13] , mm|buf_readdata[8][13], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[13] , reg_ADC_CONFIG_1[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][13] , mm|buf_readdata[11][13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][13] , mm|buf_readdata[9][13], logic_analyzer, 1
instance = comp, \mm|Mux19~2 , mm|Mux19~2, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[13] , clk_mon_sample|count[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][13] , mm|buf_readdata[14][13], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[13] , reg_ADC_CONFIG_2[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][13]~feeder , mm|buf_readdata[12][13]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][13] , mm|buf_readdata[12][13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][13] , mm|buf_readdata[13][13], logic_analyzer, 1
instance = comp, \clk_mon_data|count[13] , clk_mon_data|count[13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][13] , mm|buf_readdata[15][13], logic_analyzer, 1
instance = comp, \mm|Mux19~3 , mm|Mux19~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][13] , mm|buf_readdata[4][13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][13]~feeder , mm|buf_readdata[5][13]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][13] , mm|buf_readdata[5][13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][13] , mm|buf_readdata[7][13], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][13] , mm|buf_readdata[6][13], logic_analyzer, 1
instance = comp, \mm|Mux19~1 , mm|Mux19~1, logic_analyzer, 1
instance = comp, \mm|Mux19~4 , mm|Mux19~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[13]~14 , mm|mm_readdata[13]~14, logic_analyzer, 1
instance = comp, \mm|mm_readdata[13] , mm|mm_readdata[13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][13] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~13 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][13] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][13], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[13]~41 , u0|mm_interconnect_0|rsp_mux_001|src_data[13]~41, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~12 , u0|mm_interconnect_0|cmd_mux_002|src_payload~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]_NEW_REG424 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]_NEW_REG424, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]_NEW202 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[12]_NEW202, logic_analyzer, 1
instance = comp, \mm|reg_writedata[12] , mm|reg_writedata[12], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[12]~feeder , reg_TRIG_COND_MASK[12]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[12] , reg_TRIG_COND_MASK[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][12] , mm|buf_readdata[3][12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][12] , mm|buf_readdata[7][12], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[12] , reg_ADC_CONFIG_1[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][12] , mm|buf_readdata[11][12], logic_analyzer, 1
instance = comp, \clk_mon_data|count[12] , clk_mon_data|count[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][12] , mm|buf_readdata[15][12], logic_analyzer, 1
instance = comp, \mm|Mux20~3 , mm|Mux20~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][12]~feeder , mm|buf_readdata[6][12]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][12] , mm|buf_readdata[6][12], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[12] , sdram_iface|trig_addr[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][12] , mm|buf_readdata[10][12], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[12] , reg_TRIG_COND_MATCH[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][12]~feeder , mm|buf_readdata[2][12]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][12] , mm|buf_readdata[2][12], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[12] , clk_mon_sample|count[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][12] , mm|buf_readdata[14][12], logic_analyzer, 1
instance = comp, \mm|Mux20~2 , mm|Mux20~2, logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[4]~feeder , sdram_iface|trig_sample[4]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[4] , sdram_iface|trig_sample[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][12] , mm|buf_readdata[1][12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][12]~feeder , mm|buf_readdata[9][12]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][12] , mm|buf_readdata[9][12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][12] , mm|buf_readdata[13][12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][12] , mm|buf_readdata[5][12], logic_analyzer, 1
instance = comp, \mm|Mux20~1 , mm|Mux20~1, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][12] , mm|buf_readdata[8][12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][12] , mm|buf_readdata[4][12], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[9] , reg_CTRL.__reserved0[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][12] , mm|buf_readdata[0][12], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[12] , reg_ADC_CONFIG_2[12], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][12] , mm|buf_readdata[12][12], logic_analyzer, 1
instance = comp, \mm|Mux20~0 , mm|Mux20~0, logic_analyzer, 1
instance = comp, \mm|Mux20~4 , mm|Mux20~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[12]~13 , mm|mm_readdata[12]~13, logic_analyzer, 1
instance = comp, \mm|mm_readdata[12] , mm|mm_readdata[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][12] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][12] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector59~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector59~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector98~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector98~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector98~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector98~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[12] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][12] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][12] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~36 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~36, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector59~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector59~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector98~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector98~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector98~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector98~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[12]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[12]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[12] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][12] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~12 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][12] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][12], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~37 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~37, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[12]~38 , u0|mm_interconnect_0|rsp_mux_001|src_data[12]~38, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~21 , u0|mm_interconnect_0|cmd_mux|src_payload~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~10 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|counter[0].output_counter , u0|pll_capture|altera_pll_i|cyclonev_pll|counter[0].output_counter, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|counter[1].output_counter , u0|pll_capture|altera_pll_i|cyclonev_pll|counter[1].output_counter, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|counter[2].output_counter , u0|pll_capture|altera_pll_i|cyclonev_pll|counter[2].output_counter, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|counter[3].output_counter , u0|pll_capture|altera_pll_i|cyclonev_pll|counter[3].output_counter, logic_analyzer, 1
instance = comp, \u0|pll_capture|altera_pll_i|cyclonev_pll|divclk[3]~CLKENA0 , u0|pll_capture|altera_pll_i|cyclonev_pll|divclk[3]~CLKENA0, logic_analyzer, 1
instance = comp, \frontend|clk_gen[0]~0 , frontend|clk_gen[0]~0, logic_analyzer, 1
instance = comp, \frontend|clk_gen[0] , frontend|clk_gen[0], logic_analyzer, 1
instance = comp, \frontend|clk_gen[1] , frontend|clk_gen[1], logic_analyzer, 1
instance = comp, \frontend|clk_gen[2]~feeder , frontend|clk_gen[2]~feeder, logic_analyzer, 1
instance = comp, \frontend|clk_gen[2] , frontend|clk_gen[2], logic_analyzer, 1
instance = comp, \frontend|clk_gen[3]~feeder , frontend|clk_gen[3]~feeder, logic_analyzer, 1
instance = comp, \frontend|clk_gen[3] , frontend|clk_gen[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][11] , mm|buf_readdata[5][11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][11] , mm|buf_readdata[4][11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][11]~feeder , mm|buf_readdata[6][11]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][11] , mm|buf_readdata[6][11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][11] , mm|buf_readdata[7][11], logic_analyzer, 1
instance = comp, \mm|Mux21~1 , mm|Mux21~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[11] , clk_mon_sample|count[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][11]~feeder , mm|buf_readdata[14][11]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][11] , mm|buf_readdata[14][11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][11]~feeder , mm|buf_readdata[13][11]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][11] , mm|buf_readdata[13][11], logic_analyzer, 1
instance = comp, \clk_mon_data|count[11] , clk_mon_data|count[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][11] , mm|buf_readdata[15][11], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[11]~feeder , reg_ADC_CONFIG_2[11]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[11] , reg_ADC_CONFIG_2[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][11] , mm|buf_readdata[12][11], logic_analyzer, 1
instance = comp, \mm|Mux21~3 , mm|Mux21~3, logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[3]~feeder , sdram_iface|trig_sample[3]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[3] , sdram_iface|trig_sample[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][11] , mm|buf_readdata[1][11], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[11]~feeder , reg_TRIG_COND_MASK[11]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[11] , reg_TRIG_COND_MASK[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][11]~feeder , mm|buf_readdata[3][11]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][11] , mm|buf_readdata[3][11], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[11]~feeder , reg_TRIG_COND_MATCH[11]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[11] , reg_TRIG_COND_MATCH[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][11] , mm|buf_readdata[2][11], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[8]~feeder , reg_CTRL.__reserved0[8]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[8] , reg_CTRL.__reserved0[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][11] , mm|buf_readdata[0][11], logic_analyzer, 1
instance = comp, \mm|Mux21~0 , mm|Mux21~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][11]~feeder , mm|buf_readdata[8][11]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][11] , mm|buf_readdata[8][11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][11] , mm|buf_readdata[9][11], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[11]~feeder , reg_ADC_CONFIG_1[11]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[11] , reg_ADC_CONFIG_1[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][11] , mm|buf_readdata[11][11], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[11] , sdram_iface|trig_addr[11], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][11] , mm|buf_readdata[10][11], logic_analyzer, 1
instance = comp, \mm|Mux21~2 , mm|Mux21~2, logic_analyzer, 1
instance = comp, \mm|Mux21~4 , mm|Mux21~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[11]~12 , mm|mm_readdata[11]~12, logic_analyzer, 1
instance = comp, \mm|mm_readdata[11] , mm|mm_readdata[11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][11] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][11] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector60~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector60~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector99~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector99~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector99~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector99~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[11] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][11] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][11] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~33 , u0|mm_interconnect_0|rsp_mux_001|src_data[11]~33, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][11] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector60~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector60~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector99~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector99~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector99~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector99~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[11] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~11 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][11] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][11], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~34 , u0|mm_interconnect_0|rsp_mux_001|src_data[11]~34, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[11]~35 , u0|mm_interconnect_0|rsp_mux_001|src_data[11]~35, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~10 , u0|mm_interconnect_0|cmd_mux_002|src_payload~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]_NEW_REG432 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]_NEW_REG432, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]_NEW206 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[10]_NEW206, logic_analyzer, 1
instance = comp, \mm|reg_writedata[10]~feeder , mm|reg_writedata[10]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[10] , mm|reg_writedata[10], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[10]~feeder , reg_ADC_CONFIG_2[10]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[10] , reg_ADC_CONFIG_2[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][10] , mm|buf_readdata[12][10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][10]~feeder , mm|buf_readdata[4][10]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][10] , mm|buf_readdata[4][10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][10] , mm|buf_readdata[8][10], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[7] , reg_CTRL.__reserved0[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][10] , mm|buf_readdata[0][10], logic_analyzer, 1
instance = comp, \mm|Mux22~0 , mm|Mux22~0, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[10] , reg_TRIG_COND_MASK[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][10]~feeder , mm|buf_readdata[3][10]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][10] , mm|buf_readdata[3][10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][10] , mm|buf_readdata[7][10], logic_analyzer, 1
instance = comp, \clk_mon_data|count[10] , clk_mon_data|count[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][10] , mm|buf_readdata[15][10], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[10] , reg_ADC_CONFIG_1[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][10] , mm|buf_readdata[11][10], logic_analyzer, 1
instance = comp, \mm|Mux22~3 , mm|Mux22~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][10] , mm|buf_readdata[5][10], logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[2]~feeder , sdram_iface|trig_sample[2]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[2] , sdram_iface|trig_sample[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][10] , mm|buf_readdata[1][10], logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[10] , reg_SAMPLE_A_COUNT[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][10] , mm|buf_readdata[13][10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][10] , mm|buf_readdata[9][10], logic_analyzer, 1
instance = comp, \mm|Mux22~1 , mm|Mux22~1, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[10]~feeder , sdram_iface|trig_addr[10]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[10] , sdram_iface|trig_addr[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][10] , mm|buf_readdata[10][10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][10]~feeder , mm|buf_readdata[6][10]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][10] , mm|buf_readdata[6][10], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[10] , clk_mon_sample|count[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][10] , mm|buf_readdata[14][10], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[10]~feeder , reg_TRIG_COND_MATCH[10]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[10] , reg_TRIG_COND_MATCH[10], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][10] , mm|buf_readdata[2][10], logic_analyzer, 1
instance = comp, \mm|Mux22~2 , mm|Mux22~2, logic_analyzer, 1
instance = comp, \mm|Mux22~4 , mm|Mux22~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[10]~11 , mm|mm_readdata[10]~11, logic_analyzer, 1
instance = comp, \mm|mm_readdata[10] , mm|mm_readdata[10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][10] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][10] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector61~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector61~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector100~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector100~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector100~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector100~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[10]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[10]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[10]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[10]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][10] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][10] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][10] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector61~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector61~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector100~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector100~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector100~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector100~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[10] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[10] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~10 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][10] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][10], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~30 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~30, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~31 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~31, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[10]~32 , u0|mm_interconnect_0|rsp_mux_001|src_data[10]~32, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan21~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan21~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector8~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector8~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]_NEW_REG870 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]_NEW_REG870, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]_NEW_REG868 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]_NEW_REG868, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_NEW_REG860 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_NEW_REG860, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[75] , u0|mm_interconnect_0|cmd_mux_002|src_data[75], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]_NEW_REG544 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]_NEW_REG544, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]_NEW_REG546 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]_NEW_REG546, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]_NEW256 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]_NEW256, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]_NEW_REG954 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]_NEW_REG954, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]_NEW_REG952 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]_NEW_REG952, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[71] , u0|mm_interconnect_0|cmd_mux_002|src_data[71], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG124 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG124, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM1~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM1~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM123_NEW_REG964 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM123_NEW_REG964, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM3_NEW_REG900 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM3_NEW_REG900, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM123_NEW_REG966 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_OTERM123_NEW_REG966, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM3_OTERM903~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM3_OTERM903~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[71]~_Duplicate , u0|mm_interconnect_0|cmd_mux_002|src_data[71]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG126 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]_NEW_REG126, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size|LessThan0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]_NEW_REG944 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]_NEW_REG944, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]_NEW_REG946 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]_NEW_REG946, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[70] , u0|mm_interconnect_0|cmd_mux_002|src_data[70], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG138 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG138, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[70]~_Duplicate , u0|mm_interconnect_0|cmd_mux_002|src_data[70]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG136 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG136, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG140 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]_NEW_REG140, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG556 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG556, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG558 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]_NEW_REG558, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[0]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[1]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM31_NEW_REG930 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM31_NEW_REG930, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM3_NEW_REG902 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM3_NEW_REG902, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM31_NEW_REG928 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM31_NEW_REG928, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[75]~_Duplicate , u0|mm_interconnect_0|cmd_mux_002|src_data[75]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~8 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG36 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG36, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG34 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG34, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG32 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG32, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~9 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[9] , reg_SAMPLE_A_COUNT[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][9]~feeder , mm|buf_readdata[13][9]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][9] , mm|buf_readdata[13][9], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[9] , clk_mon_sample|count[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][9]~feeder , mm|buf_readdata[14][9]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][9] , mm|buf_readdata[14][9], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[9] , reg_ADC_CONFIG_2[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][9]~feeder , mm|buf_readdata[12][9]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][9] , mm|buf_readdata[12][9], logic_analyzer, 1
instance = comp, \clk_mon_data|count[9] , clk_mon_data|count[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][9] , mm|buf_readdata[15][9], logic_analyzer, 1
instance = comp, \mm|Mux23~3 , mm|Mux23~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][9]~feeder , mm|buf_readdata[9][9]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][9] , mm|buf_readdata[9][9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][9] , mm|buf_readdata[8][9], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[9] , reg_ADC_CONFIG_1[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][9] , mm|buf_readdata[11][9], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[9]~feeder , sdram_iface|trig_addr[9]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[9] , sdram_iface|trig_addr[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][9] , mm|buf_readdata[10][9], logic_analyzer, 1
instance = comp, \mm|Mux23~2 , mm|Mux23~2, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][9] , mm|buf_readdata[5][9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][9] , mm|buf_readdata[4][9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][9]~feeder , mm|buf_readdata[6][9]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][9] , mm|buf_readdata[6][9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][9] , mm|buf_readdata[7][9], logic_analyzer, 1
instance = comp, \mm|Mux23~1 , mm|Mux23~1, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[9] , reg_TRIG_COND_MATCH[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][9]~feeder , mm|buf_readdata[2][9]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][9] , mm|buf_readdata[2][9], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[9]~feeder , reg_TRIG_COND_MASK[9]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[9] , reg_TRIG_COND_MASK[9], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][9]~feeder , mm|buf_readdata[3][9]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][9] , mm|buf_readdata[3][9], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[6]~feeder , reg_CTRL.__reserved0[6]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[6] , reg_CTRL.__reserved0[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][9] , mm|buf_readdata[0][9], logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[1] , sdram_iface|trig_sample[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][9] , mm|buf_readdata[1][9], logic_analyzer, 1
instance = comp, \mm|Mux23~0 , mm|Mux23~0, logic_analyzer, 1
instance = comp, \mm|Mux23~4 , mm|Mux23~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[9]~10 , mm|mm_readdata[9]~10, logic_analyzer, 1
instance = comp, \mm|mm_readdata[9] , mm|mm_readdata[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][9] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][9] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector62~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector62~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector101~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector101~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector101~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector101~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[9]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[9]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][9] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][9] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector62~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector62~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector101~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector101~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector101~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector101~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[9] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[9] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][9] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~9 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][9] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~27 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~27, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~28 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~28, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[9]~29 , u0|mm_interconnect_0|rsp_mux_001|src_data[9]~29, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector15~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|out_data[5]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~4 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM47_NEW_REG922 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM47_NEW_REG922, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM47_NEW_REG920 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_OTERM47_NEW_REG920, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[75]~_Duplicate , u0|mm_interconnect_0|cmd_mux_001|src_data[75]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG52 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG52, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG50 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG50, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[75] , u0|mm_interconnect_0|cmd_mux_001|src_data[75], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG48 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]_NEW_REG48, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~5 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[5]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector63~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector63~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector102~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector102~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector102~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector102~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][8] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][8] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector63~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector63~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector102~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector102~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector102~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector102~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[8] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[8] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][8] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][8] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~24 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~24, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~25 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~25, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][8] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][8] , mm|buf_readdata[6][8], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[8]~feeder , sdram_iface|trig_addr[8]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[8] , sdram_iface|trig_addr[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][8] , mm|buf_readdata[10][8], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[8] , clk_mon_sample|count[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][8] , mm|buf_readdata[14][8], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[8]~feeder , reg_TRIG_COND_MATCH[8]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[8] , reg_TRIG_COND_MATCH[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][8] , mm|buf_readdata[2][8], logic_analyzer, 1
instance = comp, \mm|Mux24~2 , mm|Mux24~2, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][8]~feeder , mm|buf_readdata[5][8]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][8] , mm|buf_readdata[5][8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][8]~feeder , mm|buf_readdata[9][8]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][8] , mm|buf_readdata[9][8], logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[0]~feeder , sdram_iface|trig_sample[0]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_sample[0] , sdram_iface|trig_sample[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][8] , mm|buf_readdata[1][8], logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[8] , reg_SAMPLE_A_COUNT[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][8] , mm|buf_readdata[13][8], logic_analyzer, 1
instance = comp, \mm|Mux24~1 , mm|Mux24~1, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[8] , reg_ADC_CONFIG_1[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][8] , mm|buf_readdata[11][8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][8] , mm|buf_readdata[7][8], logic_analyzer, 1
instance = comp, \clk_mon_data|count[8] , clk_mon_data|count[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][8] , mm|buf_readdata[15][8], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[8] , reg_TRIG_COND_MASK[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][8]~feeder , mm|buf_readdata[3][8]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][8] , mm|buf_readdata[3][8], logic_analyzer, 1
instance = comp, \mm|Mux24~3 , mm|Mux24~3, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[8] , reg_ADC_CONFIG_2[8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][8] , mm|buf_readdata[12][8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][8] , mm|buf_readdata[8][8], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[5] , reg_CTRL.__reserved0[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][8] , mm|buf_readdata[0][8], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][8] , mm|buf_readdata[4][8], logic_analyzer, 1
instance = comp, \mm|Mux24~0 , mm|Mux24~0, logic_analyzer, 1
instance = comp, \mm|Mux24~4 , mm|Mux24~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[8]~9 , mm|mm_readdata[8]~9, logic_analyzer, 1
instance = comp, \mm|mm_readdata[8] , mm|mm_readdata[8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~8 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][8] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[8]~26 , u0|mm_interconnect_0|rsp_mux_001|src_data[8]~26, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_payload~0 , u0|mm_interconnect_0|cmd_mux_002|src_payload~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]_NEW_REG472 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]_NEW_REG472, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]_NEW226 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]_NEW226, logic_analyzer, 1
instance = comp, \mm|reg_writedata[0]~feeder , mm|reg_writedata[0]~feeder, logic_analyzer, 1
instance = comp, \mm|reg_writedata[0] , mm|reg_writedata[0], logic_analyzer, 1
instance = comp, \reg_CTRL.rst_sdram , reg_CTRL.rst_sdram, logic_analyzer, 1
instance = comp, \comb~2 , comb~2, logic_analyzer, 1
instance = comp, \reset_sdram|bufs[0] , reset_sdram|bufs[0], logic_analyzer, 1
instance = comp, \reset_sdram|bufs[1] , reset_sdram|bufs[1], logic_analyzer, 1
instance = comp, \reset_sdram|bufs[2] , reset_sdram|bufs[2], logic_analyzer, 1
instance = comp, \reset_sdram|rst_out~0 , reset_sdram|rst_out~0, logic_analyzer, 1
instance = comp, \reset_sdram|rst_out , reset_sdram|rst_out, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[0] , sdram_iface|next_addr[0], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~5 , sdram_iface|Add2~5, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[1] , sdram_iface|next_addr[1], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~9 , sdram_iface|Add2~9, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[2] , sdram_iface|next_addr[2], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~13 , sdram_iface|Add2~13, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[3] , sdram_iface|next_addr[3], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~17 , sdram_iface|Add2~17, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[4] , sdram_iface|next_addr[4], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~21 , sdram_iface|Add2~21, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[5] , sdram_iface|next_addr[5], logic_analyzer, 1
instance = comp, \sdram_iface|Add2~25 , sdram_iface|Add2~25, logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[6] , sdram_iface|next_addr[6], logic_analyzer, 1
instance = comp, \sdram_iface|next_addr[7] , sdram_iface|next_addr[7], logic_analyzer, 1
instance = comp, \sdram_iface|prev_hdr_addr[7] , sdram_iface|prev_hdr_addr[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][7]~feeder , mm|buf_readdata[8][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][7] , mm|buf_readdata[8][7], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[7]~feeder , sdram_iface|trig_addr[7]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[7] , sdram_iface|trig_addr[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][7] , mm|buf_readdata[10][7], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[7]~feeder , reg_ADC_CONFIG_1[7]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[7] , reg_ADC_CONFIG_1[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][7] , mm|buf_readdata[11][7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][7]~feeder , mm|buf_readdata[9][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][7] , mm|buf_readdata[9][7], logic_analyzer, 1
instance = comp, \mm|Mux25~2 , mm|Mux25~2, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[7]~feeder , reg_ADC_CONFIG_2[7]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[7] , reg_ADC_CONFIG_2[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][7]~feeder , mm|buf_readdata[12][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][7] , mm|buf_readdata[12][7], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[7] , clk_mon_sample|count[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][7]~feeder , mm|buf_readdata[14][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][7] , mm|buf_readdata[14][7], logic_analyzer, 1
instance = comp, \clk_mon_data|count[7] , clk_mon_data|count[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][7] , mm|buf_readdata[15][7], logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[7] , reg_SAMPLE_A_COUNT[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][7]~feeder , mm|buf_readdata[13][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][7] , mm|buf_readdata[13][7], logic_analyzer, 1
instance = comp, \mm|Mux25~3 , mm|Mux25~3, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[7]~feeder , reg_TRIG_COND_MATCH[7]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[7] , reg_TRIG_COND_MATCH[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][7] , mm|buf_readdata[2][7], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[7]~feeder , reg_TRIG_COND_MASK[7]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[7] , reg_TRIG_COND_MASK[7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][7]~feeder , mm|buf_readdata[3][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][7] , mm|buf_readdata[3][7], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[4] , reg_CTRL.__reserved0[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][7] , mm|buf_readdata[0][7], logic_analyzer, 1
instance = comp, \mm|Mux25~0 , mm|Mux25~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][7]~feeder , mm|buf_readdata[4][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][7] , mm|buf_readdata[4][7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][7] , mm|buf_readdata[5][7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][7] , mm|buf_readdata[7][7], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][7]~feeder , mm|buf_readdata[6][7]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][7] , mm|buf_readdata[6][7], logic_analyzer, 1
instance = comp, \mm|Mux25~1 , mm|Mux25~1, logic_analyzer, 1
instance = comp, \mm|Mux25~4 , mm|Mux25~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[7]~8 , mm|mm_readdata[7]~8, logic_analyzer, 1
instance = comp, \mm|mm_readdata[7] , mm|mm_readdata[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector64~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector64~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector103~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector103~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector103~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector103~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[7] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[7]~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[7]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~21 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector64~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector64~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector103~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector103~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector103~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector103~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[7]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[7]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[7] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][7] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~7 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][7] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~22 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~22, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[7]~23 , u0|mm_interconnect_0|rsp_mux_001|src_data[7]~23, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector2~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector2~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM55_NEW_REG916 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM55_NEW_REG916, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM55_NEW_REG918 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM55_NEW_REG918, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[74]~_Duplicate , u0|mm_interconnect_0|cmd_mux_002|src_data[74]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG60 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG60, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG58 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG58, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]_OTERM873~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]_OTERM873~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]_NEW_REG872 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]_NEW_REG872, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]_OTERM875~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]_OTERM875~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]_NEW_REG874 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]_NEW_REG874, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[74] , u0|mm_interconnect_0|cmd_mux_002|src_data[74], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG56 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG56, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[6] , sdram_iface|trig_addr[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][6] , mm|buf_readdata[10][6], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[6]~feeder , reg_TRIG_COND_MATCH[6]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[6] , reg_TRIG_COND_MATCH[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][6] , mm|buf_readdata[2][6], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[6] , clk_mon_sample|count[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][6] , mm|buf_readdata[14][6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][6] , mm|buf_readdata[6][6], logic_analyzer, 1
instance = comp, \mm|Mux26~2 , mm|Mux26~2, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[6]~feeder , reg_ADC_CONFIG_1[6]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[6] , reg_ADC_CONFIG_1[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][6] , mm|buf_readdata[11][6], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[6]~feeder , reg_TRIG_COND_MASK[6]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[6] , reg_TRIG_COND_MASK[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][6]~feeder , mm|buf_readdata[3][6]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][6] , mm|buf_readdata[3][6], logic_analyzer, 1
instance = comp, \clk_mon_data|count[6] , clk_mon_data|count[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][6] , mm|buf_readdata[15][6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][6] , mm|buf_readdata[7][6], logic_analyzer, 1
instance = comp, \mm|Mux26~3 , mm|Mux26~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][6] , mm|buf_readdata[8][6], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[6] , reg_ADC_CONFIG_2[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][6] , mm|buf_readdata[12][6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][6] , mm|buf_readdata[4][6], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[3]~feeder , reg_CTRL.__reserved0[3]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[3] , reg_CTRL.__reserved0[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][6] , mm|buf_readdata[0][6], logic_analyzer, 1
instance = comp, \mm|Mux26~0 , mm|Mux26~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][6] , mm|buf_readdata[9][6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][6]~feeder , mm|buf_readdata[5][6]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][6] , mm|buf_readdata[5][6], logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[6] , reg_SAMPLE_A_COUNT[6], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][6] , mm|buf_readdata[13][6], logic_analyzer, 1
instance = comp, \mm|Mux26~1 , mm|Mux26~1, logic_analyzer, 1
instance = comp, \mm|Mux26~4 , mm|Mux26~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[6]~7 , mm|mm_readdata[6]~7, logic_analyzer, 1
instance = comp, \mm|mm_readdata[6] , mm|mm_readdata[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector65~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector65~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector104~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector104~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector104~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector104~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[6]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[6]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector65~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector65~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector104~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector104~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector104~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector104~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[6] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[6] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][6] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~6 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][6] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~18 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~19 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[6]~20 , u0|mm_interconnect_0|rsp_mux_001|src_data[6]~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector12~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector12~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[8], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector11~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector11~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[9], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src0_valid~0 , u0|mm_interconnect_0|cmd_demux|src0_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|suppress_change_dest_id~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|suppress_change_dest_id~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|save_dest_id~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src0_valid~1 , u0|mm_interconnect_0|cmd_demux|src0_valid~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1 , u0|mm_interconnect_0|cmd_mux|WideOr1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload[0] , u0|mm_interconnect_0|cmd_mux|src_payload[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|write~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|write~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][114] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][114], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][114] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][114], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|read~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|read~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|read~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|always4~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|always4~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector66~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector66~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector105~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector105~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector105~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector105~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[5] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~15 , u0|mm_interconnect_0|rsp_mux_001|src_data[5]~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector66~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector66~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector105~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector105~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector105~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector105~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[5] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~16 , u0|mm_interconnect_0|rsp_mux_001|src_data[5]~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][5]~feeder , mm|buf_readdata[4][5]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][5] , mm|buf_readdata[4][5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][5] , mm|buf_readdata[6][5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][5] , mm|buf_readdata[7][5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][5] , mm|buf_readdata[5][5], logic_analyzer, 1
instance = comp, \mm|Mux27~1 , mm|Mux27~1, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][5] , mm|buf_readdata[13][5], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[5] , clk_mon_sample|count[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][5]~feeder , mm|buf_readdata[14][5]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][5] , mm|buf_readdata[14][5], logic_analyzer, 1
instance = comp, \clk_mon_data|count[5] , clk_mon_data|count[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][5] , mm|buf_readdata[15][5], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[5]~feeder , reg_ADC_CONFIG_2[5]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[5] , reg_ADC_CONFIG_2[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][5]~feeder , mm|buf_readdata[12][5]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][5] , mm|buf_readdata[12][5], logic_analyzer, 1
instance = comp, \mm|Mux27~3 , mm|Mux27~3, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[5] , reg_TRIG_COND_MASK[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][5]~feeder , mm|buf_readdata[3][5]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][5] , mm|buf_readdata[3][5], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[2]~feeder , reg_CTRL.__reserved0[2]~feeder, logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[2] , reg_CTRL.__reserved0[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][5] , mm|buf_readdata[0][5], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[5] , reg_TRIG_COND_MATCH[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][5]~feeder , mm|buf_readdata[2][5]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][5] , mm|buf_readdata[2][5], logic_analyzer, 1
instance = comp, \mm|Mux27~0 , mm|Mux27~0, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[5]~feeder , sdram_iface|trig_addr[5]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[5] , sdram_iface|trig_addr[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][5] , mm|buf_readdata[10][5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][5]~feeder , mm|buf_readdata[9][5]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][5] , mm|buf_readdata[9][5], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[5] , reg_ADC_CONFIG_1[5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][5] , mm|buf_readdata[11][5], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][5] , mm|buf_readdata[8][5], logic_analyzer, 1
instance = comp, \mm|Mux27~2 , mm|Mux27~2, logic_analyzer, 1
instance = comp, \mm|Mux27~4 , mm|Mux27~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[5]~6 , mm|mm_readdata[5]~6, logic_analyzer, 1
instance = comp, \mm|mm_readdata[5] , mm|mm_readdata[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[5]~17 , u0|mm_interconnect_0|rsp_mux_001|src_data[5]~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[77] , u0|mm_interconnect_0|cmd_mux_002|src_data[77], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]_NEW_REG538 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]_NEW_REG538, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]_NEW_REG536 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]_NEW_REG536, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]_NEW228 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]_NEW228, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~7 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|ShiftLeft0~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~12 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG8 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM3_NEW_REG906 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM3_NEW_REG906, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector3~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM3_NEW_REG904 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM3_NEW_REG904, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[73]~_Duplicate , u0|mm_interconnect_0|cmd_mux_002|src_data[73]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_OTERM865~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_OTERM865~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_NEW_REG864 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_NEW_REG864, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_OTERM867~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_OTERM867~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_NEW_REG866 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]_NEW_REG866, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[73] , u0|mm_interconnect_0|cmd_mux_002|src_data[73], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~13 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[4]~feeder , reg_ADC_CONFIG_1[4]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[4] , reg_ADC_CONFIG_1[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][4] , mm|buf_readdata[11][4], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[4] , reg_TRIG_COND_MASK[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][4]~feeder , mm|buf_readdata[3][4]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][4] , mm|buf_readdata[3][4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][4] , mm|buf_readdata[7][4], logic_analyzer, 1
instance = comp, \clk_mon_data|count[4] , clk_mon_data|count[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][4] , mm|buf_readdata[15][4], logic_analyzer, 1
instance = comp, \mm|Mux28~3 , mm|Mux28~3, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[4]~feeder , reg_ADC_CONFIG_2[4]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[4] , reg_ADC_CONFIG_2[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][4] , mm|buf_readdata[12][4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][4] , mm|buf_readdata[8][4], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[1] , reg_CTRL.__reserved0[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][4] , mm|buf_readdata[0][4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][4]~feeder , mm|buf_readdata[4][4]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][4] , mm|buf_readdata[4][4], logic_analyzer, 1
instance = comp, \mm|Mux28~0 , mm|Mux28~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][4]~feeder , mm|buf_readdata[6][4]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][4] , mm|buf_readdata[6][4], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[4]~feeder , reg_TRIG_COND_MATCH[4]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[4] , reg_TRIG_COND_MATCH[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][4] , mm|buf_readdata[2][4], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[4] , clk_mon_sample|count[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][4] , mm|buf_readdata[14][4], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[4] , sdram_iface|trig_addr[4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][4]~feeder , mm|buf_readdata[10][4]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][4] , mm|buf_readdata[10][4], logic_analyzer, 1
instance = comp, \mm|Mux28~2 , mm|Mux28~2, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][4] , mm|buf_readdata[5][4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][4] , mm|buf_readdata[9][4], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][4] , mm|buf_readdata[13][4], logic_analyzer, 1
instance = comp, \mm|Mux28~1 , mm|Mux28~1, logic_analyzer, 1
instance = comp, \mm|Mux28~4 , mm|Mux28~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[4]~5 , mm|mm_readdata[4]~5, logic_analyzer, 1
instance = comp, \mm|mm_readdata[4] , mm|mm_readdata[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector67~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector67~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[4] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~12 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector67~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector67~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector106~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[4] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][4] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~4 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][4] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~13 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[4]~14 , u0|mm_interconnect_0|rsp_mux_001|src_data[4]~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Equal5~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Equal5~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector10~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[73] , u0|mm_interconnect_0|cmd_mux_001|src_data[73], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM23_NEW_REG892 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM23_NEW_REG892, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM23_NEW_REG894 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM23_NEW_REG894, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[73]~_Duplicate , u0|mm_interconnect_0|cmd_mux_001|src_data[73]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG28 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG28, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG26 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG26, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG24 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG24, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector51~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector51~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux_inst|dprio_read~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_read , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_read, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_dprio_read|lcell_inst , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|lcell_dprio_read|lcell_inst, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~17 , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~17, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_HIGH , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_HIGH, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~16 , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~16, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0 , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~15 , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~15, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1 , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~14 , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~14, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2 , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~13 , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~13, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3 , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~12 , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state~12, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4 , u0|pll_adc|altera_pll_i|dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[15]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[15]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[0]~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[0]~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~49 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~53 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~41 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~57 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~61 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~45 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~33 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~37 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[7]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[7]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~29 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~21 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[9]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[9]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~25 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[11]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[11]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add1~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[2]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|shifts_done_counter[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal1~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Equal2~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|always1~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|always1~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[5] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[5], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~25 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~25, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~29 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~29, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~33 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~33, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~37 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~37, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~41 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~41, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[4] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[5]~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~45 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~45, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[6] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[6], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~49 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~49, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[7] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[7], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~53 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~53, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[8] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[8], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~57 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~57, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[9] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[9], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~61 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~61, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[10] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[10], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[11] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[11], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~9, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[12] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[12], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~13 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~13, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[13] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[13], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[14], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~21 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|Add0~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[15] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|phase_en_counter[15], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|first_phase_shift_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_next_state~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~14 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~14, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|always1~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|always1~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~17 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~17, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~16 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~16, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_START , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_START, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~15 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~15, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_en , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_en, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|dps_extra_inst|phase_en , u0|pll_adc|altera_pll_i|dps_extra_inst|phase_en, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|din_s1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|din_s1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer_inst|dreg[1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~12 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state~12, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_DONE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_current_state.DPS_DONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_done , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift_inst|dps_done, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~21 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~21, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~23 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~23, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~24 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~24, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~7 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~7, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~6 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~6, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~9 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector17~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|cp_ready~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|cp_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload[0] , u0|mm_interconnect_0|cmd_mux_001|src_payload[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][57], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][114] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][114], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][114] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][114], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|read~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|read~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|read~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem_used[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|comb~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|comb~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_001|src1_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~3 , u0|mm_interconnect_0|rsp_mux_001|src_payload~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector68~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector68~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[3] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][3], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector68~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector68~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector107~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[3] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[3]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~9 , u0|mm_interconnect_0|rsp_mux_001|src_data[3]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~10 , u0|mm_interconnect_0|rsp_mux_001|src_data[3]~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][3]~feeder , mm|buf_readdata[8][3]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][3] , mm|buf_readdata[8][3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][3]~feeder , mm|buf_readdata[9][3]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][3] , mm|buf_readdata[9][3], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[3] , reg_ADC_CONFIG_1[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][3] , mm|buf_readdata[11][3], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[3] , sdram_iface|trig_addr[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][3] , mm|buf_readdata[10][3], logic_analyzer, 1
instance = comp, \mm|Mux29~2 , mm|Mux29~2, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[3] , reg_TRIG_COND_MASK[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][3]~feeder , mm|buf_readdata[3][3]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][3] , mm|buf_readdata[3][3], logic_analyzer, 1
instance = comp, \reg_CTRL.__reserved0[0] , reg_CTRL.__reserved0[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][3] , mm|buf_readdata[0][3], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[3] , reg_TRIG_COND_MATCH[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][3]~feeder , mm|buf_readdata[2][3]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][3] , mm|buf_readdata[2][3], logic_analyzer, 1
instance = comp, \mm|Mux29~0 , mm|Mux29~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][3]~feeder , mm|buf_readdata[6][3]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][3] , mm|buf_readdata[6][3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][3] , mm|buf_readdata[5][3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][3] , mm|buf_readdata[4][3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][3] , mm|buf_readdata[7][3], logic_analyzer, 1
instance = comp, \mm|Mux29~1 , mm|Mux29~1, logic_analyzer, 1
instance = comp, \reg_SAMPLE_A_COUNT[3] , reg_SAMPLE_A_COUNT[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][3] , mm|buf_readdata[13][3], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[3]~feeder , reg_ADC_CONFIG_2[3]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[3] , reg_ADC_CONFIG_2[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][3] , mm|buf_readdata[12][3], logic_analyzer, 1
instance = comp, \clk_mon_data|count[3] , clk_mon_data|count[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][3] , mm|buf_readdata[15][3], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[3] , clk_mon_sample|count[3], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][3] , mm|buf_readdata[14][3], logic_analyzer, 1
instance = comp, \mm|Mux29~3 , mm|Mux29~3, logic_analyzer, 1
instance = comp, \mm|Mux29~4 , mm|Mux29~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[3]~4 , mm|mm_readdata[3]~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[3] , mm|mm_readdata[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[3]~11 , u0|mm_interconnect_0|rsp_mux_001|src_data[3]~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector9~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector9~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector9~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector9~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector9~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector9~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[74] , u0|mm_interconnect_0|cmd_mux_001|src_data[74], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG76 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG76, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM73~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM73~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG72 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG72, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG74 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_NEW_REG74, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM71_NEW_REG910 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM71_NEW_REG910, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM71_OTERM909~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM71_OTERM909~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM71_NEW_REG908 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]_OTERM71_NEW_REG908, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[74]~_Duplicate , u0|mm_interconnect_0|cmd_mux_001|src_data[74]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[4]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|next_read_state~3 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|next_read_state~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~8 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~8, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT~DUPLICATE , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|cp_ready~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|cp_ready~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|cp_ready~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|cp_ready~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|cp_ready~3 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|cp_ready~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always9~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|read_latency_shift_reg~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|read_latency_shift_reg[0]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|read_latency_shift_reg[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~2 , u0|mm_interconnect_0|rsp_mux_001|src_payload~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector71~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector71~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[2] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][2], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector71~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector71~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector108~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[2] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~6 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~7 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][2] , mm|buf_readdata[7][2], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[2]~feeder , reg_TRIG_COND_MASK[2]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[2] , reg_TRIG_COND_MASK[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][2]~feeder , mm|buf_readdata[3][2]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][2] , mm|buf_readdata[3][2], logic_analyzer, 1
instance = comp, \clk_mon_data|count[2] , clk_mon_data|count[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][2] , mm|buf_readdata[15][2], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[2] , reg_ADC_CONFIG_1[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][2] , mm|buf_readdata[11][2], logic_analyzer, 1
instance = comp, \mm|Mux30~3 , mm|Mux30~3, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[2] , reg_TRIG_COND_MATCH[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][2]~feeder , mm|buf_readdata[2][2]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][2] , mm|buf_readdata[2][2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][2]~feeder , mm|buf_readdata[6][2]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][2] , mm|buf_readdata[6][2], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[2]~feeder , sdram_iface|trig_addr[2]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[2] , sdram_iface|trig_addr[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][2] , mm|buf_readdata[10][2], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[2] , clk_mon_sample|count[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][2] , mm|buf_readdata[14][2], logic_analyzer, 1
instance = comp, \mm|Mux30~2 , mm|Mux30~2, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][2]~feeder , mm|buf_readdata[8][2]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][2] , mm|buf_readdata[8][2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][2]~feeder , mm|buf_readdata[4][2]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][2] , mm|buf_readdata[4][2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][2] , mm|buf_readdata[0][2], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[2] , reg_ADC_CONFIG_2[2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][2] , mm|buf_readdata[12][2], logic_analyzer, 1
instance = comp, \mm|Mux30~0 , mm|Mux30~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][2] , mm|buf_readdata[1][2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][2] , mm|buf_readdata[9][2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][2] , mm|buf_readdata[13][2], logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][2] , mm|buf_readdata[5][2], logic_analyzer, 1
instance = comp, \mm|Mux30~1 , mm|Mux30~1, logic_analyzer, 1
instance = comp, \mm|Mux30~4 , mm|Mux30~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[2]~3 , mm|mm_readdata[2]~3, logic_analyzer, 1
instance = comp, \mm|mm_readdata[2] , mm|mm_readdata[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[2]~8 , u0|mm_interconnect_0|rsp_mux_001|src_data[2]~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Selector4~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]_OTERM949~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]_OTERM949~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]_NEW_REG948 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]_NEW_REG948, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]_OTERM951~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]_OTERM951~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]_NEW_REG950 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]_NEW_REG950, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[72] , u0|mm_interconnect_0|cmd_mux_002|src_data[72], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG80 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG80, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~10 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG84 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG84, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG82 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_NEW_REG82, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM79_NEW_REG942 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM79_NEW_REG942, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM79_OTERM941~feeder , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM79_OTERM941~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM79_NEW_REG940 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]_OTERM79_NEW_REG940, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[72]~_Duplicate , u0|mm_interconnect_0|cmd_mux_002|src_data[72]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~11 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[2]~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2], logic_analyzer, 1
instance = comp, \mm|buf_req[13][2] , mm|buf_req[13][2], logic_analyzer, 1
instance = comp, \mm|buf_req[15][2] , mm|buf_req[15][2], logic_analyzer, 1
instance = comp, \mm|buf_req[14][2] , mm|buf_req[14][2], logic_analyzer, 1
instance = comp, \mm|Mux0~3 , mm|Mux0~3, logic_analyzer, 1
instance = comp, \mm|buf_req[10][2] , mm|buf_req[10][2], logic_analyzer, 1
instance = comp, \mm|buf_req[8][2] , mm|buf_req[8][2], logic_analyzer, 1
instance = comp, \mm|Mux0~2 , mm|Mux0~2, logic_analyzer, 1
instance = comp, \mm|buf_req[5][2] , mm|buf_req[5][2], logic_analyzer, 1
instance = comp, \mm|buf_req[4][2] , mm|buf_req[4][2], logic_analyzer, 1
instance = comp, \mm|Mux0~1 , mm|Mux0~1, logic_analyzer, 1
instance = comp, \mm|Mux0~0 , mm|Mux0~0, logic_analyzer, 1
instance = comp, \mm|Mux0~4 , mm|Mux0~4, logic_analyzer, 1
instance = comp, \mm|buf_ack[0] , mm|buf_ack[0], logic_analyzer, 1
instance = comp, \mm|buf_ack[1] , mm|buf_ack[1], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[1]~feeder , sdram_iface|trig_addr[1]~feeder, logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[1] , sdram_iface|trig_addr[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][1]~feeder , mm|buf_readdata[10][1]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][1] , mm|buf_readdata[10][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][1]~feeder , mm|buf_readdata[9][1]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][1] , mm|buf_readdata[9][1], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[1] , reg_ADC_CONFIG_1[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][1] , mm|buf_readdata[11][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][1]~feeder , mm|buf_readdata[8][1]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][1] , mm|buf_readdata[8][1], logic_analyzer, 1
instance = comp, \mm|Mux31~2 , mm|Mux31~2, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[1] , reg_TRIG_COND_MATCH[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][1] , mm|buf_readdata[2][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][1] , mm|buf_readdata[1][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][1] , mm|buf_readdata[0][1], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[1] , reg_TRIG_COND_MASK[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][1] , mm|buf_readdata[3][1], logic_analyzer, 1
instance = comp, \mm|Mux31~0 , mm|Mux31~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][1]~feeder , mm|buf_readdata[5][1]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][1] , mm|buf_readdata[5][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][1] , mm|buf_readdata[4][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][1] , mm|buf_readdata[7][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][1]~feeder , mm|buf_readdata[6][1]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][1] , mm|buf_readdata[6][1], logic_analyzer, 1
instance = comp, \mm|Mux31~1 , mm|Mux31~1, logic_analyzer, 1
instance = comp, \clk_mon_sample|count[1] , clk_mon_sample|count[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][1]~feeder , mm|buf_readdata[14][1]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][1] , mm|buf_readdata[14][1], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[1] , reg_ADC_CONFIG_2[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][1]~feeder , mm|buf_readdata[12][1]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][1] , mm|buf_readdata[12][1], logic_analyzer, 1
instance = comp, \clk_mon_data|count[1] , clk_mon_data|count[1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][1] , mm|buf_readdata[15][1], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][1]~feeder , mm|buf_readdata[13][1]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][1] , mm|buf_readdata[13][1], logic_analyzer, 1
instance = comp, \mm|Mux31~3 , mm|Mux31~3, logic_analyzer, 1
instance = comp, \mm|Mux31~4 , mm|Mux31~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[1]~2 , mm|mm_readdata[1]~2, logic_analyzer, 1
instance = comp, \mm|mm_readdata[1] , mm|mm_readdata[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][1], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector109~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector109~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[1] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~3, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector109~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector109~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[1] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[1] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][1] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][1] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~4 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[1]~5 , u0|mm_interconnect_0|rsp_mux_001|src_data[1]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][59] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][59] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|always0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_busy~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_busy~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][69] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][69], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][69] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][69], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][66] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][66], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][66] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][66], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add1~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_busy , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_busy, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add1~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[6] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[7] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|Add0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|burst_uncompress_byte_counter[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|uncompressor|last_packet_beat, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|always0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|always0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][114] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][114], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|read~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|read~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|read~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|read~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0]~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem_used[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|always4~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|always4~0, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][0]~feeder , mm|buf_readdata[6][0]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[6][0] , mm|buf_readdata[6][0], logic_analyzer, 1
instance = comp, \sdram_iface|trig_addr[0] , sdram_iface|trig_addr[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[10][0] , mm|buf_readdata[10][0], logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[0]~feeder , reg_TRIG_COND_MATCH[0]~feeder, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MATCH[0] , reg_TRIG_COND_MATCH[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][0]~feeder , mm|buf_readdata[2][0]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[2][0] , mm|buf_readdata[2][0], logic_analyzer, 1
instance = comp, \clk_mon_sample|count[0] , clk_mon_sample|count[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[14][0] , mm|buf_readdata[14][0], logic_analyzer, 1
instance = comp, \mm|Mux32~2 , mm|Mux32~2, logic_analyzer, 1
instance = comp, \mm|buf_readdata[8][0] , mm|buf_readdata[8][0], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_2[0] , reg_ADC_CONFIG_2[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[12][0] , mm|buf_readdata[12][0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[4][0] , mm|buf_readdata[4][0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[0][0] , mm|buf_readdata[0][0], logic_analyzer, 1
instance = comp, \mm|Mux32~0 , mm|Mux32~0, logic_analyzer, 1
instance = comp, \reg_TRIG_COND_MASK[0] , reg_TRIG_COND_MASK[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[3][0] , mm|buf_readdata[3][0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[7][0] , mm|buf_readdata[7][0], logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[0]~feeder , reg_ADC_CONFIG_1[0]~feeder, logic_analyzer, 1
instance = comp, \reg_ADC_CONFIG_1[0] , reg_ADC_CONFIG_1[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][0]~feeder , mm|buf_readdata[11][0]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[11][0] , mm|buf_readdata[11][0], logic_analyzer, 1
instance = comp, \clk_mon_data|count[0] , clk_mon_data|count[0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[15][0] , mm|buf_readdata[15][0], logic_analyzer, 1
instance = comp, \mm|Mux32~3 , mm|Mux32~3, logic_analyzer, 1
instance = comp, \mm|buf_readdata[5][0] , mm|buf_readdata[5][0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[1][0] , mm|buf_readdata[1][0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[13][0] , mm|buf_readdata[13][0], logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][0]~feeder , mm|buf_readdata[9][0]~feeder, logic_analyzer, 1
instance = comp, \mm|buf_readdata[9][0] , mm|buf_readdata[9][0], logic_analyzer, 1
instance = comp, \mm|Mux32~1 , mm|Mux32~1, logic_analyzer, 1
instance = comp, \mm|Mux32~4 , mm|Mux32~4, logic_analyzer, 1
instance = comp, \mm|mm_readdata[0]~1 , mm|mm_readdata[0]~1, logic_analyzer, 1
instance = comp, \mm|mm_readdata[0] , mm|mm_readdata[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[1][0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rdata_fifo|mem[0][0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|status_read~0 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|status_read~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~11 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~2 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector71~1 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector71~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~5 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~4 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[0] , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|av_readdata_pre[0], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|status_read~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|status_read~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~11 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state~11, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~2 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~2, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector71~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector71~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~5 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~5, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~4 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|Selector110~4, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[0] , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[0]~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[0]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|av_readdata_pre[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[1][0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rdata_fifo|mem[0][0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[1][0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rdata_fifo|mem[0][0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2 , u0|mm_interconnect_0|rsp_mux_001|src_data[0]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[101] , u0|mm_interconnect_0|cmd_mux_001|src_data[101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~21 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][101]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][101]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][101] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_translator|read_latency_shift_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_001|src0_valid , u0|mm_interconnect_0|rsp_demux_001|src0_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[101] , u0|mm_interconnect_0|rsp_mux|src_data[101], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[100] , u0|mm_interconnect_0|cmd_mux_001|src_data[100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][100] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~20 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~20, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][100]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][100]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][100] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[100] , u0|mm_interconnect_0|rsp_mux|src_data[100], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[99] , u0|mm_interconnect_0|cmd_mux_001|src_data[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~19 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~19, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][99]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][99]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][99] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[99] , u0|mm_interconnect_0|rsp_mux|src_data[99], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[98] , u0|mm_interconnect_0|cmd_mux|src_data[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~18 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][98] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[98] , u0|mm_interconnect_0|rsp_mux|src_data[98], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[97] , u0|mm_interconnect_0|cmd_mux|src_data[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~17 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~17, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][97] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[97] , u0|mm_interconnect_0|rsp_mux|src_data[97], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[96] , u0|mm_interconnect_0|cmd_mux_001|src_data[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][96] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~16 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][96] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[96] , u0|mm_interconnect_0|rsp_mux|src_data[96], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg_NEW_REG142 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg_NEW_REG142, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG850 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG850, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|cp_ready~4 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|cp_ready~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG852 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG852, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG848 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG848, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG854 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG854, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG844 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG844, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG846 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG846, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][65] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][65], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][65] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][65], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][66] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][66], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][66] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][66], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][68] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][68], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][67], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][67], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][65]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|Add1~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_busy~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_busy~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_busy~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][69] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][69], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][69] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][69], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|Add0~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|Add0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|Add0~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|Add0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|Add1~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|Add0~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_busy , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_busy, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~2 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|last_packet_beat , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent|uncompressor|last_packet_beat, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|write~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|write~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|write~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~1 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][95] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[95] , u0|mm_interconnect_0|cmd_mux_001|src_data[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~15 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~15, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][95]~feeder , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][95]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][95] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[95] , u0|mm_interconnect_0|rsp_mux|src_data[95], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|cp_ready~4 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|cp_ready~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG840 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG840, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG834 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG834, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~10, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG842 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG842, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG836 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG836, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG832 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG832, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG838 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_NEW_REG838, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|cp_ready~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|cp_ready~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[33] , u0|mm_interconnect_0|cmd_mux|src_data[33], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[34] , u0|mm_interconnect_0|cmd_mux|src_data[34], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[35] , u0|mm_interconnect_0|cmd_mux|src_data[35], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|LessThan0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|cp_ready~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|cp_ready~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|cp_ready~3 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|cp_ready~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg_NEW_REG144 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg_NEW_REG144, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress , u0|mm_interconnect_0|cmd_mux|packet_in_progress, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0 , u0|mm_interconnect_0|cmd_mux|update_grant~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1] , u0|mm_interconnect_0|cmd_mux|saved_grant[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[94] , u0|mm_interconnect_0|cmd_mux|src_data[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~14 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][94] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[94] , u0|mm_interconnect_0|rsp_mux|src_data[94], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|router|Equal2~0 , u0|mm_interconnect_0|router|Equal2~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src1_valid~0 , u0|mm_interconnect_0|cmd_demux|src1_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|update_grant~0 , u0|mm_interconnect_0|cmd_mux_001|update_grant~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|packet_in_progress , u0|mm_interconnect_0|cmd_mux_001|packet_in_progress, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[1] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_data[93] , u0|mm_interconnect_0|cmd_mux_001|src_data[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][93] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~13 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~13, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][93] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[93] , u0|mm_interconnect_0|rsp_mux|src_data[93], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[92] , u0|mm_interconnect_0|cmd_mux_002|src_data[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]_NEW_REG512 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]_NEW_REG512, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]_NEW_REG510 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]_NEW_REG510, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]_NEW248 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[92]_NEW248, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][92] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~12 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][92] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[92] , u0|mm_interconnect_0|rsp_mux|src_data[92], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[91] , u0|mm_interconnect_0|cmd_mux_002|src_data[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]_NEW_REG516 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]_NEW_REG516, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]_NEW250 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[91]_NEW250, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~11 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~11, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][91] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[91] , u0|mm_interconnect_0|rsp_mux|src_data[91], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[79] , u0|mm_interconnect_0|cmd_mux_002|src_data[79], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]_NEW_REG550 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]_NEW_REG550, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]_NEW258 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]_NEW258, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|WideOr0~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|WideOr0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[35] , u0|mm_interconnect_0|cmd_mux_002|src_data[35], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]_NEW270 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]_NEW270, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[33] , u0|mm_interconnect_0|cmd_mux_002|src_data[33], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]_NEW266 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]_NEW266, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[34] , u0|mm_interconnect_0|cmd_mux_002|src_data[34], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]_NEW268 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]_NEW268, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2], logic_analyzer, 1
instance = comp, \mm|Equal0~0 , mm|Equal0~0, logic_analyzer, 1
instance = comp, \mm|Equal0~1 , mm|Equal0~1, logic_analyzer, 1
instance = comp, \mm|state~16 , mm|state~16, logic_analyzer, 1
instance = comp, \mm|state~17 , mm|state~17, logic_analyzer, 1
instance = comp, \mm|state.WRITE_WAIT~DUPLICATE , mm|state.WRITE_WAIT~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|state~19 , mm|state~19, logic_analyzer, 1
instance = comp, \mm|state.DONE , mm|state.DONE, logic_analyzer, 1
instance = comp, \mm|state~20 , mm|state~20, logic_analyzer, 1
instance = comp, \mm|state.IDLE , mm|state.IDLE, logic_analyzer, 1
instance = comp, \mm|timeout_ctr~0 , mm|timeout_ctr~0, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[0] , mm|timeout_ctr[0], logic_analyzer, 1
instance = comp, \mm|Add0~17 , mm|Add0~17, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[1]~DUPLICATE , mm|timeout_ctr[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|Add0~13 , mm|Add0~13, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[2] , mm|timeout_ctr[2], logic_analyzer, 1
instance = comp, \mm|Add0~9 , mm|Add0~9, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[3] , mm|timeout_ctr[3], logic_analyzer, 1
instance = comp, \mm|Add0~5 , mm|Add0~5, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[4] , mm|timeout_ctr[4], logic_analyzer, 1
instance = comp, \mm|Add0~61 , mm|Add0~61, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[5] , mm|timeout_ctr[5], logic_analyzer, 1
instance = comp, \mm|Add0~57 , mm|Add0~57, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[6] , mm|timeout_ctr[6], logic_analyzer, 1
instance = comp, \mm|Add0~53 , mm|Add0~53, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[7] , mm|timeout_ctr[7], logic_analyzer, 1
instance = comp, \mm|Add0~49 , mm|Add0~49, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[8] , mm|timeout_ctr[8], logic_analyzer, 1
instance = comp, \mm|Add0~45 , mm|Add0~45, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[9] , mm|timeout_ctr[9], logic_analyzer, 1
instance = comp, \mm|Add0~1 , mm|Add0~1, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[10] , mm|timeout_ctr[10], logic_analyzer, 1
instance = comp, \mm|Add0~41 , mm|Add0~41, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[11] , mm|timeout_ctr[11], logic_analyzer, 1
instance = comp, \mm|Add0~37 , mm|Add0~37, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[12] , mm|timeout_ctr[12], logic_analyzer, 1
instance = comp, \mm|Add0~33 , mm|Add0~33, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[13] , mm|timeout_ctr[13], logic_analyzer, 1
instance = comp, \mm|Add0~29 , mm|Add0~29, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[14] , mm|timeout_ctr[14], logic_analyzer, 1
instance = comp, \mm|Add0~25 , mm|Add0~25, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[15] , mm|timeout_ctr[15], logic_analyzer, 1
instance = comp, \mm|Equal1~1 , mm|Equal1~1, logic_analyzer, 1
instance = comp, \mm|Equal1~2 , mm|Equal1~2, logic_analyzer, 1
instance = comp, \mm|timeout_ctr[1] , mm|timeout_ctr[1], logic_analyzer, 1
instance = comp, \mm|Equal1~0 , mm|Equal1~0, logic_analyzer, 1
instance = comp, \mm|Equal1~3 , mm|Equal1~3, logic_analyzer, 1
instance = comp, \mm|state~15 , mm|state~15, logic_analyzer, 1
instance = comp, \mm|state.READ_WAIT , mm|state.READ_WAIT, logic_analyzer, 1
instance = comp, \mm|buf_mm_readdatavalid~0 , mm|buf_mm_readdatavalid~0, logic_analyzer, 1
instance = comp, \mm|buf_mm_readdatavalid , mm|buf_mm_readdatavalid, logic_analyzer, 1
instance = comp, \mm|mm_readdatavalid , mm|mm_readdatavalid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src0_valid , u0|mm_interconnect_0|rsp_demux_002|src0_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|src_data[90] , u0|mm_interconnect_0|rsp_mux|src_data[90], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_addr_data_both_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~0 , u0|mm_interconnect_0|cmd_demux|sink_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~1 , u0|mm_interconnect_0|cmd_demux|sink_ready~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][59]~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][59]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][59] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][59], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0 , u0|mm_interconnect_0|rsp_demux|src1_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|WideOr1 , u0|mm_interconnect_0|rsp_mux_001|WideOr1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[32] , u0|mm_interconnect_0|cmd_mux_002|src_data[32], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]_NEW264 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]_NEW264, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|WideOr0~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|WideOr0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, logic_analyzer, 1
instance = comp, \mm|state~14 , mm|state~14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|m0_write , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|m0_write, logic_analyzer, 1
instance = comp, \mm|state~18 , mm|state~18, logic_analyzer, 1
instance = comp, \mm|state.READ_WAIT~DUPLICATE , mm|state.READ_WAIT~DUPLICATE, logic_analyzer, 1
instance = comp, \mm|mm_waitrequest~0 , mm|mm_waitrequest~0, logic_analyzer, 1
instance = comp, \mm|mm_waitrequest~1 , mm|mm_waitrequest~1, logic_analyzer, 1
instance = comp, \mm|mm_waitrequest , mm|mm_waitrequest, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|write~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|write~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][57], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0 , u0|mm_interconnect_0|rsp_demux_002|src1_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][115] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[1][115], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][115] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_agent_rsp_fifo|mem[0][115], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][115] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][115], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][115] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][115], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload~0 , u0|mm_interconnect_0|rsp_mux_001|src_payload~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~1 , u0|mm_interconnect_0|rsp_mux_001|src_payload[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][115] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[1][115], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][115] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent_rsp_fifo|mem[0][115], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux_001|src_payload[0] , u0|mm_interconnect_0|rsp_mux_001|src_payload[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|router_001|Equal2~0 , u0|mm_interconnect_0|router_001|Equal2~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|suppress_change_dest_id~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|save_dest_id~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|last_channel[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src2_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src2_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE , u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|router|src_channel[2]~0 , u0|mm_interconnect_0|router|src_channel[2]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|sink_ready~2 , u0|mm_interconnect_0|cmd_demux|sink_ready~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src0_valid~1 , u0|mm_interconnect_0|cmd_demux_001|src0_valid~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0] , u0|mm_interconnect_0|cmd_mux|saved_grant[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[32] , u0|mm_interconnect_0|cmd_mux|src_data[32], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|WideOr0~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|WideOr0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[73] , u0|mm_interconnect_0|cmd_mux|src_data[73], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG18 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG18, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG14 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG14, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG16 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_NEW_REG16, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM13_NEW_REG896 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM13_NEW_REG896, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM13_NEW_REG898 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]_OTERM13_NEW_REG898, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[73]~_Duplicate , u0|mm_interconnect_0|cmd_mux|src_data[73]~_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_nxt_addr[3]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~0, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~1 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q~1, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~0 , u0|pll_reconfig_capture|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|always5~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|cp_ready~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|cp_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|waitrequest_reset_override~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|waitrequest_reset_override~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|waitrequest_reset_override , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|waitrequest_reset_override, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|read_latency_shift_reg~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|read_latency_shift_reg~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|read_latency_shift_reg[0] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_translator|read_latency_shift_reg[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|comb~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|comb~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][57] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][57], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][68] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][68], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~8 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68]~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][68], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][67] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][67], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~7 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][67]~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][67]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][67] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][67], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_busy , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_busy, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][69] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][69], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~9 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][69] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][69], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][66] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][66], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~6 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][66] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][66], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][65] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][65], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~5 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][65] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][65], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|Add1~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|Add0~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|Add0~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[4] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|Add0~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|Add0~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|Add1~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~4 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[5] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|Add0~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|Add0~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~3 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[6] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~6 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[7] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[7], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~5 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[3] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|burst_uncompress_byte_counter[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~1 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~2 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|last_packet_beat~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|last_packet_beat , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent|uncompressor|last_packet_beat, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~0 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][60] , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[1][60], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~3 , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][57]~feeder , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][57]~feeder, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][57]~DUPLICATE , u0|mm_interconnect_0|pll_reconfig_capture_mgmt_avalon_slave_agent_rsp_fifo|mem[0][57]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid , u0|mm_interconnect_0|rsp_demux|src0_valid, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|rsp_mux|WideOr1 , u0|mm_interconnect_0|rsp_mux|WideOr1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|response_sink_accepted~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|next_pending_response_count~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|next_pending_response_count~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|always1~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|always1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~DUPLICATE , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|has_pending_responses~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_wr_limiter|last_channel[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux|src2_valid~0 , u0|mm_interconnect_0|cmd_demux|src2_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]_NEW_REG530 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]_NEW_REG530, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]_NEW_REG532 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]_NEW_REG532, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]_NEW_REG534 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]_NEW_REG534, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]_NEW162 , u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]_NEW162, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0 , u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|saved_grant[1]~DUPLICATE , u0|mm_interconnect_0|cmd_mux_002|saved_grant[1]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_002|src_data[78] , u0|mm_interconnect_0|cmd_mux_002|src_data[78], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg_NEW254 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg_NEW254, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_agent|cp_ready~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]_OTERM523~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]_OTERM523~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero_NEW_REG826 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero_NEW_REG826, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero_NEW_REG824 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero_NEW_REG824, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero_NEW272 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero_NEW272, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg_NEW_REG830 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg_NEW_REG830, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg_NEW_REG828 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg_NEW_REG828, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg_NEW274 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg_NEW274, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_Duplicate , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2_Duplicate, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS_NEW_REG858 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS_NEW_REG858, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS_NEW_REG856 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS_NEW_REG856, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_OTERM153~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS_OTERM153~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg_NEW_REG146 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg_NEW_REG146, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~6, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~8, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[2]~9, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[3]~7, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~4, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[4]~5, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[5]~3, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_int_bytes_remaining[6]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6] , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~12, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0 , u0|mm_interconnect_0|mm_bridge_h2f_lw_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~2 , u0|mm_interconnect_0|cmd_demux_001|sink_ready~2, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~1 , u0|mm_interconnect_0|cmd_demux_001|sink_ready~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|sink_ready~0 , u0|mm_interconnect_0|cmd_demux_001|sink_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|cmd_sink_ready~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|response_sink_accepted, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|nonposted_cmd_accepted, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|next_pending_response_count~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|next_pending_response_count~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|always1~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|always1~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1] , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0 , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses , u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0 , u0|mm_interconnect_0|cmd_demux_001|src1_valid~0, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1 , u0|mm_interconnect_0|cmd_mux_001|arb|grant[0]~1, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|saved_grant[0] , u0|mm_interconnect_0|cmd_mux_001|saved_grant[0], logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux_001|src_payload~21 , u0|mm_interconnect_0|cmd_mux_001|src_payload~21, logic_analyzer, 1
instance = comp, \u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21] , u0|mm_interconnect_0|pll_reconfig_adc_mgmt_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[21], logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~10 , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0~10, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn, logic_analyzer, 1
instance = comp, \u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn , u0|pll_reconfig_adc|NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|cyclonev_pll|counter[0].output_counter , u0|pll_adc|altera_pll_i|cyclonev_pll|counter[0].output_counter, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|cyclonev_pll|counter[1].output_counter , u0|pll_adc|altera_pll_i|cyclonev_pll|counter[1].output_counter, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|cyclonev_pll|counter[2].output_counter , u0|pll_adc|altera_pll_i|cyclonev_pll|counter[2].output_counter, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|cyclonev_pll|counter[3].output_counter , u0|pll_adc|altera_pll_i|cyclonev_pll|counter[3].output_counter, logic_analyzer, 1
instance = comp, \u0|pll_adc|altera_pll_i|cyclonev_pll|divclk[3]~CLKENA0 , u0|pll_adc|altera_pll_i|cyclonev_pll|divclk[3]~CLKENA0, logic_analyzer, 1
instance = comp, \adc|inst|ADC_CONVST~0 , adc|inst|ADC_CONVST~0, logic_analyzer, 1
instance = comp, \adc|inst|ADC_CONVST , adc|inst|ADC_CONVST, logic_analyzer, 1
instance = comp, \adc|inst|clk_enable~0 , adc|inst|clk_enable~0, logic_analyzer, 1
instance = comp, \adc|inst|clk_enable , adc|inst|clk_enable, logic_analyzer, 1
instance = comp, \adc|inst|ADC_SCK , adc|inst|ADC_SCK, logic_analyzer, 1
instance = comp, \adc|inst|sdi_shift~3 , adc|inst|sdi_shift~3, logic_analyzer, 1
instance = comp, \adc|inst|ADC_SDI~1 , adc|inst|ADC_SDI~1, logic_analyzer, 1
instance = comp, \adc|inst|sdi_shift[3] , adc|inst|sdi_shift[3], logic_analyzer, 1
instance = comp, \adc|inst|sdi_shift~2 , adc|inst|sdi_shift~2, logic_analyzer, 1
instance = comp, \adc|inst|sdi_shift[2] , adc|inst|sdi_shift[2], logic_analyzer, 1
instance = comp, \adc|inst|sdi_shift~1 , adc|inst|sdi_shift~1, logic_analyzer, 1
instance = comp, \adc|inst|sdi_shift[1] , adc|inst|sdi_shift[1], logic_analyzer, 1
instance = comp, \adc|inst|sdi_shift~0 , adc|inst|sdi_shift~0, logic_analyzer, 1
instance = comp, \adc|inst|sdi_shift[0] , adc|inst|sdi_shift[0], logic_analyzer, 1
instance = comp, \adc|inst|ADC_SDI~0 , adc|inst|ADC_SDI~0, logic_analyzer, 1
instance = comp, \adc|inst|ADC_SDI , adc|inst|ADC_SDI, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, logic_analyzer, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out , u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|debug_apb , u0|hps_0|fpga_interfaces|debug_apb, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|tpiu , u0|hps_0|fpga_interfaces|tpiu, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|boot_from_fpga , u0|hps_0|fpga_interfaces|boot_from_fpga, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|fpga2hps , u0|hps_0|fpga_interfaces|fpga2hps, logic_analyzer, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga , u0|hps_0|fpga_interfaces|hps2fpga, logic_analyzer, 1
instance = comp, \FPGA_CLK2_50~input , FPGA_CLK2_50~input, logic_analyzer, 1
instance = comp, \FPGA_CLK3_50~input , FPGA_CLK3_50~input, logic_analyzer, 1
instance = comp, \HDMI_TX_INT~input , HDMI_TX_INT~input, logic_analyzer, 1
instance = comp, \KEY[1]~input , KEY[1]~input, logic_analyzer, 1
instance = comp, \SW[0]~input , SW[0]~input, logic_analyzer, 1
instance = comp, \SW[1]~input , SW[1]~input, logic_analyzer, 1
instance = comp, \SW[2]~input , SW[2]~input, logic_analyzer, 1
instance = comp, \SW[3]~input , SW[3]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[0]~input , ARDUINO_IO[0]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[1]~input , ARDUINO_IO[1]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[2]~input , ARDUINO_IO[2]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[3]~input , ARDUINO_IO[3]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[4]~input , ARDUINO_IO[4]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[5]~input , ARDUINO_IO[5]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[6]~input , ARDUINO_IO[6]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[7]~input , ARDUINO_IO[7]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[8]~input , ARDUINO_IO[8]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[9]~input , ARDUINO_IO[9]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[10]~input , ARDUINO_IO[10]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[11]~input , ARDUINO_IO[11]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[12]~input , ARDUINO_IO[12]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[13]~input , ARDUINO_IO[13]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[14]~input , ARDUINO_IO[14]~input, logic_analyzer, 1
instance = comp, \ARDUINO_IO[15]~input , ARDUINO_IO[15]~input, logic_analyzer, 1
instance = comp, \ARDUINO_RESET_N~input , ARDUINO_RESET_N~input, logic_analyzer, 1
instance = comp, \HDMI_I2C_SCL~input , HDMI_I2C_SCL~input, logic_analyzer, 1
instance = comp, \HDMI_I2C_SDA~input , HDMI_I2C_SDA~input, logic_analyzer, 1
instance = comp, \HDMI_I2S~input , HDMI_I2S~input, logic_analyzer, 1
instance = comp, \HDMI_LRCLK~input , HDMI_LRCLK~input, logic_analyzer, 1
instance = comp, \HDMI_MCLK~input , HDMI_MCLK~input, logic_analyzer, 1
instance = comp, \HDMI_SCLK~input , HDMI_SCLK~input, logic_analyzer, 1
instance = comp, \GPIO_0[32]~input , GPIO_0[32]~input, logic_analyzer, 1
instance = comp, \GPIO_0[33]~input , GPIO_0[33]~input, logic_analyzer, 1
instance = comp, \GPIO_0[34]~input , GPIO_0[34]~input, logic_analyzer, 1
instance = comp, \GPIO_0[35]~input , GPIO_0[35]~input, logic_analyzer, 1
instance = comp, \GPIO_1[0]~input , GPIO_1[0]~input, logic_analyzer, 1
instance = comp, \GPIO_1[1]~input , GPIO_1[1]~input, logic_analyzer, 1
instance = comp, \GPIO_1[2]~input , GPIO_1[2]~input, logic_analyzer, 1
instance = comp, \GPIO_1[3]~input , GPIO_1[3]~input, logic_analyzer, 1
instance = comp, \GPIO_1[4]~input , GPIO_1[4]~input, logic_analyzer, 1
instance = comp, \GPIO_1[5]~input , GPIO_1[5]~input, logic_analyzer, 1
instance = comp, \GPIO_1[6]~input , GPIO_1[6]~input, logic_analyzer, 1
instance = comp, \GPIO_1[7]~input , GPIO_1[7]~input, logic_analyzer, 1
instance = comp, \GPIO_1[8]~input , GPIO_1[8]~input, logic_analyzer, 1
instance = comp, \GPIO_1[9]~input , GPIO_1[9]~input, logic_analyzer, 1
instance = comp, \GPIO_1[10]~input , GPIO_1[10]~input, logic_analyzer, 1
instance = comp, \GPIO_1[11]~input , GPIO_1[11]~input, logic_analyzer, 1
instance = comp, \GPIO_1[12]~input , GPIO_1[12]~input, logic_analyzer, 1
instance = comp, \GPIO_1[13]~input , GPIO_1[13]~input, logic_analyzer, 1
instance = comp, \GPIO_1[14]~input , GPIO_1[14]~input, logic_analyzer, 1
instance = comp, \GPIO_1[15]~input , GPIO_1[15]~input, logic_analyzer, 1
instance = comp, \GPIO_1[16]~input , GPIO_1[16]~input, logic_analyzer, 1
instance = comp, \GPIO_1[17]~input , GPIO_1[17]~input, logic_analyzer, 1
instance = comp, \GPIO_1[18]~input , GPIO_1[18]~input, logic_analyzer, 1
instance = comp, \GPIO_1[19]~input , GPIO_1[19]~input, logic_analyzer, 1
instance = comp, \GPIO_1[20]~input , GPIO_1[20]~input, logic_analyzer, 1
instance = comp, \GPIO_1[21]~input , GPIO_1[21]~input, logic_analyzer, 1
instance = comp, \GPIO_1[22]~input , GPIO_1[22]~input, logic_analyzer, 1
instance = comp, \GPIO_1[23]~input , GPIO_1[23]~input, logic_analyzer, 1
instance = comp, \GPIO_1[24]~input , GPIO_1[24]~input, logic_analyzer, 1
instance = comp, \GPIO_1[25]~input , GPIO_1[25]~input, logic_analyzer, 1
instance = comp, \GPIO_1[26]~input , GPIO_1[26]~input, logic_analyzer, 1
instance = comp, \GPIO_1[27]~input , GPIO_1[27]~input, logic_analyzer, 1
instance = comp, \GPIO_1[28]~input , GPIO_1[28]~input, logic_analyzer, 1
instance = comp, \GPIO_1[29]~input , GPIO_1[29]~input, logic_analyzer, 1
instance = comp, \GPIO_1[30]~input , GPIO_1[30]~input, logic_analyzer, 1
instance = comp, \GPIO_1[31]~input , GPIO_1[31]~input, logic_analyzer, 1
instance = comp, \GPIO_1[32]~input , GPIO_1[32]~input, logic_analyzer, 1
instance = comp, \GPIO_1[33]~input , GPIO_1[33]~input, logic_analyzer, 1
instance = comp, \GPIO_1[34]~input , GPIO_1[34]~input, logic_analyzer, 1
instance = comp, \GPIO_1[35]~input , GPIO_1[35]~input, logic_analyzer, 1
