Setup Margin (ns),Hold Margin (ns),Rmin Etch Delay (ns),Rmax Etch Delay (ns),Fmin Etch Delay (ns),Fmax Etch Delay (ns),Transfer Net,Driver,Receiver,Corner,Column,Ac Noise,Ac Noise Source,$T1:DELAY,PATTERN,Simulation
3.665,3.219,-0.181,0.397,-0.168,0.635,DQM,designator1,designator2,SSSE,,0.00V,tnet,2in,default_data,designator1_ssse_2\designator1_ssse_2.csd
3.524,3.404,0.004,0.603,0.048,0.776,DQM,designator1,designator2,SSSE,,0.00V,tnet,3in,default_data,designator1_ssse_3\designator1_ssse_3.csd
3.339,3.612,0.212,0.783,0.244,0.961,DQM,designator1,designator2,SSSE,,0.00V,tnet,4in,default_data,designator1_ssse_4\designator1_ssse_4.csd
3.096,3.809,0.409,1.019,0.443,1.204,DQM,designator1,designator2,SSSE,,0.00V,tnet,5in,default_data,designator1_ssse_5\designator1_ssse_5.csd
2.901,3.961,0.561,1.182,0.621,1.399,DQM,designator1,designator2,SSSE,,0.00V,tnet,6in,default_data,designator1_ssse_6\designator1_ssse_6.csd
6.141,1.267,-0.086,0.159,-0.133,0.088,DQM,designator1,designator2,FFFE,,0.00V,tnet,2in,default_data,designator1_fffe_2\designator1_fffe_2.csd
5.978,1.426,0.074,0.322,0.026,0.251,DQM,designator1,designator2,FFFE,,0.00V,tnet,3in,default_data,designator1_fffe_3\designator1_fffe_3.csd
5.804,1.589,0.240,0.496,0.189,0.424,DQM,designator1,designator2,FFFE,,0.00V,tnet,4in,default_data,designator1_fffe_4\designator1_fffe_4.csd
5.654,1.729,0.380,0.646,0.329,0.574,DQM,designator1,designator2,FFFE,,0.00V,tnet,5in,default_data,designator1_fffe_5\designator1_fffe_5.csd
5.491,1.907,0.561,0.809,0.507,0.735,DQM,designator1,designator2,FFFE,,0.00V,tnet,6in,default_data,designator1_fffe_6\designator1_fffe_6.csd
