{
  "id": "fundamentals_advanced_computer_architecture_quiz_001",
  "category": "Fundamentals and Theory of Computing",
  "title": "Advanced Computer Architecture Quiz",
  "description": "Quiz covering advanced computer architecture concepts.",
  "questions": [
    {
      "type": "mcq",
      "text": "What is the primary characteristic of RISC (Reduced Instruction Set Computing) architecture?",
      "difficulty": "medium",
      "explanation": "RISC architectures are characterized by a reduced set of instructions, typically with fixed-length instructions.",
      "correctAnswers": ["Reduced instruction set"],
      "wrongAnswers": ["Complex instruction set", "Memory-to-memory operations", "Variable-length instructions"]
    },
    {
      "type": "mcq",
      "text": "Which of the following is a characteristic of CISC (Complex Instruction Set Computing) architecture?",
      "difficulty": "medium",
      "explanation": "CISC architectures typically have memory-to-memory operations and variable-length instructions.",
      "correctAnswers": ["Memory-to-memory operations"],
      "wrongAnswers": ["Large number of registers", "Fixed-length instructions", "Simple instructions"]
    },
    {
      "type": "mcq",
      "text": "SPARC architecture is based on CISC.",
      "difficulty": "easy",
      "explanation": "SPARC (Scalable Processor Architecture) is based on RISC.", 
      "correctAnswers": ["False"],
      "wrongAnswers": ["True"]
    },
    {
      "type": "mcq",
      "text": "What does the term 'endianness' refer to in computer architecture?",
      "difficulty": "medium",
      "explanation": "Endianness refers to the order in which bytes of a multi-byte data type are stored in memory.",
      "correctAnswers": ["Byte order in memory"],
      "wrongAnswers": ["CPU clock speed", "Number of CPU cores", "Cache memory size"]
    },
    {
      "type": "mcq",
      "text": "In a big-endian system, which byte of a multi-byte data type is stored at the lowest memory address?",
      "difficulty": "medium",
      "explanation": "In a big-endian system, the most significant byte (MSB) is stored at the lowest memory address.",
      "correctAnswers": ["Most significant byte (MSB)"],
      "wrongAnswers": ["Least significant byte (LSB)", "Middle byte", "Sign bit"]
    },
    {
      "type": "mcq",
      "text": "x86 architectures allow more than 4GB of RAM to be installed.",
      "difficulty": "easy",
      "explanation": "x86 architectures are limited to a maximum of 4GB of RAM. x64 architectures allow more than 4GB of RAM.",
      "correctAnswers": ["False"],
      "wrongAnswers": ["True"]
    },
    {
      "type": "mcq",
      "text": "Which of the following is a benefit of using pipelining in CPU architecture?",
      "difficulty": "medium",
      "explanation": "Pipelining increases the throughput of instructions by overlapping their execution.",
      "correctAnswers": ["Increased instruction throughput"],
      "wrongAnswers": ["Reduced power consumption", "Simplified CPU design", "Lower memory latency"]
    },
    {
      "type": "mcq",
      "text": "What is the purpose of branch prediction in CPU architecture?",
      "difficulty": "medium",
      "explanation": "Branch prediction attempts to guess the outcome of a conditional branch instruction to avoid pipeline stalls.",
      "correctAnswers": ["Guess the outcome of branch instructions"],
      "wrongAnswers": ["Reduce power consumption", "Simplify instruction sets", "Increase clock speed"]
    },
    {
      "type": "mcq",
      "text": "Superscalar architecture refers to the ability to execute instructions out of order.",
      "difficulty": "easy",
      "explanation": "Superscalar architecture refers to the ability to execute multiple instructions in parallel.",
      "correctAnswers": ["True"],
      "wrongAnswers": ["False"]
    },
    {
      "type": "mcq",
      "text": "What is the purpose of a memory management unit (MMU)?",
      "difficulty": "medium",
      "explanation": "A memory management unit (MMU) manages memory access and provides virtual memory capabilities.",
      "correctAnswers": ["Manage memory access and virtual memory"],
      "wrongAnswers": ["Control peripheral devices", "Handle interrupts", "Define CPU instructions"]
    },
    {
      "type": "mcq",
      "text": "Which level of cache memory is typically the fastest and smallest?",
      "difficulty": "medium",
      "explanation": "L1 cache is typically the fastest and smallest cache memory level.",
      "correctAnswers": ["L1 cache"],
      "wrongAnswers": ["L2 cache", "L3 cache", "L4 cache"]
    },
    {
      "type": "mcq",
      "text": "Cache memory is slower than RAM.",
      "difficulty": "easy",
      "explanation": "Cache memory is faster than RAM.",
      "correctAnswers": ["False"],
      "wrongAnswers": ["True"]
    },
    {
      "type": "mcq",
      "text": "What is the purpose of Direct Memory Access (DMA)?",
      "difficulty": "medium",
      "explanation": "Direct Memory Access (DMA) allows peripherals to access system memory directly without involving the CPU.",
      "correctAnswers": ["Allow peripherals to access memory directly"],
      "wrongAnswers": ["Increase CPU clock speed", "Reduce power consumption", "Simplify memory management"]
    },
    {
      "type": "mcq",
      "text": "Which of the following is a characteristic of multi-core processors?",
      "difficulty": "medium",
      "explanation": "Multi-core processors have multiple processing units on a single chip.",
      "correctAnswers": ["Multiple processing units on a single chip"],
      "wrongAnswers": ["Single processing unit", "Higher clock speed", "Lower power consumption"]
    },
    {
      "type": "mcq",
      "text": "Hyper-threading doubles the number of physical cores in a CPU.",
      "difficulty": "easy",
      "explanation": "Hyper-threading allows a single physical core to behave like two logical cores, but it does not double the number of physical cores.",
      "correctAnswers": ["False"],
      "wrongAnswers": ["True"]
    },
    {
      "type": "mcq",
      "text": "What is the purpose of SIMD (Single Instruction, Multiple Data) instructions?",
      "difficulty": "medium",
      "explanation": "SIMD instructions allow a single instruction to operate on multiple data points simultaneously.",
      "correctAnswers": ["Operate on multiple data points simultaneously"],
      "wrongAnswers": ["Reduce power consumption", "Simplify instruction sets", "Increase clock speed"]
    },
    {
      "type": "mcq",
      "text": "Which of the following is a type of memory?",
      "difficulty": "easy",
      "explanation": "SRAM (Static RAM) is a type of memory.",
      "correctAnswers": ["SRAM"],
      "wrongAnswers": ["CPU", "GPU", "ALU"]
    },
    {
      "type": "mcq",
      "text": "DRAM is faster than SRAM.",
      "difficulty": "easy",
      "explanation": "SRAM (Static RAM) is faster than DRAM (Dynamic RAM).",
      "correctAnswers": ["False"],
      "wrongAnswers": ["True"]
    },
    {
      "type": "mcq",
      "text": "What is the purpose of Non-Uniform Memory Access (NUMA)?",
      "difficulty": "hard",
      "explanation": "NUMA is a memory access architecture designed for multiprocessor systems where memory access time depends on the memory location relative to a processor.",
      "correctAnswers": ["Reduce memory access latency"],
      "wrongAnswers": ["Increase memory capacity", "Reduce power consumption", "Simplify memory management"]
    },
    {
      "type": "mcq",
      "text": "What is the function of the Arithmetic Logic Unit (ALU) in a CPU?",
      "difficulty": "medium",
      "explanation": "The Arithmetic Logic Unit (ALU) performs arithmetic and logical operations.",
      "correctAnswers": ["Perform arithmetic and logical operations"],
      "wrongAnswers": ["Manage memory", "Control peripherals", "Handle interrupts"]
    },
    {
      "type": "mcq",
      "text": "Which of the following architectures uses a purely big-endian approach?",
      "difficulty": "hard",
      "explanation": "SPARC architecture uses a purely big-endian approach.",
      "correctAnswers": ["SPARC"],
      "wrongAnswers": ["x86", "x64", "ARM"]
    },
    {
      "type": "mcq",
      "text": "Which of the following architectures is based on CISC computing?",
      "difficulty": "hard",
      "explanation": "x86 architecture is based on CISC computing.",
      "correctAnswers": ["x86"],
      "wrongAnswers": ["SPARC", "ARM", "RISC-V"]
    },
    {
      "type": "mcq",
      "text": "What is the maximum amount of RAM that can be installed in a typical x86 system?",
      "difficulty": "hard",
      "explanation": "No more than 4 GB of RAM allowed to be installed in x86 systems.",
      "correctAnswers": ["4GB"],
      "wrongAnswers": ["8GB", "16GB", "Unlimited"]
    },
    {
      "type": "mcq",
      "text": "Which of the following architectures is purely little-endian?",
      "difficulty": "hard",
      "explanation": "x86 architecture is purely little-endian.",
      "correctAnswers": ["x86"],
      "wrongAnswers": ["SPARC", "PowerPC", "MIPS"]
    }
  ]
}