import "primitives/core.futil";
import "primitives/memories/comb.futil";
import "primitives/pipelined.futil";

component main() -> () {
  cells {
    a = std_reg(2);
    b = std_reg(2);
    c = std_reg(2);
    @external mem = comb_mem_d1(2, 1, 1);
  }

  wires {
    group A {
      a.in = 2'd0;
      a.write_en = 1'b1;
      A[done] = a.done;
    }

    group B {
      b.in = 2'd1;
      b.write_en = 1'b1;
      B[done] = b.done;
    }

    group C {
      c.in = 2'd2;
      c.write_en = 1'b1;
      C[done] = c.done;
    }

    group D {
      mem.write_data = c.out;
      mem.write_en = 1'd1;
      mem.addr0 =  1'd0;
      D[done] = mem.done;
    }
  }

  control {
    seq { A; B; C; D; }
  }
}

