Use SystemVerilog flow to simulate saci master/slave. saci.stim includes hex values of write/read commands to be sent to slave(s) sequentially.

See ```run.sh``` in ../sim/file directory
