%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:2:8: Duplicate declaration of module: 'FD1P3AX'
    2 | module FD1P3AX(input     D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:2:8: ... Location of original declaration
    2 | module FD1P3AX(input     D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 ... For warning description see https://verilator.org/warn/MODDUP?v=5.028
                 ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:3:8: Duplicate declaration of module: 'FD1P3AY'
    3 | module FD1P3AY(input     D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:3:8: ... Location of original declaration
    3 | module FD1P3AY(input     D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:4:8: Duplicate declaration of module: 'FD1P3BX'
    4 | module FD1P3BX(input PD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:4:8: ... Location of original declaration
    4 | module FD1P3BX(input PD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:5:8: Duplicate declaration of module: 'FD1P3DX'
    5 | module FD1P3DX(input CD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:5:8: ... Location of original declaration
    5 | module FD1P3DX(input CD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:6:8: Duplicate declaration of module: 'FD1P3IX'
    6 | module FD1P3IX(input CD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:6:8: ... Location of original declaration
    6 | module FD1P3IX(input CD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:7:8: Duplicate declaration of module: 'FD1P3JX'
    7 | module FD1P3JX(input PD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:7:8: ... Location of original declaration
    7 | module FD1P3JX(input PD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:8:8: Duplicate declaration of module: 'FD1S3AX'
    8 | module FD1S3AX(input     D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:8:8: ... Location of original declaration
    8 | module FD1S3AX(input     D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:9:8: Duplicate declaration of module: 'FD1S3AY'
    9 | module FD1S3AY(input     D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:9:8: ... Location of original declaration
    9 | module FD1S3AY(input     D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:10:8: Duplicate declaration of module: 'FD1S3BX'
   10 | module FD1S3BX(input PD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:10:8: ... Location of original declaration
   10 | module FD1S3BX(input PD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:11:8: Duplicate declaration of module: 'FD1S3DX'
   11 | module FD1S3DX(input CD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:11:8: ... Location of original declaration
   11 | module FD1S3DX(input CD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:12:8: Duplicate declaration of module: 'FD1S3IX'
   12 | module FD1S3IX(input CD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:12:8: ... Location of original declaration
   12 | module FD1S3IX(input CD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:13:8: Duplicate declaration of module: 'FD1S3JX'
   13 | module FD1S3JX(input PD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:13:8: ... Location of original declaration
   13 | module FD1S3JX(input PD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:26:8: Duplicate declaration of module: 'IFS1P3BX'
   26 | module IFS1P3BX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:26:8: ... Location of original declaration
   26 | module IFS1P3BX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:27:8: Duplicate declaration of module: 'IFS1P3DX'
   27 | module IFS1P3DX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:27:8: ... Location of original declaration
   27 | module IFS1P3DX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:28:8: Duplicate declaration of module: 'IFS1P3IX'
   28 | module IFS1P3IX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:28:8: ... Location of original declaration
   28 | module IFS1P3IX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:29:8: Duplicate declaration of module: 'IFS1P3JX'
   29 | module IFS1P3JX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:29:8: ... Location of original declaration
   29 | module IFS1P3JX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:31:8: Duplicate declaration of module: 'OFS1P3BX'
   31 | module OFS1P3BX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:31:8: ... Location of original declaration
   31 | module OFS1P3BX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:32:8: Duplicate declaration of module: 'OFS1P3DX'
   32 | module OFS1P3DX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:32:8: ... Location of original declaration
   32 | module OFS1P3DX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:33:8: Duplicate declaration of module: 'OFS1P3IX'
   33 | module OFS1P3IX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:33:8: ... Location of original declaration
   33 | module OFS1P3IX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:34:8: Duplicate declaration of module: 'OFS1P3JX'
   34 | module OFS1P3JX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:7:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:34:8: ... Location of original declaration
   34 | module OFS1P3JX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:2:8: Duplicate declaration of module: 'IB'
    2 | module IB   ((* iopad_external_pin *) input I,     output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |        ^~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:2:8: ... Location of original declaration
    2 | module IB   ((* iopad_external_pin *) input I,     output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |        ^~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:3:8: Duplicate declaration of module: 'IBPU'
    3 | module IBPU ((* iopad_external_pin *) input I,     output O); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |        ^~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:3:8: ... Location of original declaration
    3 | module IBPU ((* iopad_external_pin *) input I,     output O); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |        ^~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:4:8: Duplicate declaration of module: 'IBPD'
    4 | module IBPD ((* iopad_external_pin *) input I,     output O); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |        ^~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:4:8: ... Location of original declaration
    4 | module IBPD ((* iopad_external_pin *) input I,     output O); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |        ^~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:5:8: Duplicate declaration of module: 'OB'
    5 | module OB   (input I,     (* iopad_external_pin *) output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I)); endmodule
      |        ^~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:5:8: ... Location of original declaration
    5 | module OB   (input I,     (* iopad_external_pin *) output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I)); endmodule
      |        ^~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:6:8: Duplicate declaration of module: 'OBZ'
    6 | module OBZ  (input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |        ^~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:6:8: ... Location of original declaration
    6 | module OBZ  (input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |        ^~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:7:8: Duplicate declaration of module: 'OBZPU'
    7 | module OBZPU(input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |        ^~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:7:8: ... Location of original declaration
    7 | module OBZPU(input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |        ^~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:8:8: Duplicate declaration of module: 'OBZPD'
    8 | module OBZPD(input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |        ^~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:8:8: ... Location of original declaration
    8 | module OBZPD(input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |        ^~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:9:8: Duplicate declaration of module: 'OBCO'
    9 | module OBCO (input I,     output OT, OC); OLVDS olvds (.A(I), .Z(OT), .ZN(OC)); endmodule
      |        ^~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:9:8: ... Location of original declaration
    9 | module OBCO (input I,     output OT, OC); OLVDS olvds (.A(I), .Z(OT), .ZN(OC)); endmodule
      |        ^~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:10:8: Duplicate declaration of module: 'BB'
   10 | module BB   (input I, T,  output O, (* iopad_external_pin *) inout B); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("BIDIR")) _TECHMAP_REPLACE_ (.B(B), .I(I), .O(O), .T(T)); endmodule
      |        ^~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:10:8: ... Location of original declaration
   10 | module BB   (input I, T,  output O, (* iopad_external_pin *) inout B); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("BIDIR")) _TECHMAP_REPLACE_ (.B(B), .I(I), .O(O), .T(T)); endmodule
      |        ^~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:11:8: Duplicate declaration of module: 'BBPU'
   11 | module BBPU (input I, T,  output O, (* iopad_external_pin *) inout B); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("BIDIR")) _TECHMAP_REPLACE_ (.B(B), .I(I), .O(O), .T(T)); endmodule
      |        ^~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:11:8: ... Location of original declaration
   11 | module BBPU (input I, T,  output O, (* iopad_external_pin *) inout B); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("BIDIR")) _TECHMAP_REPLACE_ (.B(B), .I(I), .O(O), .T(T)); endmodule
      |        ^~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:12:8: Duplicate declaration of module: 'BBPD'
   12 | module BBPD (input I, T,  output O, (* iopad_external_pin *) inout B); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("BIDIR")) _TECHMAP_REPLACE_ (.B(B), .I(I), .O(O), .T(T)); endmodule
      |        ^~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:12:8: ... Location of original declaration
   12 | module BBPD (input I, T,  output O, (* iopad_external_pin *) inout B); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("BIDIR")) _TECHMAP_REPLACE_ (.B(B), .I(I), .O(O), .T(T)); endmodule
      |        ^~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:13:8: Duplicate declaration of module: 'ILVDS'
   13 | module ILVDS(input A, AN, (* iopad_external_pin *) output Z    ); TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(A), .O(Z)); endmodule
      |        ^~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:13:8: ... Location of original declaration
   13 | module ILVDS(input A, AN, (* iopad_external_pin *) output Z    ); TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(A), .O(Z)); endmodule
      |        ^~~~~
%Warning-MODDUP: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:14:8: Duplicate declaration of module: 'OLVDS'
   14 | module OLVDS(input A,     (* iopad_external_pin *) output Z, output ZN); TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(Z), .I(A)); endmodule
      |        ^~~~~
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:8:1: ... note: In file included from 'cells_sim_ecp5.v'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:14:8: ... Location of original declaration
   14 | module OLVDS(input A,     (* iopad_external_pin *) output Z, output ZN); TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(Z), .I(A)); endmodule
      |        ^~~~~
%Warning-PINMISSING: src-hardware/usbcdc.v:34:19: Cell has missing pin: 'debug'
   34 |     usb_uart_core uart (
      |                   ^~~~
                     external/tinyfpga_bx_usbserial/usb/usb_uart_core.v:148:17: ... Location of port declaration
  148 |   output [11:0] debug
      |                 ^~~~~
%Warning-PINMISSING: src-hardware/vgadisplay.v:19:13: Cell has missing pin: 'locked'
   19 |     pll_108 pll(
      |             ^~~
                     generated/pll_108.v:9:12: ... Location of port declaration
    9 |     output locked
      |            ^~~~~~
%Warning-PINMISSING: src-hardware/vgadisplay.v:43:18: Cell has missing pin: 'col'
   43 |     charrom #(8) rom(
      |                  ^~~
                     src-hardware/charrom.v:6:29: ... Location of port declaration
    6 |         input [(3-WIDTH):0] col,
      |                             ^~~
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:2:188: Cell has missing pin: 'M'
    2 | module FD1P3AX(input     D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:3:188: Cell has missing pin: 'M'
    3 | module FD1P3AY(input     D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:4:188: Cell has missing pin: 'M'
    4 | module FD1P3BX(input PD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:5:188: Cell has missing pin: 'M'
    5 | module FD1P3DX(input CD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:6:188: Cell has missing pin: 'M'
    6 | module FD1P3IX(input CD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:7:188: Cell has missing pin: 'M'
    7 | module FD1P3JX(input PD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:8:188: Cell has missing pin: 'CE'
    8 | module FD1S3AX(input     D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:35: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                   ^~
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:8:188: Cell has missing pin: 'M'
    8 | module FD1S3AX(input     D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:9:188: Cell has missing pin: 'CE'
    9 | module FD1S3AY(input     D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:35: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                   ^~
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:9:188: Cell has missing pin: 'M'
    9 | module FD1S3AY(input     D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:10:188: Cell has missing pin: 'CE'
   10 | module FD1S3BX(input PD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:35: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                   ^~
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:10:188: Cell has missing pin: 'M'
   10 | module FD1S3BX(input PD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:11:188: Cell has missing pin: 'CE'
   11 | module FD1S3DX(input CD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:35: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                   ^~
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:11:188: Cell has missing pin: 'M'
   11 | module FD1S3DX(input CD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:12:188: Cell has missing pin: 'CE'
   12 | module FD1S3IX(input CD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:35: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                   ^~
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:12:188: Cell has missing pin: 'M'
   12 | module FD1S3IX(input CD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:13:188: Cell has missing pin: 'CE'
   13 | module FD1S3JX(input PD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:35: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                   ^~
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:13:188: Cell has missing pin: 'M'
   13 | module FD1S3JX(input PD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD),          .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                            ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:26:226: Cell has missing pin: 'M'
   26 | module IFS1P3BX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:27:226: Cell has missing pin: 'M'
   27 | module IFS1P3DX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:28:226: Cell has missing pin: 'M'
   28 | module IFS1P3IX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:29:226: Cell has missing pin: 'M'
   29 | module IFS1P3JX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:31:227: Cell has missing pin: 'M'
   31 | module OFS1P3BX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                                                                   ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:32:227: Cell has missing pin: 'M'
   32 | module OFS1P3DX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                                                                   ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:33:227: Cell has missing pin: 'M'
   33 | module OFS1P3IX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                                                                   ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_ff.vh:34:227: Cell has missing pin: 'M'
   34 | module OFS1P3JX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |                                                                                                                                                                                                                                   ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:409:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:249:43: ... Location of port declaration
  249 | module TRELLIS_FF(input CLK, LSR, CE, DI, M, output reg Q);
      |                                           ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:2:114: Cell has missing pin: 'I'
    2 | module IB   ((* iopad_external_pin *) input I,     output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:321:8: ... Location of port declaration
  321 |  input I,
      |        ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:2:114: Cell has missing pin: 'T'
    2 | module IB   ((* iopad_external_pin *) input I,     output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:322:8: ... Location of port declaration
  322 |  input T,
      |        ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:3:114: Cell has missing pin: 'I'
    3 | module IBPU ((* iopad_external_pin *) input I,     output O); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:321:8: ... Location of port declaration
  321 |  input I,
      |        ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:3:114: Cell has missing pin: 'T'
    3 | module IBPU ((* iopad_external_pin *) input I,     output O); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:322:8: ... Location of port declaration
  322 |  input T,
      |        ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:4:114: Cell has missing pin: 'I'
    4 | module IBPD ((* iopad_external_pin *) input I,     output O); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:321:8: ... Location of port declaration
  321 |  input I,
      |        ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:4:114: Cell has missing pin: 'T'
    4 | module IBPD ((* iopad_external_pin *) input I,     output O); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:322:8: ... Location of port declaration
  322 |  input T,
      |        ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:5:114: Cell has missing pin: 'T'
    5 | module OB   (input I,     (* iopad_external_pin *) output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I)); endmodule
      |                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:322:8: ... Location of port declaration
  322 |  input T,
      |        ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:5:114: Cell has missing pin: 'O'
    5 | module OB   (input I,     (* iopad_external_pin *) output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I)); endmodule
      |                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:323:9: ... Location of port declaration
  323 |  output O
      |         ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:6:114: Cell has missing pin: 'O'
    6 | module OBZ  (input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:323:9: ... Location of port declaration
  323 |  output O
      |         ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:7:114: Cell has missing pin: 'O'
    7 | module OBZPU(input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:323:9: ... Location of port declaration
  323 |  output O
      |         ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:8:114: Cell has missing pin: 'O'
    8 | module OBZPD(input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |                                                                                                                  ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:323:9: ... Location of port declaration
  323 |  output O
      |         ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:13:96: Cell has missing pin: 'I'
   13 | module ILVDS(input A, AN, (* iopad_external_pin *) output Z    ); TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(A), .O(Z)); endmodule
      |                                                                                                ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:321:8: ... Location of port declaration
  321 |  input I,
      |        ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:13:96: Cell has missing pin: 'T'
   13 | module ILVDS(input A, AN, (* iopad_external_pin *) output Z    ); TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(A), .O(Z)); endmodule
      |                                                                                                ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:322:8: ... Location of port declaration
  322 |  input T,
      |        ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:14:103: Cell has missing pin: 'T'
   14 | module OLVDS(input A,     (* iopad_external_pin *) output Z, output ZN); TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(Z), .I(A)); endmodule
      |                                                                                                       ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:322:8: ... Location of port declaration
  322 |  input T,
      |        ^
%Warning-PINMISSING: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:14:103: Cell has missing pin: 'O'
   14 | module OLVDS(input A,     (* iopad_external_pin *) output Z, output ZN); TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(Z), .I(A)); endmodule
      |                                                                                                       ^~~~~~~~~~~~~~~~~
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
                     /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:323:9: ... Location of port declaration
  323 |  output O
      |         ^
%Warning-MULTITOP: src/cputest.v:1:8: Multiple top level modules
                                    : ... Suggest see manual; fix the duplicates, or use --top-module to select top.
                                    : ... Top module 'cachetest'
    3 | module cachetest (
      |        ^~~~~~~~~
                                    : ... Top module 'cputest'
    1 | module cputest(
      |        ^~~~~~~
                                    : ... Top module 'dp_ram'
    1 | module dp_ram #(
      |        ^~~~~~
                                    : ... Top module 'axis_wb_master'
   32 | module axis_wb_master #
      |        ^~~~~~~~~~~~~~
                                    : ... Top module 'wb_async_reg'
   32 | module wb_async_reg #
      |        ^~~~~~~~~~~~
                                    : ... Top module 'wb_dp_ram'
   32 | module wb_dp_ram #
      |        ^~~~~~~~~
                                    : ... Top module 'wb_reg'
   32 | module wb_reg #
      |        ^~~~~~
                                    : ... Top module 'fpga_root'
    1 | module fpga_root(
      |        ^~~~~~~~~
                                    : ... Top module 'width_adapter'
    1 | module width_adapter #(
      |        ^~~~~~~~~~~~~
                                    : ... Top module 'usb_reset_det'
    2 | module usb_reset_det (
      |        ^~~~~~~~~~~~~
                                    : ... Top module 'lite_ddr3l'
   21 | module lite_ddr3l (
      |        ^~~~~~~~~~
                                    : ... Top module '$__ABC9_LUT5'
   22 | module \$__ABC9_LUT5 (input M0, D, C, B, A, output Z);
      |        ^~~~~~~~~~~~~
                                    : ... Top module '$__ABC9_LUT6'
   36 | module \$__ABC9_LUT6 (input M1, M0, D, C, B, A, output Z);
      |        ^~~~~~~~~~~~~
                                    : ... Top module '$__ABC9_LUT7'
   51 | module \$__ABC9_LUT7 (input M2, M1, M0, D, C, B, A, output Z);
      |        ^~~~~~~~~~~~~
                                    : ... Top module 'TRELLIS_RAM16X2'
   76 | module TRELLIS_RAM16X2 (
      |        ^~~~~~~~~~~~~~~
                                    : ... Top module 'TRELLIS_DPR16X4'
  128 | module TRELLIS_DPR16X4 (
      |        ^~~~~~~~~~~~~~~
                                    : ... Top module 'DPR16X4C'
  174 | module DPR16X4C (
      |        ^~~~~~~~
                                    : ... Top module 'INV'
  348 | module INV(input A, output Z);
      |        ^~~
                                    : ... Top module 'TRELLIS_COMB'
  354 | module TRELLIS_COMB(
      |        ^~~~~~~~~~~~
                                    : ... Top module 'VLO'
  398 | module VLO(output Z);
      |        ^~~
                                    : ... Top module 'VHI'
  402 | module VHI(output Z);
      |        ^~~
                                    : ... Top module 'FD1P3AX'
    2 | module FD1P3AX(input     D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                                    : ... Top module 'FD1P3AY'
    3 | module FD1P3AY(input     D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                                    : ... Top module 'FD1P3BX'
    4 | module FD1P3BX(input PD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                                    : ... Top module 'FD1P3DX'
    5 | module FD1P3DX(input CD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                                    : ... Top module 'FD1P3IX'
    6 | module FD1P3IX(input CD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                                    : ... Top module 'FD1P3JX'
    7 | module FD1P3JX(input PD, D, SP, CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                                    : ... Top module 'FD1S3AX'
    8 | module FD1S3AX(input     D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                                    : ... Top module 'FD1S3AY'
    9 | module FD1S3AY(input     D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(|0),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                                    : ... Top module 'FD1S3DX'
   11 | module FD1S3DX(input CD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))        _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                                    : ... Top module 'FD1S3IX'
   12 | module FD1S3IX(input CD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(CD),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                                    : ... Top module 'FD1S3JX'
   13 | module FD1S3JX(input PD, D,     CK, output Q); parameter GSR = "ENABLED"; TRELLIS_FF #(.GSR(GSR), .CEMUX("1"),  .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE"))  _TECHMAP_REPLACE_ (.CLK(CK), .LSR(PD),          .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~
                                    : ... Top module 'IFS1P3BX'
   26 | module IFS1P3BX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                                    : ... Top module 'IFS1P3DX'
   27 | module IFS1P3DX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                                    : ... Top module 'IFS1P3IX'
   28 | module IFS1P3IX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                                    : ... Top module 'IFS1P3JX'
   29 | module IFS1P3JX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="input" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                                    : ... Top module 'OFS1P3BX'
   31 | module OFS1P3BX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                                    : ... Top module 'OFS1P3DX'
   32 | module OFS1P3DX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("ASYNC"))       _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                                    : ... Top module 'OFS1P3IX'
   33 | module OFS1P3IX(input CD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("RESET"), .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(CD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                                    : ... Top module 'OFS1P3JX'
   34 | module OFS1P3JX(input PD, D, SP, SCLK, output Q); parameter GSR = "ENABLED"; (* syn_useioff, ioff_dir="output" *) TRELLIS_FF #(.GSR(GSR), .CEMUX("CE"), .CLKMUX("CLK"), .LSRMUX("LSR"), .REGSET("SET"),   .SRMODE("LSR_OVER_CE")) _TECHMAP_REPLACE_ (.CLK(SCLK), .LSR(PD), .CE(SP), .DI(D), .Q(Q)); endmodule
      |        ^~~~~~~~
                                    : ... Top module 'IB'
    2 | module IB   ((* iopad_external_pin *) input I,     output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |        ^~
                                    : ... Top module 'IBPU'
    3 | module IBPU ((* iopad_external_pin *) input I,     output O); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |        ^~~~
                                    : ... Top module 'IBPD'
    4 | module IBPD ((* iopad_external_pin *) input I,     output O); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |        ^~~~
                                    : ... Top module 'OB'
    5 | module OB   (input I,     (* iopad_external_pin *) output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I)); endmodule
      |        ^~
                                    : ... Top module 'OBZ'
    6 | module OBZ  (input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |        ^~~
                                    : ... Top module 'OBZPU'
    7 | module OBZPU(input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |        ^~~~~
                                    : ... Top module 'OBZPD'
    8 | module OBZPD(input I, T,  (* iopad_external_pin *) output O); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("OUTPUT")) _TECHMAP_REPLACE_ (.B(O), .I(I), .T(T)); endmodule
      |        ^~~~~
                                    : ... Top module 'OBCO'
    9 | module OBCO (input I,     output OT, OC); OLVDS olvds (.A(I), .Z(OT), .ZN(OC)); endmodule
      |        ^~~~
                                    : ... Top module 'BBPU'
   11 | module BBPU (input I, T,  output O, (* iopad_external_pin *) inout B); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("BIDIR")) _TECHMAP_REPLACE_ (.B(B), .I(I), .O(O), .T(T)); endmodule
      |        ^~~~
                                    : ... Top module 'BBPD'
   12 | module BBPD (input I, T,  output O, (* iopad_external_pin *) inout B); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("BIDIR")) _TECHMAP_REPLACE_ (.B(B), .I(I), .O(O), .T(T)); endmodule
      |        ^~~~
                                    : ... Top module 'ILVDS'
   13 | module ILVDS(input A, AN, (* iopad_external_pin *) output Z    ); TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(A), .O(Z)); endmodule
      |        ^~~~~
                                    : ... Top module 'CCU2C'
    3 | module CCU2C(
      |        ^~~~~
%Warning-WIDTHTRUNC: /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:201:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 8 bits.
                                                                                : ... note: In instance 'DPR16X4C'
  201 |        temp[4*i +: 4] = char - "0";
      |                       ^
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
%Warning-WIDTHTRUNC: /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:203:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 8 bits.
                                                                                : ... note: In instance 'DPR16X4C'
  203 |        temp[4*i +: 4] = 10 + char - "A";
      |                       ^
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
%Warning-WIDTHTRUNC: /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:205:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 8 bits.
                                                                                : ... note: In instance 'DPR16X4C'
  205 |        temp[4*i +: 4] = 10 + char - "a";
      |                       ^
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
%Warning-WIDTHEXPAND: /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:333:20: Operator EQ expects 48 bits on the LHS, but LHS's VARREF 'DIR' generates 40 bits.
                                                                                 : ... note: In instance 'fpga_root.usb.io_n._TECHMAP_REPLACE_'
  333 |   end else if (DIR == "OUTPUT") begin
      |                    ^~
                      /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
%Warning-WIDTHTRUNC: external/verilog-wishbone/rtl/priority_encoder.v:84:21: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 2 bits.
                                                                           : ... note: In instance 'fpga_root.root.adapter.cycle_encoder_inst'
   84 | assign output_valid = stage_valid[LEVELS-1];
      |                     ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:94:41: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
   94 |   wire [1:0] current_ep_state = ep_state[current_endp];
      |                                         ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:109:63: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  109 |   wire [8:0] buffer_put_addr = {current_endp[3:0], ep_put_addr[current_endp][4:0]};
      |                                                               ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:110:61: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  110 |   wire [8:0] buffer_get_addr = {out_ep_num[3:0], ep_get_addr[out_ep_num][4:0]};
      |                                                             ^
%Warning-WIDTHEXPAND: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:117:13: Operator LT expects 5 bits on the LHS, but LHS's VARREF 'rx_endp' generates 4 bits.
                                                                               : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  117 |     rx_endp < NUM_OUT_EPS;
      |             ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:145:29: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  145 |     rx_pid[3] != data_toggle[rx_endp];
      |                             ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:250:21: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  250 |         out_ep_setup[rx_endp] <= 1;
      |                     ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:252:21: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  252 |         out_ep_setup[rx_endp] <= 0;
      |                     ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:263:55: Bit extraction of array[63:0] requires 6 bit index, not 9 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  263 |   always @(posedge clk) out_ep_data <= out_data_buffer[buffer_get_addr][7:0];
      |                                                       ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:271:20: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ep_num_decoder' generates 32 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  271 |         out_ep_num <= ep_num_decoder;
      |                    ^~
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:342:23: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  342 |           out_ep_acked[current_endp] <= 1;
      |                       ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:332:21: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  332 |         if (ep_state[current_endp] == STALL) begin
      |                     ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:357:14: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  357 |     (ep_state[current_endp] == GETTING_PKT) ||
      |              ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:358:14: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  358 |     (ep_state[current_endp] == READY_FOR_PKT);
      |              ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:373:20: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  373 |         data_toggle[current_endp] <= !data_toggle[current_endp];
      |                    ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:373:50: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  373 |         data_toggle[current_endp] <= !data_toggle[current_endp];
      |                                                  ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:377:20: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  377 |         data_toggle[rx_endp] <= 0;
      |                    ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:389:24: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  389 |             ep_put_addr[current_endp][5:0] <= 0;
      |                        ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:395:28: Bit extraction of array[63:0] requires 6 bit index, not 9 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  395 |             out_data_buffer[buffer_put_addr][7:0] <= rx_data;
      |                            ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:394:63: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  394 |           if (!nak_out_transfer && rx_data_put && !ep_put_addr[current_endp][5]) begin
      |                                                               ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:399:24: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  399 |             ep_put_addr[current_endp][5:0] <= ep_put_addr[current_endp][5:0] + 6'H1;
      |                        ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_out_pe.v:399:58: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_out_pe_inst'
  399 |             ep_put_addr[current_endp][5:0] <= ep_put_addr[current_endp][5:0] + 6'H1;
      |                                                          ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:68:41: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                            : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
   68 |   wire [1:0] current_ep_state = ep_state[current_endp][1:0];
      |                                         ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:118:60: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  118 |   wire [8:0] buffer_put_addr = {in_ep_num[3:0], ep_put_addr[in_ep_num][4:0]};
      |                                                            ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:119:63: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  119 |   wire [8:0] buffer_get_addr = {current_endp[3:0], ep_get_addr[current_endp][4:0]};
      |                                                               ^
%Warning-WIDTHEXPAND: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:132:13: Operator LT expects 5 bits on the LHS, but LHS's VARREF 'rx_endp' generates 4 bits.
                                                                              : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  132 |     rx_endp < NUM_IN_EPS;
      |             ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:152:16: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  152 |     ep_get_addr[current_endp][5:0] < ep_put_addr[current_endp][5:0];
      |                ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:152:49: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  152 |     ep_get_addr[current_endp][5:0] < ep_put_addr[current_endp][5:0];
      |                                                 ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:154:47: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  154 |   wire [5:0] current_ep_get_addr = ep_get_addr[current_endp][5:0];
      |                                               ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:155:47: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  155 |   wire [5:0] current_ep_put_addr = ep_put_addr[current_endp][5:0];
      |                                               ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:272:19: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'ep_num_decoder' generates 32 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  272 |         in_ep_num <= ep_num_decoder;
      |                   ^~
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:279:19: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  279 |     case (ep_state[in_ep_num])
      |                   ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:282:25: Bit extraction of array[63:0] requires 6 bit index, not 9 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  282 |           in_data_buffer[buffer_put_addr] <= in_ep_data;
      |                         ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:281:27: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  281 |         if (in_ep_data_put[in_ep_num] && !ep_put_addr[in_ep_num][5]) begin
      |                           ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:281:54: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  281 |         if (in_ep_data_put[in_ep_num] && !ep_put_addr[in_ep_num][5]) begin
      |                                                      ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:326:33: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  326 |           tx_pid <= {data_toggle[current_endp], 3'b011};  
      |                                 ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:323:30: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  323 |         end else if (ep_state[current_endp] == GETTING_PKT) begin
      |                              ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:319:21: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  319 |         if (ep_state[current_endp] == STALL) begin
      |                     ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:368:31: Bit extraction of array[63:0] requires 6 bit index, not 9 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  368 |      tx_data <= in_data_buffer[buffer_get_addr];
      |                               ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:381:20: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  381 |         data_toggle[rx_endp] <= 1;
      |                    ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:389:20: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  389 |         ep_get_addr[current_endp][5:0] <= 0;
      |                    ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:401:24: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  401 |             ep_get_addr[current_endp][5:0] <= ep_get_addr[current_endp][5:0] + 1;
      |                        ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:401:58: Bit extraction of array[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  401 |             ep_get_addr[current_endp][5:0] <= ep_get_addr[current_endp][5:0] + 1;
      |                                                          ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:407:24: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  407 |             data_toggle[current_endp] <= !data_toggle[current_endp];
      |                        ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_fs_in_pe.v:407:54: Bit extraction of var[1:0] requires 1 bit index, not 4 bits.
                                                                             : ... note: In instance 'fpga_root.usb.uart.usb_fs_pe_inst.usb_fs_in_pe_inst'
  407 |             data_toggle[current_endp] <= !data_toggle[current_endp];
      |                                                      ^
%Warning-WIDTHTRUNC: /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:325:12: Operator VAR 'DIR' expects 40 bits on the Initial value, but Initial value's CONST '48'h4f5554505554' generates 48 bits.
                                                                                : ... note: In instance 'OB._TECHMAP_REPLACE_'
  325 |  parameter DIR = "INPUT";
      |            ^~~
                     /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_serial_ctrl_ep.v:68:28: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 10 bits.
                                                                                  : ... note: In instance 'fpga_root.usb.uart.ctrl_ep_inst'
   68 |   wire [7:0] bmRequestType = raw_setup_data[0];
      |                            ^
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_serial_ctrl_ep.v:69:23: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 10 bits.
                                                                                  : ... note: In instance 'fpga_root.usb.uart.ctrl_ep_inst'
   69 |   wire [7:0] bRequest = raw_setup_data[1];
      |                       ^
%Warning-WIDTHEXPAND: external/tinyfpga_bx_usbserial/usb/usb_serial_ctrl_ep.v:109:17: Operator GTE expects 8 bits on the RHS, but RHS's VARREF 'rom_length' generates 7 bits.
                                                                                    : ... note: In instance 'fpga_root.usb.uart.ctrl_ep_inst'
  109 |     (bytes_sent >= rom_length) ||
      |                 ^~
%Warning-WIDTHTRUNC: external/tinyfpga_bx_usbserial/usb/usb_serial_ctrl_ep.v:238:21: Bit extraction of array[7:0] requires 3 bit index, not 4 bits.
                                                                                   : ... note: In instance 'fpga_root.usb.uart.ctrl_ep_inst'
  238 |       raw_setup_data[setup_data_addr] <= out_ep_data;
      |                     ^
%Warning-WIDTHEXPAND: external/tinyfpga_bx_usbserial/usb/usb_serial_ctrl_ep.v:238:39: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'out_ep_data' generates 8 bits.
                                                                                    : ... note: In instance 'fpga_root.usb.uart.ctrl_ep_inst'
  238 |       raw_setup_data[setup_data_addr] <= out_ep_data;
      |                                       ^~
%Warning-ASCRANGE: src-hardware/charrom.v:6:15: Ascending bit range vector: left < right of bit range: [-5:0]
                                              : ... note: In instance 'fpga_root.vga.rom'
    6 |         input [(3-WIDTH):0] col,
      |               ^
%Warning-WIDTHTRUNC: src-hardware/charrom.v:14:23: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's SHIFTL generates 6 bits.
                                                 : ... note: In instance 'fpga_root.vga.rom'
   14 |     wire [2:0] extcol = col << (WIDTH-1);
      |                       ^
%Warning-WIDTHTRUNC: src/clkdiv.v:12:36: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's COND generates 32 or 16 bits.
                                       : ... note: In instance 'fpga_root.root.pwm_div'
   12 |     always @(negedge clkin) clkout <= (counter == DIVISOR-1) ? 0 : counter+1;
      |                                    ^~
%Warning-WIDTHEXPAND: external/verilog-wishbone/rtl/wb_adapter.v:191:32: Operator ASSIGN expects 128 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                                       : ... note: In instance 'fpga_root.root.adapter'
  191 |                 wbm_dat_o_next = 1'b0;
      |                                ^
%Warning-SELRANGE: external/verilog-wishbone/rtl/wb_adapter.v:276:57: [1:4] Slice range has ascending bit ordering, perhaps you wanted [4:1]
                                                                    : ... note: In instance 'fpga_root.root.adapter'
  276 |                 wbm_dat_o_next = wbs_dat_i >> (wbm_adr_i[WBS_ADDR_BIT_OFFSET - 1:WBM_ADDR_BIT_OFFSET] * WBM_DATA_WIDTH);
      |                                                         ^
%Warning-WIDTHEXPAND: external/verilog-wishbone/rtl/wb_adapter.v:276:44: Operator SHIFTR expects 128 bits on the LHS, but LHS's VARREF 'wbs_dat_i' generates 32 bits.
                                                                       : ... note: In instance 'fpga_root.root.adapter'
  276 |                 wbm_dat_o_next = wbs_dat_i >> (wbm_adr_i[WBS_ADDR_BIT_OFFSET - 1:WBM_ADDR_BIT_OFFSET] * WBM_DATA_WIDTH);
      |                                            ^~
%Error-ZEROREPL: external/verilog-wishbone/rtl/wb_adapter.v:291:64: Replication value of 0 is only legal under a concatenation (IEEE 1800-2023 11.4.12.1)
                                                                  : ... note: In instance 'fpga_root.root.adapter'
  291 |             wbs_dat_o_next = {(WBS_WORD_WIDTH / WBM_WORD_WIDTH){wbm_dat_i}};
      |                                                                ^
%Warning-WIDTHTRUNC: external/verilog-wishbone/rtl/wb_adapter.v:291:28: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 128 bits.
                                                                      : ... note: In instance 'fpga_root.root.adapter'
  291 |             wbs_dat_o_next = {(WBS_WORD_WIDTH / WBM_WORD_WIDTH){wbm_dat_i}};
      |                            ^
%Warning-SELRANGE: external/verilog-wishbone/rtl/wb_adapter.v:294:53: [1:4] Slice range has ascending bit ordering, perhaps you wanted [4:1]
                                                                    : ... note: In instance 'fpga_root.root.adapter'
  294 |             wbs_sel_o_next = wbm_sel_i << (wbm_adr_i[WBS_ADDR_BIT_OFFSET - 1:WBM_ADDR_BIT_OFFSET] * WBM_SELECT_WIDTH);
      |                                                     ^
%Warning-WIDTHTRUNC: external/verilog-wishbone/rtl/wb_adapter.v:294:28: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's SHIFTL generates 16 bits.
                                                                      : ... note: In instance 'fpga_root.root.adapter'
  294 |             wbs_sel_o_next = wbm_sel_i << (wbm_adr_i[WBS_ADDR_BIT_OFFSET - 1:WBM_ADDR_BIT_OFFSET] * WBM_SELECT_WIDTH);
      |                            ^
%Warning-WIDTHEXPAND: external/verilog-wishbone/rtl/wb_adapter.v:304:32: Operator ASSIGN expects 128 bits on the Assign RHS, but Assign RHS's VARREF 'wbs_dat_i' generates 32 bits.
                                                                       : ... note: In instance 'fpga_root.root.adapter'
  304 |                 wbm_dat_o_next = wbs_dat_i;
      |                                ^
%Warning-WIDTHTRUNC: external/verilog-wishbone/rtl/wb_adapter.v:317:28: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'wbm_dat_i' generates 128 bits.
                                                                      : ... note: In instance 'fpga_root.root.adapter'
  317 |             wbs_dat_o_next = wbm_dat_i;
      |                            ^
%Warning-WIDTHTRUNC: external/verilog-wishbone/rtl/wb_adapter.v:319:28: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wbm_sel_i' generates 16 bits.
                                                                      : ... note: In instance 'fpga_root.root.adapter'
  319 |             wbs_sel_o_next = wbm_sel_i;
      |                            ^
%Error: generated/pll_108.v:14:1: Cannot find file containing module: 'EHXPLLL'
   14 | EHXPLLL #(
      | ^~~~~~~
        ... Looked in:
             src/EHXPLLL
             src/EHXPLLL.v
             src/EHXPLLL.sv
             /opt/oss-cad-suite/share/yosys/lattice/EHXPLLL
             /opt/oss-cad-suite/share/yosys/lattice/EHXPLLL.v
             /opt/oss-cad-suite/share/yosys/lattice/EHXPLLL.sv
             EHXPLLL
             EHXPLLL.v
             EHXPLLL.sv
             obj_dir/EHXPLLL
             obj_dir/EHXPLLL.v
             obj_dir/EHXPLLL.sv
%Warning-WIDTHTRUNC: src-hardware/vgadisplay.v:39:47: Bit extraction of array[16383:0] requires 14 bit index, not 15 bits.
                                                    : ... note: In instance 'fpga_root.vga'
   39 |     always @(posedge busclk) if(wr_en) textbuf[waddr] <= wdata;
      |                                               ^
%Warning-WIDTHTRUNC: src-hardware/vgadisplay.v:44:10: Input port connection 'ascii' expects 7 bits on the pin connection, but pin connection's VARREF 'charout' generates 8 bits.
                                                    : ... note: In instance 'fpga_root.vga'
   44 |         .ascii(charout),
      |          ^~~~~
%Warning-WIDTHEXPAND: src-hardware/usbcdc.v:22:32: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'usb_rst' generates 1 bits.
                                                 : ... note: In instance 'fpga_root.usb'
   22 |         reset_cnt <= reset_cnt + usb_rst;
      |                                ^
%Warning-WIDTHTRUNC: src/core.v:135:10: Input port connection 'adr_i' expects 16 bits on the pin connection, but pin connection's VARREF 'wb_mem_adr_o' generates 32 bits.
                                      : ... note: In instance 'fpga_root.root'
  135 |         .adr_i(wb_mem_adr_o),
      |          ^~~~~
%Error-ASSIGNIN: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:13:118: Assigning to input/const variable: 'A'
                                                                          : ... note: In instance 'ILVDS'
   13 | module ILVDS(input A, AN, (* iopad_external_pin *) output Z    ); TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(A), .O(Z)); endmodule
      |                                                                                                                      ^
                 /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
%Error-ASSIGNIN: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:4:136: Assigning to input/const variable: 'I'
                                                                         : ... note: In instance 'IBPD'
    4 | module IBPD ((* iopad_external_pin *) input I,     output O); (* PULLMODE="DOWN" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |                                                                                                                                        ^
                 /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
%Error-ASSIGNIN: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:3:136: Assigning to input/const variable: 'I'
                                                                         : ... note: In instance 'IBPU'
    3 | module IBPU ((* iopad_external_pin *) input I,     output O); (* PULLMODE="UP"   *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |                                                                                                                                        ^
                 /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
%Error-ASSIGNIN: /opt/oss-cad-suite/share/yosys/lattice/cells_io.vh:2:136: Assigning to input/const variable: 'I'
                                                                         : ... note: In instance 'IB'
    2 | module IB   ((* iopad_external_pin *) input I,     output O); (* PULLMODE="NONE" *) TRELLIS_IO #(.DIR("INPUT"))  _TECHMAP_REPLACE_ (.B(I), .O(O)); endmodule
      |                                                                                                                                        ^
                 /opt/oss-cad-suite/share/yosys/lattice/common_sim.vh:410:1: ... note: In file included from 'common_sim.vh'
                 /opt/oss-cad-suite/share/yosys/lattice/cells_sim_ecp5.v:2:1: ... note: In file included from 'cells_sim_ecp5.v'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2258:38: Operator EQ expects 16 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 2258 | assign crg_por_done = (crg_por_count == 1'd0);
      |                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2628:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2628 |     case (ddrphy_bitslip0_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2628:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2628 |     case (ddrphy_bitslip0_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2645:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2645 |     case (ddrphy_bitslip1_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2645:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2645 |     case (ddrphy_bitslip1_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2662:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2662 |     case (ddrphy_bitslip2_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2662:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2662 |     case (ddrphy_bitslip2_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2679:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2679 |     case (ddrphy_bitslip3_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2679:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2679 |     case (ddrphy_bitslip3_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2696:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2696 |     case (ddrphy_bitslip4_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2696:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2696 |     case (ddrphy_bitslip4_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2713:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2713 |     case (ddrphy_bitslip5_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2713:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2713 |     case (ddrphy_bitslip5_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2730:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2730 |     case (ddrphy_bitslip6_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2730:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2730 |     case (ddrphy_bitslip6_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2747:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2747 |     case (ddrphy_bitslip7_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2747:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2747 |     case (ddrphy_bitslip7_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2764:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2764 |     case (ddrphy_bitslip8_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2764:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2764 |     case (ddrphy_bitslip8_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2781:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2781 |     case (ddrphy_bitslip9_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2781:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2781 |     case (ddrphy_bitslip9_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2798:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2798 |     case (ddrphy_bitslip10_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2798:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2798 |     case (ddrphy_bitslip10_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2815:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2815 |     case (ddrphy_bitslip11_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2815:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2815 |     case (ddrphy_bitslip11_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2832:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2832 |     case (ddrphy_bitslip12_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2832:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2832 |     case (ddrphy_bitslip12_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2849:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2849 |     case (ddrphy_bitslip13_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2849:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2849 |     case (ddrphy_bitslip13_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2866:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2866 |     case (ddrphy_bitslip14_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2866:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2866 |     case (ddrphy_bitslip14_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2883:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2883 |     case (ddrphy_bitslip15_value)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:2883:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 2883 |     case (ddrphy_bitslip15_value)
      |     ^~~~
%Warning-WIDTHTRUNC: generated/lite_ddr3l.v:3006:45: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's REPLICATE generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3006 |                 litedramcore_master_p1_cs_n <= {2{litedramcore_slave_p1_cs_n}};
      |                                             ^~
%Warning-WIDTHTRUNC: generated/lite_ddr3l.v:3271:45: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's REPLICATE generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3271 |                 litedramcore_master_p0_cs_n <= {2{litedramcore_slave_p0_cs_n}};
      |                                             ^~
%Warning-WIDTHTRUNC: generated/lite_ddr3l.v:3434:42: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3434 |             litedramcore_csr_dfi_p0_cs_n <= 2'd2;
      |                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3475:44: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3475 | assign litedramcore_csr_dfi_p0_wrdata_mask = 1'd0;
      |                                            ^
%Warning-WIDTHTRUNC: generated/lite_ddr3l.v:3480:42: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3480 |             litedramcore_csr_dfi_p1_cs_n <= 2'd2;
      |                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3521:44: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3521 | assign litedramcore_csr_dfi_p1_wrdata_mask = 1'd0;
      |                                            ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3583:62: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3583 | assign litedramcore_timer_done1 = (litedramcore_timer_count1 == 1'd0);
      |                                                              ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3588:72: Operator EQ expects 26 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3588 | assign litedramcore_zqcs_timer_done1 = (litedramcore_zqcs_timer_count1 == 1'd0);
      |                                                                        ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3605:55: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3605 |                     litedramcore_refresher_next_state <= 1'd0;
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3611:51: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3611 |                 litedramcore_refresher_next_state <= 1'd0;
      |                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3617:55: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3617 |                     litedramcore_refresher_next_state <= 1'd1;
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3594:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3594 |     case (litedramcore_refresher_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3625:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3625 |     case (litedramcore_refresher_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3641:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3641 |     case (litedramcore_refresher_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3666:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3666 |     case (litedramcore_refresher_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3685:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3685 |     case (litedramcore_refresher_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3718:49: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3718 | assign litedramcore_bankmachine0_cmd_payload_ba = 1'd0;
      |                                                 ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3724:95: Operator SHIFTL expects 13 bits on the LHS, but LHS's VARREF 'litedramcore_bankmachine0_auto_precharge' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3724 |         litedramcore_bankmachine0_cmd_payload_a <= ((litedramcore_bankmachine0_auto_precharge <<< 4'd10) | {litedramcore_bankmachine0_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                               ^~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3724:106: Operator OR expects 13 bits on the RHS, but RHS's REPLICATE generates 10 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 3724 |         litedramcore_bankmachine0_cmd_payload_a <= ((litedramcore_bankmachine0_auto_precharge <<< 4'd10) | {litedramcore_bankmachine0_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                                          ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3769:88: Operator NEQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3769 | assign litedramcore_bankmachine0_syncfifo0_readable = (litedramcore_bankmachine0_level != 1'd0);
      |                                                                                        ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3808:54: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3808 |                 litedramcore_bankmachine0_next_state <= 1'd0;
      |                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3812:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3812 |             litedramcore_bankmachine0_next_state <= 2'd3;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3815:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3815 |             litedramcore_bankmachine0_next_state <= 1'd0;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3825:70: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3825 |                                 litedramcore_bankmachine0_next_state <= 2'd2;
      |                                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3828:66: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3828 |                             litedramcore_bankmachine0_next_state <= 1'd1;
      |                                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3831:62: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 3831 |                         litedramcore_bankmachine0_next_state <= 2'd3;
      |                                                              ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3786:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3786 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3786:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3786 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3786:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3786 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3840:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3840 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3840:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3840 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3840:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3840 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3871:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3871 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3871:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3871 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3871:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3871 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3896:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3896 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3896:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3896 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3896:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3896 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3933:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3933 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3933:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3933 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3933:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3933 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3959:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3959 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3959:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3959 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3959:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3959 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3993:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3993 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3993:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3993 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:3993:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 3993 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4027:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4027 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4027:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4027 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4027:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4027 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4061:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4061 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4061:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4061 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4061:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4061 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4095:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4095 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4095:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4095 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4095:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4095 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4117:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4117 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4117:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4117 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4117:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4117 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4139:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4139 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4139:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4139 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4139:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4139 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4176:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4176 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4176:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4176 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4176:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4176 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4198:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4198 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4198:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4198 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4198:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4198 |     case (litedramcore_bankmachine0_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4231:49: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4231 | assign litedramcore_bankmachine1_cmd_payload_ba = 1'd1;
      |                                                 ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4237:95: Operator SHIFTL expects 13 bits on the LHS, but LHS's VARREF 'litedramcore_bankmachine1_auto_precharge' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4237 |         litedramcore_bankmachine1_cmd_payload_a <= ((litedramcore_bankmachine1_auto_precharge <<< 4'd10) | {litedramcore_bankmachine1_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                               ^~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4237:106: Operator OR expects 13 bits on the RHS, but RHS's REPLICATE generates 10 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 4237 |         litedramcore_bankmachine1_cmd_payload_a <= ((litedramcore_bankmachine1_auto_precharge <<< 4'd10) | {litedramcore_bankmachine1_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                                          ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4282:88: Operator NEQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4282 | assign litedramcore_bankmachine1_syncfifo1_readable = (litedramcore_bankmachine1_level != 1'd0);
      |                                                                                        ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4321:54: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4321 |                 litedramcore_bankmachine1_next_state <= 1'd0;
      |                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4325:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4325 |             litedramcore_bankmachine1_next_state <= 2'd3;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4328:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4328 |             litedramcore_bankmachine1_next_state <= 1'd0;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4338:70: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4338 |                                 litedramcore_bankmachine1_next_state <= 2'd2;
      |                                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4341:66: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4341 |                             litedramcore_bankmachine1_next_state <= 1'd1;
      |                                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4344:62: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4344 |                         litedramcore_bankmachine1_next_state <= 2'd3;
      |                                                              ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4299:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4299 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4299:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4299 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4299:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4299 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4353:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4353 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4353:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4353 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4353:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4353 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4387:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4387 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4387:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4387 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4387:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4387 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4421:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4421 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4421:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4421 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4421:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4421 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4455:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4455 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4455:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4455 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4455:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4455 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4489:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4489 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4489:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4489 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4489:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4489 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4511:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4511 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4511:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4511 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4511:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4511 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4533:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4533 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4533:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4533 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4533:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4533 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4570:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4570 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4570:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4570 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4570:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4570 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4592:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4592 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4592:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4592 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4592:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4592 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4614:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4614 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4614:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4614 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4614:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4614 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4645:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4645 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4645:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4645 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4645:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4645 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4670:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4670 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4670:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4670 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4670:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4670 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4707:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4707 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4707:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4707 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4707:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4707 |     case (litedramcore_bankmachine1_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4744:49: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4744 | assign litedramcore_bankmachine2_cmd_payload_ba = 2'd2;
      |                                                 ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4750:95: Operator SHIFTL expects 13 bits on the LHS, but LHS's VARREF 'litedramcore_bankmachine2_auto_precharge' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4750 |         litedramcore_bankmachine2_cmd_payload_a <= ((litedramcore_bankmachine2_auto_precharge <<< 4'd10) | {litedramcore_bankmachine2_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                               ^~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4750:106: Operator OR expects 13 bits on the RHS, but RHS's REPLICATE generates 10 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 4750 |         litedramcore_bankmachine2_cmd_payload_a <= ((litedramcore_bankmachine2_auto_precharge <<< 4'd10) | {litedramcore_bankmachine2_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                                          ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4795:88: Operator NEQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4795 | assign litedramcore_bankmachine2_syncfifo2_readable = (litedramcore_bankmachine2_level != 1'd0);
      |                                                                                        ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4834:54: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4834 |                 litedramcore_bankmachine2_next_state <= 1'd0;
      |                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4838:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4838 |             litedramcore_bankmachine2_next_state <= 2'd3;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4841:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4841 |             litedramcore_bankmachine2_next_state <= 1'd0;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4851:70: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4851 |                                 litedramcore_bankmachine2_next_state <= 2'd2;
      |                                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4854:66: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4854 |                             litedramcore_bankmachine2_next_state <= 1'd1;
      |                                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4857:62: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 4857 |                         litedramcore_bankmachine2_next_state <= 2'd3;
      |                                                              ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4812:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4812 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4812:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4812 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4812:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4812 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4866:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4866 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4866:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4866 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4866:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4866 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4888:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4888 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4888:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4888 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4888:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4888 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4910:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4910 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4910:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4910 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4910:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4910 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4947:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4947 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4947:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4947 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4947:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4947 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4969:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4969 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4969:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4969 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4969:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4969 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4991:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4991 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4991:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4991 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:4991:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 4991 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5022:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5022 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5022:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5022 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5022:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5022 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5047:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5047 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5047:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5047 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5047:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5047 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5084:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5084 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5084:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5084 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5084:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5084 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5110:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5110 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5110:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5110 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5110:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5110 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5144:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5144 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5144:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5144 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5144:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5144 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5178:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5178 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5178:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5178 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5178:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5178 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5212:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5212 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5212:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5212 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5212:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5212 |     case (litedramcore_bankmachine2_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5257:49: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5257 | assign litedramcore_bankmachine3_cmd_payload_ba = 2'd3;
      |                                                 ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5263:95: Operator SHIFTL expects 13 bits on the LHS, but LHS's VARREF 'litedramcore_bankmachine3_auto_precharge' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5263 |         litedramcore_bankmachine3_cmd_payload_a <= ((litedramcore_bankmachine3_auto_precharge <<< 4'd10) | {litedramcore_bankmachine3_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                               ^~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5263:106: Operator OR expects 13 bits on the RHS, but RHS's REPLICATE generates 10 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 5263 |         litedramcore_bankmachine3_cmd_payload_a <= ((litedramcore_bankmachine3_auto_precharge <<< 4'd10) | {litedramcore_bankmachine3_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                                          ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5308:88: Operator NEQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5308 | assign litedramcore_bankmachine3_syncfifo3_readable = (litedramcore_bankmachine3_level != 1'd0);
      |                                                                                        ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5347:54: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5347 |                 litedramcore_bankmachine3_next_state <= 1'd0;
      |                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5351:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5351 |             litedramcore_bankmachine3_next_state <= 2'd3;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5354:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5354 |             litedramcore_bankmachine3_next_state <= 1'd0;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5364:70: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5364 |                                 litedramcore_bankmachine3_next_state <= 2'd2;
      |                                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5367:66: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5367 |                             litedramcore_bankmachine3_next_state <= 1'd1;
      |                                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5370:62: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5370 |                         litedramcore_bankmachine3_next_state <= 2'd3;
      |                                                              ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5325:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5325 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5325:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5325 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5325:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5325 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5379:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5379 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5379:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5379 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5379:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5379 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5401:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5401 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5401:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5401 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5401:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5401 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5438:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5438 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5438:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5438 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5438:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5438 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5469:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5469 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5469:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5469 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5469:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5469 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5494:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5494 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5494:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5494 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5494:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5494 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5531:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5531 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5531:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5531 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5531:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5531 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5557:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5557 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5557:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5557 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5557:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5557 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5591:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5591 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5591:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5591 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5591:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5591 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5625:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5625 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5625:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5625 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5625:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5625 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5659:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5659 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5659:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5659 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5659:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5659 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5693:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5693 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5693:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5693 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5693:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5693 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5715:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5715 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5715:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5715 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5715:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5715 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5737:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5737 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5737:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5737 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5737:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5737 |     case (litedramcore_bankmachine3_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5776:95: Operator SHIFTL expects 13 bits on the LHS, but LHS's VARREF 'litedramcore_bankmachine4_auto_precharge' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5776 |         litedramcore_bankmachine4_cmd_payload_a <= ((litedramcore_bankmachine4_auto_precharge <<< 4'd10) | {litedramcore_bankmachine4_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                               ^~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5776:106: Operator OR expects 13 bits on the RHS, but RHS's REPLICATE generates 10 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 5776 |         litedramcore_bankmachine4_cmd_payload_a <= ((litedramcore_bankmachine4_auto_precharge <<< 4'd10) | {litedramcore_bankmachine4_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                                          ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5821:88: Operator NEQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5821 | assign litedramcore_bankmachine4_syncfifo4_readable = (litedramcore_bankmachine4_level != 1'd0);
      |                                                                                        ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5860:54: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5860 |                 litedramcore_bankmachine4_next_state <= 1'd0;
      |                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5864:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5864 |             litedramcore_bankmachine4_next_state <= 2'd3;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5867:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5867 |             litedramcore_bankmachine4_next_state <= 1'd0;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5877:70: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5877 |                                 litedramcore_bankmachine4_next_state <= 2'd2;
      |                                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5880:66: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5880 |                             litedramcore_bankmachine4_next_state <= 1'd1;
      |                                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5883:62: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 5883 |                         litedramcore_bankmachine4_next_state <= 2'd3;
      |                                                              ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5838:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5838 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5838:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5838 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5838:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5838 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5892:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5892 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5892:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5892 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5892:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5892 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5923:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5923 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5923:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5923 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5923:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5923 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5948:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5948 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5948:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5948 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5948:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5948 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5985:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5985 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5985:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5985 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:5985:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 5985 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6011:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6011 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6011:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6011 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6011:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6011 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6045:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6045 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6045:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6045 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6045:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6045 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6079:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6079 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6079:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6079 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6079:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6079 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6113:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6113 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6113:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6113 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6113:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6113 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6147:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6147 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6147:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6147 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6147:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6147 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6169:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6169 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6169:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6169 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6169:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6169 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6191:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6191 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6191:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6191 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6191:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6191 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6228:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6228 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6228:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6228 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6228:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6228 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6250:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6250 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6250:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6250 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6250:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6250 |     case (litedramcore_bankmachine4_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6289:95: Operator SHIFTL expects 13 bits on the LHS, but LHS's VARREF 'litedramcore_bankmachine5_auto_precharge' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6289 |         litedramcore_bankmachine5_cmd_payload_a <= ((litedramcore_bankmachine5_auto_precharge <<< 4'd10) | {litedramcore_bankmachine5_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                               ^~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6289:106: Operator OR expects 13 bits on the RHS, but RHS's REPLICATE generates 10 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 6289 |         litedramcore_bankmachine5_cmd_payload_a <= ((litedramcore_bankmachine5_auto_precharge <<< 4'd10) | {litedramcore_bankmachine5_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                                          ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6334:88: Operator NEQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6334 | assign litedramcore_bankmachine5_syncfifo5_readable = (litedramcore_bankmachine5_level != 1'd0);
      |                                                                                        ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6373:54: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6373 |                 litedramcore_bankmachine5_next_state <= 1'd0;
      |                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6377:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6377 |             litedramcore_bankmachine5_next_state <= 2'd3;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6380:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6380 |             litedramcore_bankmachine5_next_state <= 1'd0;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6390:70: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6390 |                                 litedramcore_bankmachine5_next_state <= 2'd2;
      |                                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6393:66: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6393 |                             litedramcore_bankmachine5_next_state <= 1'd1;
      |                                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6396:62: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6396 |                         litedramcore_bankmachine5_next_state <= 2'd3;
      |                                                              ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6351:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6351 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6351:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6351 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6351:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6351 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6405:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6405 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6405:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6405 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6405:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6405 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6439:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6439 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6439:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6439 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6439:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6439 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6473:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6473 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6473:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6473 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6473:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6473 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6507:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6507 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6507:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6507 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6507:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6507 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6541:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6541 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6541:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6541 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6541:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6541 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6563:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6563 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6563:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6563 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6563:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6563 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6585:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6585 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6585:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6585 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6585:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6585 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6622:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6622 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6622:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6622 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6622:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6622 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6644:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6644 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6644:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6644 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6644:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6644 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6666:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6666 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6666:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6666 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6666:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6666 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6697:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6697 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6697:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6697 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6697:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6697 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6722:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6722 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6722:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6722 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6722:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6722 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6759:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6759 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6759:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6759 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6759:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6759 |     case (litedramcore_bankmachine5_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6802:95: Operator SHIFTL expects 13 bits on the LHS, but LHS's VARREF 'litedramcore_bankmachine6_auto_precharge' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6802 |         litedramcore_bankmachine6_cmd_payload_a <= ((litedramcore_bankmachine6_auto_precharge <<< 4'd10) | {litedramcore_bankmachine6_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                               ^~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6802:106: Operator OR expects 13 bits on the RHS, but RHS's REPLICATE generates 10 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 6802 |         litedramcore_bankmachine6_cmd_payload_a <= ((litedramcore_bankmachine6_auto_precharge <<< 4'd10) | {litedramcore_bankmachine6_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                                          ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6847:88: Operator NEQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6847 | assign litedramcore_bankmachine6_syncfifo6_readable = (litedramcore_bankmachine6_level != 1'd0);
      |                                                                                        ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6886:54: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6886 |                 litedramcore_bankmachine6_next_state <= 1'd0;
      |                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6890:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6890 |             litedramcore_bankmachine6_next_state <= 2'd3;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6893:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6893 |             litedramcore_bankmachine6_next_state <= 1'd0;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6903:70: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6903 |                                 litedramcore_bankmachine6_next_state <= 2'd2;
      |                                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6906:66: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6906 |                             litedramcore_bankmachine6_next_state <= 1'd1;
      |                                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6909:62: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 6909 |                         litedramcore_bankmachine6_next_state <= 2'd3;
      |                                                              ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6864:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6864 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6864:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6864 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6864:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6864 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6918:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6918 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6918:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6918 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6918:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6918 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6940:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6940 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6940:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6940 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6940:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6940 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6962:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6962 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6962:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6962 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6962:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6962 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6999:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6999 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6999:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6999 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:6999:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 6999 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7021:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7021 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7021:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7021 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7021:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7021 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7043:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7043 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7043:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7043 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7043:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7043 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7074:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7074 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7074:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7074 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7074:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7074 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7099:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7099 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7099:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7099 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7099:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7099 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7136:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7136 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7136:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7136 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7136:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7136 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7162:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7162 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7162:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7162 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7162:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7162 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7196:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7196 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7196:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7196 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7196:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7196 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7230:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7230 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7230:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7230 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7230:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7230 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7264:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7264 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7264:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7264 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7264:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7264 |     case (litedramcore_bankmachine6_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7315:95: Operator SHIFTL expects 13 bits on the LHS, but LHS's VARREF 'litedramcore_bankmachine7_auto_precharge' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7315 |         litedramcore_bankmachine7_cmd_payload_a <= ((litedramcore_bankmachine7_auto_precharge <<< 4'd10) | {litedramcore_bankmachine7_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                               ^~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7315:106: Operator OR expects 13 bits on the RHS, but RHS's REPLICATE generates 10 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 7315 |         litedramcore_bankmachine7_cmd_payload_a <= ((litedramcore_bankmachine7_auto_precharge <<< 4'd10) | {litedramcore_bankmachine7_source_source_payload_addr[6:0], {3{1'd0}}});
      |                                                                                                          ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7360:88: Operator NEQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7360 | assign litedramcore_bankmachine7_syncfifo7_readable = (litedramcore_bankmachine7_level != 1'd0);
      |                                                                                        ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7399:54: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7399 |                 litedramcore_bankmachine7_next_state <= 1'd0;
      |                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7403:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7403 |             litedramcore_bankmachine7_next_state <= 2'd3;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7406:50: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7406 |             litedramcore_bankmachine7_next_state <= 1'd0;
      |                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7416:70: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7416 |                                 litedramcore_bankmachine7_next_state <= 2'd2;
      |                                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7419:66: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7419 |                             litedramcore_bankmachine7_next_state <= 1'd1;
      |                                                                  ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7422:62: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7422 |                         litedramcore_bankmachine7_next_state <= 2'd3;
      |                                                              ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7377:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7377 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7377:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7377 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7377:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7377 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7431:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7431 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7431:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7431 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7431:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7431 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7453:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7453 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7453:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7453 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7453:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7453 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7484:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7484 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7484:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7484 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7484:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7484 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7509:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7509 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7509:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7509 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7509:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7509 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7546:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7546 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7546:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7546 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7546:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7546 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7572:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7572 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7572:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7572 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7572:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7572 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7606:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7606 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7606:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7606 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7606:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7606 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7640:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7640 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7640:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7640 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7640:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7640 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7674:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7674 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7674:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7674 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7674:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7674 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7708:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7708 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7708:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7708 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7708:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7708 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7730:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7730 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7730:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7730 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7730:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7730 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7752:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7752 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7752:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7752 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7752:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7752 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7789:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7789 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7789:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7789 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7789:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7789 |     case (litedramcore_bankmachine7_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7817:53: Operator EQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7817 | assign litedramcore_max_time0 = (litedramcore_time0 == 1'd0);
      |                                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7818:53: Operator EQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7818 | assign litedramcore_max_time1 = (litedramcore_time1 == 1'd0);
      |                                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7871:115: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 7871 |     if (((litedramcore_choose_cmd_cmd_valid & litedramcore_choose_cmd_cmd_ready) & (litedramcore_choose_cmd_grant == 1'd0))) begin
      |                                                                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7874:115: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 7874 |     if (((litedramcore_choose_req_cmd_valid & litedramcore_choose_req_cmd_ready) & (litedramcore_choose_req_grant == 1'd0))) begin
      |                                                                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7880:115: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 7880 |     if (((litedramcore_choose_cmd_cmd_valid & litedramcore_choose_cmd_cmd_ready) & (litedramcore_choose_cmd_grant == 1'd1))) begin
      |                                                                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7883:115: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 7883 |     if (((litedramcore_choose_req_cmd_valid & litedramcore_choose_req_cmd_ready) & (litedramcore_choose_req_grant == 1'd1))) begin
      |                                                                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7889:115: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 7889 |     if (((litedramcore_choose_cmd_cmd_valid & litedramcore_choose_cmd_cmd_ready) & (litedramcore_choose_cmd_grant == 2'd2))) begin
      |                                                                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7892:115: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 7892 |     if (((litedramcore_choose_req_cmd_valid & litedramcore_choose_req_cmd_ready) & (litedramcore_choose_req_grant == 2'd2))) begin
      |                                                                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7898:115: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 7898 |     if (((litedramcore_choose_cmd_cmd_valid & litedramcore_choose_cmd_cmd_ready) & (litedramcore_choose_cmd_grant == 2'd3))) begin
      |                                                                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7901:115: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
 7901 |     if (((litedramcore_choose_req_cmd_valid & litedramcore_choose_req_cmd_ready) & (litedramcore_choose_req_grant == 2'd3))) begin
      |                                                                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7993:57: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7993 |                     litedramcore_multiplexer_next_state <= 2'd3;
      |                                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7997:53: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 7997 |                 litedramcore_multiplexer_next_state <= 2'd2;
      |                                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8002:53: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8002 |                 litedramcore_multiplexer_next_state <= 1'd0;
      |                                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8007:53: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8007 |                 litedramcore_multiplexer_next_state <= 1'd0;
      |                                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8011:49: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '3'h5' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8011 |             litedramcore_multiplexer_next_state <= 3'd5;
      |                                                 ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8014:49: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '3'h6' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8014 |             litedramcore_multiplexer_next_state <= 3'd6;
      |                                                 ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8017:49: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '3'h7' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8017 |             litedramcore_multiplexer_next_state <= 3'd7;
      |                                                 ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8044:49: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8044 |             litedramcore_multiplexer_next_state <= 1'd1;
      |                                                 ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8049:57: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '3'h4' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8049 |                     litedramcore_multiplexer_next_state <= 3'd4;
      |                                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8053:53: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8053 |                 litedramcore_multiplexer_next_state <= 2'd2;
      |                                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7989:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7989 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7989:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7989 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7989:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7989 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7989:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7989 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7989:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7989 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7989:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7989 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:7989:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 7989 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8060:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8060 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8060:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8060 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8060:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8060 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8060:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8060 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8060:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8060 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8060:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8060 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8060:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8060 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8100:39: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8100 |             litedramcore_steerer_sel0 <= 1'd0;
      |                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8105:43: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8105 |                 litedramcore_steerer_sel0 <= 1'd1;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8138:39: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8138 |             litedramcore_steerer_sel0 <= 1'd0;
      |                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8143:43: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8143 |                 litedramcore_steerer_sel0 <= 1'd1;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8098:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8098 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8098:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8098 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8098:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8098 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8098:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8098 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8098:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8098 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8098:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8098 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8098:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8098 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8152:39: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8152 |             litedramcore_steerer_sel1 <= 1'd0;
      |                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8157:43: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8157 |                 litedramcore_steerer_sel1 <= 1'd1;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8189:39: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8189 |             litedramcore_steerer_sel1 <= 1'd0;
      |                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8194:43: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8194 |                 litedramcore_steerer_sel1 <= 1'd1;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8150:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8150 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8150:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8150 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8150:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8150 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8150:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8150 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8150:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8150 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8150:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8150 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8150:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8150 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8201:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8201 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8201:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8201 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8201:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8201 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8201:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8201 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8201:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8201 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8201:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8201 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8201:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8201 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8246:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8246 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8246:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8246 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8246:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8246 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8246:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8246 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8246:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8246 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8246:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8246 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8246:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8246 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8284:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8284 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8284:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8284 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8284:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8284 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8284:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8284 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8284:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8284 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8284:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8284 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8284:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8284 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8329:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8329 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8329:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8329 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8329:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8329 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8329:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8329 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8329:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8329 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8329:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8329 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8329:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8329 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8367:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8367 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8367:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8367 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8367:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8367 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8367:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8367 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8367:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8367 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8367:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8367 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8367:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8367 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8405:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8405 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8405:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8405 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8405:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8405 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8405:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8405 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8405:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8405 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8405:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8405 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8405:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8405 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8443:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8443 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8443:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8443 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8443:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8443 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8443:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8443 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8443:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8443 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8443:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8443 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8443:5: Operator CASE expects 4 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8443 |     case (litedramcore_multiplexer_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8488:79: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8493:79: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8498:79: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8503:79: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8528:124: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8528:862: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8528:1600: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                      : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8528:2338: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                      : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8538:45: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8538 |             litedramcore_interface_wdata_we <= 1'd0;
      |                                             ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8549:42: Operator ASSIGNDLY expects 128 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8549 |             litedramcore_interface_wdata <= 1'd0;
      |                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8562:50: Operator SUB expects 23 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8562 | assign user_port_cmd_payload_addr = (wb_port_adr - 1'd0);
      |                                                  ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8584:52: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8584 |                 litedramwishbone2native_next_state <= 1'd0;
      |                                                    ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8589:52: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8589 |                 litedramwishbone2native_next_state <= 1'd0;
      |                                                    ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8594:52: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8594 |                 litedramwishbone2native_next_state <= 1'd1;
      |                                                    ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8581:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8581 |     case (litedramwishbone2native_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8604:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8604 |     case (litedramwishbone2native_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8616:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8616 |     case (litedramwishbone2native_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8630:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8630 |     case (litedramwishbone2native_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8644:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8644 |     case (litedramwishbone2native_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8658:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8658 |     case (litedramwishbone2native_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8675:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8675 |     case (litedramwishbone2native_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8693:37: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8693 |             wishbone2csr_next_state <= 1'd0;
      |                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8697:41: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8697 |                 wishbone2csr_next_state <= 1'd1;
      |                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8688:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8688 |     case (wishbone2csr_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8704:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8704 |     case (wishbone2csr_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8716:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8716 |     case (wishbone2csr_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8730:53: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8730 |             interface1_adr_wishbone2csr_next_value1 <= 1'd0;
      |                                                     ^~
%Warning-WIDTHTRUNC: generated/lite_ddr3l.v:8736:57: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's SEL generates 30 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8736 |                 interface1_adr_wishbone2csr_next_value1 <= interface0_adr[29:0];
      |                                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8728:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8728 |     case (wishbone2csr_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8743:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8743 |     case (wishbone2csr_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8758:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8758 |     case (wishbone2csr_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8778:92: Operator NEQ expects 4 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8778 |                 interface1_we_wishbone2csr_next_value2 <= (interface0_we & (interface0_sel != 1'd0));
      |                                                                                            ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8770:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8770 |     case (wishbone2csr_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8785:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8785 |     case (wishbone2csr_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8800:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 8800 |     case (wishbone2csr_state)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8810:54: Operator EQ expects 5 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8810 | assign csrbank0_sel = (interface0_bank_bus_adr[13:9] == 1'd0);
      |                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8814:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8814 |     if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd0))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8820:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8820 |     if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd0))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8827:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8827 |     if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd1))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8833:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8833 |     if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd1))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8839:54: Operator EQ expects 5 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8839 | assign csrbank1_sel = (interface1_bank_bus_adr[13:9] == 1'd1);
      |                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8843:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8843 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd0))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8849:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8849 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd0))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8856:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8856 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd1))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8862:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8862 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd1))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8869:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8869 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 2'd2))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8875:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8875 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 2'd2))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8882:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8882 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 2'd3))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8888:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8888 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 2'd3))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8895:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8895 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 3'd4))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8901:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8901 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 3'd4))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8908:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h5' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8908 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 3'd5))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8914:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h5' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8914 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 3'd5))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8921:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h6' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8921 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 3'd6))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8927:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h6' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8927 |     if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 3'd6))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8934:54: Operator EQ expects 5 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8934 | assign csrbank2_sel = (interface2_bank_bus_adr[13:9] == 2'd2);
      |                                                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8938:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8938 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd0))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8944:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8944 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd0))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8951:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8951 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd1))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8957:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8957 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd1))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8964:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8964 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 2'd2))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8970:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8970 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 2'd2))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8977:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8977 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 2'd3))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8983:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8983 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 2'd3))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8990:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8990 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd4))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:8996:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h4' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 8996 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd4))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9003:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h5' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9003 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd5))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9009:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h5' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9009 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd5))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9016:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h6' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9016 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd6))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9022:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h6' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9022 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd6))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9029:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h7' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9029 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd7))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9035:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '3'h7' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9035 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd7))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9042:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'h8' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9042 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd8))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9048:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'h8' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9048 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd8))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9055:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'h9' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9055 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd9))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9061:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'h9' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9061 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd9))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9068:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'ha' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9068 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd10))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9074:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'ha' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9074 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd10))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9081:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'hb' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9081 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd11))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9087:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'hb' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9087 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd11))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9094:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'hc' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9094 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd12))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9100:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'hc' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9100 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd12))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9107:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'hd' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9107 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd13))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9113:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'hd' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9113 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd13))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9120:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'he' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9120 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd14))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9126:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'he' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9126 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd14))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9133:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'hf' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9133 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd15))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9139:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '4'hf' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9139 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd15))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9146:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '5'h10' generates 5 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9146 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 5'd16))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9152:55: Operator EQ expects 9 bits on the RHS, but RHS's CONST '5'h10' generates 5 bits.
                                                    : ... note: In instance 'lite_ddr3l'
 9152 |     if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 5'd16))) begin
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9209:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9209 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9209:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9209 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9209:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9209 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9209:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9209 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9238:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9238 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9238:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9238 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9238:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9238 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9238:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9238 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9267:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9267 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9267:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9267 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9267:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9267 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9267:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9267 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9296:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9296 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9296:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9296 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9296:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9296 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9296:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9296 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9325:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9325 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9325:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9325 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9325:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9325 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9325:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9325 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9354:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9354 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9354:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9354 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9354:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9354 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9354:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9354 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9383:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9383 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9383:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9383 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9383:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9383 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9383:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9383 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9412:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9412 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9412:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9412 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9412:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9412 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9412:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9412 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9441:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9441 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9441:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9441 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9441:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9441 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9441:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9441 |     case (litedramcore_choose_cmd_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9470:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9470 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9470:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9470 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9470:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9470 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9470:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9470 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9499:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9499 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9499:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9499 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9499:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9499 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9499:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9499 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9528:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9528 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9528:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9528 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9528:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9528 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9528:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9528 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9557:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9557 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9557:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9557 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9557:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9557 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9557:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9557 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9586:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9586 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9586:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9586 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9586:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9586 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9586:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9586 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9615:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9615 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9615:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9615 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9615:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9615 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9615:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9615 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9644:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9644 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9644:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9644 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9644:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9644 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9644:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9644 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9673:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9673 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9673:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9673 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9673:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9673 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9673:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9673 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9702:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9702 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9702:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9702 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9702:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9702 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9702:5: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9702 |     case (litedramcore_choose_req_grant)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9749:69: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9773:69: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9797:69: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9821:69: Operator EQ expects 3 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9923:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9923 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9923:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9923 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9940:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9940 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9940:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9940 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9957:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9957 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9957:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9957 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9974:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9974 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9974:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9974 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9991:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9991 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:9991:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                   : ... note: In instance 'lite_ddr3l'
 9991 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10008:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10008 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10008:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10008 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10025:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10025 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10025:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10025 |     case (litedramcore_steerer_sel0)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10042:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10042 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10042:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10042 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10059:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10059 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10059:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10059 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10076:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10076 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10076:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10076 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10093:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10093 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10093:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10093 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10110:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10110 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10110:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10110 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10127:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10127 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10127:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10127 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10144:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10144 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10144:5: Operator CASE expects 2 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
10144 |     case (litedramcore_steerer_sel1)
      |     ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10168:25: Operator EQ expects 7 bits on the RHS, but RHS's CONST '4'h8' generates 4 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10168 |     if ((ddrphy_counter == 4'd8)) begin
      |                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10171:25: Operator EQ expects 7 bits on the RHS, but RHS's CONST '5'h10' generates 5 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10171 |     if ((ddrphy_counter == 5'd16)) begin
      |                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10174:25: Operator EQ expects 7 bits on the RHS, but RHS's CONST '5'h18' generates 5 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10174 |     if ((ddrphy_counter == 5'd24)) begin
      |                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10177:25: Operator EQ expects 7 bits on the RHS, but RHS's CONST '6'h20' generates 6 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10177 |     if ((ddrphy_counter == 6'd32)) begin
      |                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10180:25: Operator EQ expects 7 bits on the RHS, but RHS's CONST '6'h28' generates 6 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10180 |     if ((ddrphy_counter == 6'd40)) begin
      |                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10183:25: Operator EQ expects 7 bits on the RHS, but RHS's CONST '6'h30' generates 6 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10183 |     if ((ddrphy_counter == 6'd48)) begin
      |                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10186:25: Operator EQ expects 7 bits on the RHS, but RHS's CONST '6'h38' generates 6 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10186 |     if ((ddrphy_counter == 6'd56)) begin
      |                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10199:24: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10199 |         ddrphy_counter <= 1'd0;
      |                        ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10205:32: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10205 |                 ddrphy_counter <= 1'd1;
      |                                ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10201:29: Operator NEQ expects 7 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10201 |         if ((ddrphy_counter != 1'd0)) begin
      |                             ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10231:22: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10231 |         ddrphy_rdly0 <= 1'd0;
      |                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10333:22: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10333 |         ddrphy_rdly1 <= 1'd0;
      |                      ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10438:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10438 |         ddrphy_bitslip0_value <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10445:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10445 |         ddrphy_bitslip1_value <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10452:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10452 |         ddrphy_bitslip2_value <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10459:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10459 |         ddrphy_bitslip3_value <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10466:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10466 |         ddrphy_bitslip4_value <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10473:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10473 |         ddrphy_bitslip5_value <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10480:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10480 |         ddrphy_bitslip6_value <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10487:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10487 |         ddrphy_bitslip7_value <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10494:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10494 |         ddrphy_bitslip8_value <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10501:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10501 |         ddrphy_bitslip9_value <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10508:32: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10508 |         ddrphy_bitslip10_value <= 1'd0;
      |                                ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10515:32: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10515 |         ddrphy_bitslip11_value <= 1'd0;
      |                                ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10522:32: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10522 |         ddrphy_bitslip12_value <= 1'd0;
      |                                ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10529:32: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10529 |         ddrphy_bitslip13_value <= 1'd0;
      |                                ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10536:32: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10536 |         ddrphy_bitslip14_value <= 1'd0;
      |                                ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10543:32: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10543 |         ddrphy_bitslip15_value <= 1'd0;
      |                                ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10594:32: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10594 |     litedramcore_cmd_payload_a <= 1'd0;
      |                                ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10595:33: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10595 |     litedramcore_cmd_payload_ba <= 1'd0;
      |                                 ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10601:36: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '11'h400' generates 11 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10601 |         litedramcore_cmd_payload_a <= 11'd1024;
      |                                    ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10602:37: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10602 |         litedramcore_cmd_payload_ba <= 1'd0;
      |                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10600:74: Operator EQ expects 7 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10600 |     if ((litedramcore_sequencer_start1 & (litedramcore_sequencer_counter == 1'd0))) begin
      |                                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10608:36: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '11'h400' generates 11 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10608 |         litedramcore_cmd_payload_a <= 11'd1024;
      |                                    ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10609:37: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10609 |         litedramcore_cmd_payload_ba <= 1'd0;
      |                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10607:41: Operator EQ expects 7 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10607 |     if ((litedramcore_sequencer_counter == 2'd2)) begin
      |                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10615:36: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10615 |         litedramcore_cmd_payload_a <= 1'd0;
      |                                    ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10616:37: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10616 |         litedramcore_cmd_payload_ba <= 1'd0;
      |                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10623:40: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10623 |         litedramcore_sequencer_counter <= 1'd0;
      |                                        ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10629:48: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10629 |                 litedramcore_sequencer_counter <= 1'd1;
      |                                                ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10625:45: Operator NEQ expects 7 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10625 |         if ((litedramcore_sequencer_counter != 1'd0)) begin
      |                                             ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10640:36: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '11'h400' generates 11 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10640 |         litedramcore_cmd_payload_a <= 11'd1024;
      |                                    ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10641:37: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10641 |         litedramcore_cmd_payload_ba <= 1'd0;
      |                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10639:81: Operator EQ expects 6 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10639 |     if ((litedramcore_zqcs_executer_start & (litedramcore_zqcs_executer_counter == 1'd0))) begin
      |                                                                                 ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10647:36: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10647 |         litedramcore_cmd_payload_a <= 1'd0;
      |                                    ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10648:37: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10648 |         litedramcore_cmd_payload_ba <= 1'd0;
      |                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10646:45: Operator EQ expects 6 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10646 |     if ((litedramcore_zqcs_executer_counter == 2'd2)) begin
      |                                             ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10654:36: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10654 |         litedramcore_cmd_payload_a <= 1'd0;
      |                                    ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10655:37: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10655 |         litedramcore_cmd_payload_ba <= 1'd0;
      |                                     ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10662:44: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10662 |         litedramcore_zqcs_executer_counter <= 1'd0;
      |                                            ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10668:52: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10668 |                 litedramcore_zqcs_executer_counter <= 1'd1;
      |                                                    ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10664:49: Operator NEQ expects 6 bits on the RHS, but RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10664 |         if ((litedramcore_zqcs_executer_counter != 1'd0)) begin
      |                                                 ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10713:58: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10713 |             if ((litedramcore_bankmachine0_twtpcon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10728:57: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10728 |             if ((litedramcore_bankmachine0_trccon_count == 1'd1)) begin
      |                                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10743:58: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10743 |             if ((litedramcore_bankmachine0_trascon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10789:58: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10789 |             if ((litedramcore_bankmachine1_twtpcon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10804:57: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10804 |             if ((litedramcore_bankmachine1_trccon_count == 1'd1)) begin
      |                                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10819:58: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10819 |             if ((litedramcore_bankmachine1_trascon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10865:58: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10865 |             if ((litedramcore_bankmachine2_twtpcon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10880:57: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10880 |             if ((litedramcore_bankmachine2_trccon_count == 1'd1)) begin
      |                                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10895:58: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10895 |             if ((litedramcore_bankmachine2_trascon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10941:58: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10941 |             if ((litedramcore_bankmachine3_twtpcon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10956:57: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10956 |             if ((litedramcore_bankmachine3_trccon_count == 1'd1)) begin
      |                                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:10971:58: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
10971 |             if ((litedramcore_bankmachine3_trascon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11017:58: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11017 |             if ((litedramcore_bankmachine4_twtpcon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11032:57: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11032 |             if ((litedramcore_bankmachine4_trccon_count == 1'd1)) begin
      |                                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11047:58: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11047 |             if ((litedramcore_bankmachine4_trascon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11093:58: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11093 |             if ((litedramcore_bankmachine5_twtpcon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11108:57: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11108 |             if ((litedramcore_bankmachine5_trccon_count == 1'd1)) begin
      |                                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11123:58: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11123 |             if ((litedramcore_bankmachine5_trascon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11169:58: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11169 |             if ((litedramcore_bankmachine6_twtpcon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11184:57: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11184 |             if ((litedramcore_bankmachine6_trccon_count == 1'd1)) begin
      |                                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11199:58: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11199 |             if ((litedramcore_bankmachine6_trascon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11245:58: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11245 |             if ((litedramcore_bankmachine7_twtpcon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11260:57: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11260 |             if ((litedramcore_bankmachine7_trccon_count == 1'd1)) begin
      |                                                         ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11275:58: Operator EQ expects 2 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11275 |             if ((litedramcore_bankmachine7_trascon_count == 1'd1)) begin
      |                                                          ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11299:51: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11299 |                     litedramcore_choose_cmd_grant <= 1'd1;
      |                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11302:55: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11302 |                         litedramcore_choose_cmd_grant <= 2'd2;
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11305:59: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11305 |                             litedramcore_choose_cmd_grant <= 2'd3;
      |                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11328:51: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11328 |                     litedramcore_choose_cmd_grant <= 2'd2;
      |                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11331:55: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11331 |                         litedramcore_choose_cmd_grant <= 2'd3;
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11346:75: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11346 |                                             litedramcore_choose_cmd_grant <= 1'd0;
      |                                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11357:51: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11357 |                     litedramcore_choose_cmd_grant <= 2'd3;
      |                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11372:71: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11372 |                                         litedramcore_choose_cmd_grant <= 1'd0;
      |                                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11375:75: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11375 |                                             litedramcore_choose_cmd_grant <= 1'd1;
      |                                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11398:67: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11398 |                                     litedramcore_choose_cmd_grant <= 1'd0;
      |                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11401:71: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11401 |                                         litedramcore_choose_cmd_grant <= 1'd1;
      |                                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11404:75: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11404 |                                             litedramcore_choose_cmd_grant <= 2'd2;
      |                                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11424:63: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11424 |                                 litedramcore_choose_cmd_grant <= 1'd0;
      |                                                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11427:67: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11427 |                                     litedramcore_choose_cmd_grant <= 1'd1;
      |                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11430:71: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11430 |                                         litedramcore_choose_cmd_grant <= 2'd2;
      |                                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11433:75: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11433 |                                             litedramcore_choose_cmd_grant <= 2'd3;
      |                                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11450:59: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11450 |                             litedramcore_choose_cmd_grant <= 1'd0;
      |                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11453:63: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11453 |                                 litedramcore_choose_cmd_grant <= 1'd1;
      |                                                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11456:67: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11456 |                                     litedramcore_choose_cmd_grant <= 2'd2;
      |                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11459:71: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11459 |                                         litedramcore_choose_cmd_grant <= 2'd3;
      |                                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11476:55: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11476 |                         litedramcore_choose_cmd_grant <= 1'd0;
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11479:59: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11479 |                             litedramcore_choose_cmd_grant <= 1'd1;
      |                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11482:63: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11482 |                                 litedramcore_choose_cmd_grant <= 2'd2;
      |                                                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11485:67: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11485 |                                     litedramcore_choose_cmd_grant <= 2'd3;
      |                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11502:51: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11502 |                     litedramcore_choose_cmd_grant <= 1'd0;
      |                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11505:55: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11505 |                         litedramcore_choose_cmd_grant <= 1'd1;
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11508:59: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11508 |                             litedramcore_choose_cmd_grant <= 2'd2;
      |                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11511:63: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11511 |                                 litedramcore_choose_cmd_grant <= 2'd3;
      |                                                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11296:9: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11296 |         case (litedramcore_choose_cmd_grant)
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11296:9: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11296 |         case (litedramcore_choose_cmd_grant)
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11296:9: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11296 |         case (litedramcore_choose_cmd_grant)
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11296:9: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11296 |         case (litedramcore_choose_cmd_grant)
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11535:51: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11535 |                     litedramcore_choose_req_grant <= 1'd1;
      |                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11538:55: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11538 |                         litedramcore_choose_req_grant <= 2'd2;
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11541:59: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11541 |                             litedramcore_choose_req_grant <= 2'd3;
      |                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11564:51: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11564 |                     litedramcore_choose_req_grant <= 2'd2;
      |                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11567:55: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11567 |                         litedramcore_choose_req_grant <= 2'd3;
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11582:75: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11582 |                                             litedramcore_choose_req_grant <= 1'd0;
      |                                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11593:51: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11593 |                     litedramcore_choose_req_grant <= 2'd3;
      |                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11608:71: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11608 |                                         litedramcore_choose_req_grant <= 1'd0;
      |                                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11611:75: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11611 |                                             litedramcore_choose_req_grant <= 1'd1;
      |                                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11634:67: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11634 |                                     litedramcore_choose_req_grant <= 1'd0;
      |                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11637:71: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11637 |                                         litedramcore_choose_req_grant <= 1'd1;
      |                                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11640:75: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11640 |                                             litedramcore_choose_req_grant <= 2'd2;
      |                                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11660:63: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11660 |                                 litedramcore_choose_req_grant <= 1'd0;
      |                                                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11663:67: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11663 |                                     litedramcore_choose_req_grant <= 1'd1;
      |                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11666:71: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11666 |                                         litedramcore_choose_req_grant <= 2'd2;
      |                                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11669:75: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11669 |                                             litedramcore_choose_req_grant <= 2'd3;
      |                                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11686:59: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11686 |                             litedramcore_choose_req_grant <= 1'd0;
      |                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11689:63: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11689 |                                 litedramcore_choose_req_grant <= 1'd1;
      |                                                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11692:67: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11692 |                                     litedramcore_choose_req_grant <= 2'd2;
      |                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11695:71: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11695 |                                         litedramcore_choose_req_grant <= 2'd3;
      |                                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11712:55: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11712 |                         litedramcore_choose_req_grant <= 1'd0;
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11715:59: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11715 |                             litedramcore_choose_req_grant <= 1'd1;
      |                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11718:63: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11718 |                                 litedramcore_choose_req_grant <= 2'd2;
      |                                                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11721:67: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11721 |                                     litedramcore_choose_req_grant <= 2'd3;
      |                                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11738:51: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11738 |                     litedramcore_choose_req_grant <= 1'd0;
      |                                                   ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11741:55: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11741 |                         litedramcore_choose_req_grant <= 1'd1;
      |                                                       ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11744:59: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h2' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11744 |                             litedramcore_choose_req_grant <= 2'd2;
      |                                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11747:63: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's CONST '2'h3' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11747 |                                 litedramcore_choose_req_grant <= 2'd3;
      |                                                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11532:9: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11532 |         case (litedramcore_choose_req_grant)
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11532:9: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11532 |         case (litedramcore_choose_req_grant)
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11532:9: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11532 |         case (litedramcore_choose_req_grant)
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11532:9: Operator CASE expects 3 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11532 |         case (litedramcore_choose_req_grant)
      |         ^~~~
%Warning-WIDTHTRUNC: generated/lite_ddr3l.v:11798:33: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's REPLICATE generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11798 |     litedramcore_tfawcon_window <= {litedramcore_tfawcon_window, litedramcore_tfawcon_valid};
      |                                 ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11799:37: Operator LT expects 3 bits on the LHS, but LHS's VARREF 'litedramcore_tfawcon_count' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11799 |     if ((litedramcore_tfawcon_count < 3'd4)) begin
      |                                     ^
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11831:45: Operator EQ expects 3 bits on the RHS, but RHS's CONST '1'h1' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11831 |             if ((litedramcore_twtrcon_count == 1'd1)) begin
      |                                             ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11869:31: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11869 |     interface0_bank_bus_dat_r <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11873:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csrbank0_init_done0_w' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11873 |                 interface0_bank_bus_dat_r <= csrbank0_init_done0_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11876:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csrbank0_init_error0_w' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11876 |                 interface0_bank_bus_dat_r <= csrbank0_init_error0_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11871:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11871 |         case (interface0_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11871:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11871 |         case (interface0_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11888:31: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11888 |     interface1_bank_bus_dat_r <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11892:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csrbank1_dly_sel0_w' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11892 |                 interface1_bank_bus_dat_r <= csrbank1_dly_sel0_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11895:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ddrphy_rdly_dq_rst_w' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11895 |                 interface1_bank_bus_dat_r <= ddrphy_rdly_dq_rst_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11898:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ddrphy_rdly_dq_inc_w' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11898 |                 interface1_bank_bus_dat_r <= ddrphy_rdly_dq_inc_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11901:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ddrphy_rdly_dq_bitslip_rst_w' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11901 |                 interface1_bank_bus_dat_r <= ddrphy_rdly_dq_bitslip_rst_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11904:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ddrphy_rdly_dq_bitslip_w' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11904 |                 interface1_bank_bus_dat_r <= ddrphy_rdly_dq_bitslip_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11907:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ddrphy_burstdet_clr_w' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11907 |                 interface1_bank_bus_dat_r <= ddrphy_burstdet_clr_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11910:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csrbank1_burstdet_seen_w' generates 2 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11910 |                 interface1_bank_bus_dat_r <= csrbank1_burstdet_seen_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11890:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11890 |         case (interface1_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11890:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11890 |         case (interface1_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11890:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11890 |         case (interface1_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11890:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11890 |         case (interface1_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11890:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11890 |         case (interface1_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11890:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11890 |         case (interface1_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11890:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11890 |         case (interface1_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11919:31: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's CONST '1'h0' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11919 |     interface2_bank_bus_dat_r <= 1'd0;
      |                               ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11923:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csrbank2_dfii_control0_w' generates 4 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11923 |                 interface2_bank_bus_dat_r <= csrbank2_dfii_control0_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11926:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csrbank2_dfii_pi0_command0_w' generates 8 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11926 |                 interface2_bank_bus_dat_r <= csrbank2_dfii_pi0_command0_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11929:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'litedramcore_phaseinjector0_command_issue_w' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11929 |                 interface2_bank_bus_dat_r <= litedramcore_phaseinjector0_command_issue_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11932:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csrbank2_dfii_pi0_address0_w' generates 13 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11932 |                 interface2_bank_bus_dat_r <= csrbank2_dfii_pi0_address0_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11935:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csrbank2_dfii_pi0_baddress0_w' generates 3 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11935 |                 interface2_bank_bus_dat_r <= csrbank2_dfii_pi0_baddress0_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11950:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csrbank2_dfii_pi1_command0_w' generates 8 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11950 |                 interface2_bank_bus_dat_r <= csrbank2_dfii_pi1_command0_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11953:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'litedramcore_phaseinjector1_command_issue_w' generates 1 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11953 |                 interface2_bank_bus_dat_r <= litedramcore_phaseinjector1_command_issue_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11956:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csrbank2_dfii_pi1_address0_w' generates 13 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11956 |                 interface2_bank_bus_dat_r <= csrbank2_dfii_pi1_address0_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11959:43: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'csrbank2_dfii_pi1_baddress0_w' generates 3 bits.
                                                     : ... note: In instance 'lite_ddr3l'
11959 |                 interface2_bank_bus_dat_r <= csrbank2_dfii_pi1_baddress0_w;
      |                                           ^~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '1'h0' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '1'h1' generates 1 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '2'h2' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '2'h3' generates 2 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '3'h4' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '3'h5' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '3'h6' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '3'h7' generates 3 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '4'h8' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '4'h9' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '4'ha' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '4'hb' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '4'hc' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '4'hd' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '4'he' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '4'hf' generates 4 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Warning-WIDTHEXPAND: generated/lite_ddr3l.v:11921:9: Operator CASE expects 9 bits on the Case Item, but Case Item's CONST '5'h10' generates 5 bits.
                                                    : ... note: In instance 'lite_ddr3l'
11921 |         case (interface2_bank_bus_adr[8:0])
      |         ^~~~
%Error: generated/lite_ddr3l.v:12334:1: Cannot find file containing module: 'ECLKBRIDGECS'
12334 | ECLKBRIDGECS ECLKBRIDGECS(
      | ^~~~~~~~~~~~
%Error: generated/lite_ddr3l.v:12346:1: Cannot find file containing module: 'ECLKSYNCB'
12346 | ECLKSYNCB ECLKSYNCB(
      | ^~~~~~~~~
%Error: generated/lite_ddr3l.v:12358:1: Cannot find file containing module: 'CLKDIVF'
12358 | CLKDIVF #(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12374:1: Cannot find file containing module: 'DDRDLLA'
12374 | DDRDLLA DDRDLLA(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12389:1: Cannot find file containing module: 'ODDRX2F'
12389 | ODDRX2F ODDRX2F(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12406:1: Cannot find file containing module: 'DELAYG'
12406 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12420:1: Cannot find file containing module: 'ODDRX2F'
12420 | ODDRX2F ODDRX2F_1(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12437:1: Cannot find file containing module: 'DELAYG'
12437 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12451:1: Cannot find file containing module: 'ODDRX2F'
12451 | ODDRX2F ODDRX2F_2(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12468:1: Cannot find file containing module: 'DELAYG'
12468 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12482:1: Cannot find file containing module: 'ODDRX2F'
12482 | ODDRX2F ODDRX2F_3(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12499:1: Cannot find file containing module: 'DELAYG'
12499 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12513:1: Cannot find file containing module: 'ODDRX2F'
12513 | ODDRX2F ODDRX2F_4(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12530:1: Cannot find file containing module: 'DELAYG'
12530 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12544:1: Cannot find file containing module: 'ODDRX2F'
12544 | ODDRX2F ODDRX2F_5(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12561:1: Cannot find file containing module: 'DELAYG'
12561 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12575:1: Cannot find file containing module: 'ODDRX2F'
12575 | ODDRX2F ODDRX2F_6(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12592:1: Cannot find file containing module: 'DELAYG'
12592 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12606:1: Cannot find file containing module: 'ODDRX2F'
12606 | ODDRX2F ODDRX2F_7(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12623:1: Cannot find file containing module: 'DELAYG'
12623 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12637:1: Cannot find file containing module: 'ODDRX2F'
12637 | ODDRX2F ODDRX2F_8(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12654:1: Cannot find file containing module: 'DELAYG'
12654 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12668:1: Cannot find file containing module: 'ODDRX2F'
12668 | ODDRX2F ODDRX2F_9(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12685:1: Cannot find file containing module: 'DELAYG'
12685 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12699:1: Cannot find file containing module: 'ODDRX2F'
12699 | ODDRX2F ODDRX2F_10(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12716:1: Cannot find file containing module: 'DELAYG'
12716 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12730:1: Cannot find file containing module: 'ODDRX2F'
12730 | ODDRX2F ODDRX2F_11(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12747:1: Cannot find file containing module: 'DELAYG'
12747 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12761:1: Cannot find file containing module: 'ODDRX2F'
12761 | ODDRX2F ODDRX2F_12(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12778:1: Cannot find file containing module: 'DELAYG'
12778 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12792:1: Cannot find file containing module: 'ODDRX2F'
12792 | ODDRX2F ODDRX2F_13(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12809:1: Cannot find file containing module: 'DELAYG'
12809 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12823:1: Cannot find file containing module: 'ODDRX2F'
12823 | ODDRX2F ODDRX2F_14(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12840:1: Cannot find file containing module: 'DELAYG'
12840 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12854:1: Cannot find file containing module: 'ODDRX2F'
12854 | ODDRX2F ODDRX2F_15(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12871:1: Cannot find file containing module: 'DELAYG'
12871 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12885:1: Cannot find file containing module: 'ODDRX2F'
12885 | ODDRX2F ODDRX2F_16(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12902:1: Cannot find file containing module: 'DELAYG'
12902 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12916:1: Cannot find file containing module: 'ODDRX2F'
12916 | ODDRX2F ODDRX2F_17(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12933:1: Cannot find file containing module: 'DELAYG'
12933 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12947:1: Cannot find file containing module: 'ODDRX2F'
12947 | ODDRX2F ODDRX2F_18(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12964:1: Cannot find file containing module: 'DELAYG'
12964 | DELAYG #(
      | ^~~~~~
%Error: generated/lite_ddr3l.v:12978:1: Cannot find file containing module: 'ODDRX2F'
12978 | ODDRX2F ODDRX2F_19(
      | ^~~~~~~
%Error: generated/lite_ddr3l.v:12995:1: Cannot find file containing module: 'DELAYG'
12995 | DELAYG #(
      | ^~~~~~
%Error: Exiting due to too many errors encountered; --error-limit=50
make[1]: *** [Synthesis.mk:83: lint] Error 1
make: *** [Makefile:27: lint] Error 2
