{
    "$schema": "http://json-schema.org/schema#",    
    "title": "CPU hardware event list",   
    "type": "object",
    "properties": {
        "_type": {
            "type": "string",
            "enum": ["Events"] 
        },
        "timestamp": {
            "description": "Time this description file was generated",
            "type": "string"
        },
        "refs": {
            "description": "Reference to documentation of these events",
            "type": "array",
            "items": {
                "title": "ref",
                "type": "object",
                "properties": {
                    "ref": {
                        "description": "Title of the document in which these event(s) are described",
                        "type": "string"
                    },
                    "url": {
                        "type": "string"
                    },
                    "public": {
                        "description": "true if the document is publicly available",
                        "type": "boolean",
                        "default": false
                    }
                },
                "required": ["ref"]
            }
        },
        "implementer": {
            "description": "CPU implementer code, e.g. A for ARM Ltd.",
            "type": "string",
            "minLength": 1,
            "maxLength": 1
        },
        "architecture": {
            "description": "ARM architecture version, e.g. armv8",
            "type": "string",
            "pattern": "^armv"
        },
        "pmu_architecture": {
            "description": "ARM PMU architecture version, e.g. pmuv3",
            "type": "string",
            "pattern": "^pmu"
        },
        "cpu": {
            "description": "CPU name, e.g. Cortex-A7",
            "type": "string"
        },
        "cpuid": {
            "description": "CPU id, 5 or 6 hex digits",
            "type": "string"
        },
        "cpuids": {
            "description": "list of CPU ids",
            "type": "array",
            "items": {
                "type": "string"
            }
        },
        "counters": {
            "description": "Number of physical hardware counters (e.g. 4, 6)",
            "type": "integer",
            "maximum": 31
        },
        "events": {
            "description": "The list of PMU events",
            "type": "array",
            "items": {
                "title": "Event",
                "type": "object",
                "properties": {
                    "refs": {
                        "description": "List of references for this event",
                        "type": "array",
                        "items": {
                            "type": "integer"
                        }
                    },
                    "code": {
                        "description": "The unique code to be programmed into the PMU event type register",
                        "type": "integer"
                    },
                    "name": {
                        "description": "Short mnemonic name",
                        "type": "string",
                        "pattern": "^[A-Z][A-Z_0-9]+$"
                    },
                    "trm_name": {
                        "description": "Mnemonic name from CPU Technical Reference Manual, where different",
                        "type": "string",
                        "pattern": "^[A-Z][A-Z_0-9]+$"
                    },
                    "description": {
                        "description": "Free-form English text description of the hardware event",
                        "type": "string"
                    },
                    "type": {
                        "description": "Classifies the event",
                        "type": "string",
                        "enum": ["INS", "CYCLE", "EXC", "UEVT", "ETM"]
                    },
                    "subtype": {
                        "description": "Sub-classification of the event",
                        "type": "string"
                    },
                    "architectural": {
                        "description": "True if this event is architectural, i.e. uarch-independent",
                        "type": "boolean",
                        "default": false
                    },
                    "for_driver": {
                        "description": "True if this event is for internal use by a PMU driver (e.g. CHAIN)",
                        "type": "boolean",
                        "default": false
                    },
                    "component": {
                        "description": "For non-architectural events, the microarchitecture component",
                        "type": "string"
                    },
                    "impdef": {
                        "description": "True if this event is implementation-defined",
                        "type": "boolean",
                        "default": false
                    },
                    "recommended": {
                        "description": "True if this event is implementation-defined and recommended",
                        "type": "boolean",
                        "default": false
                    },
                    "public": {
                        "description": "True if this event is publicly documented",
                        "type": "boolean",
                        "default": true
                    },
                    "revisionFrom": {
                        "description": "Revision in which this event was introduced",
                        "type": "integer"
                    },
                    "maximum": {
                        "description": "Maximum event count per cycle",
                        "type": "integer",
                        "minimum": 1
                    },
                    "hdl_path": {
                        "description": "Signal path in design source",
                        "type": "string"
                    },
                    "spe_index": {
                        "description": "Index of event in SPE event packet",
                        "type": "integer"
                    },
                    "event_bits": {
                        "description": "Number of bits on event bus",
                        "type": "integer"
                    },
                    "event_lsb": {
                        "description": "LSB position on PMUEVENTx event bus",
                        "type": "integer"
                    },
                    "trace_lsb": {
                        "description": "LSB position on CPU-to-ETM event bus",
                        "type": "integer"
                    },
                    "errevent_lsb": {
                        "description": "LSB position on ERREVENTx event bus",
                        "type": "integer"
                    }
                },
                "required": ["description"],
                "additionalProperties": false
            }
        }
    },
    "required": ["_type", "architecture", "events"],
    "additionalProperties": false
}
