
stm32_f303k8_can.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003958  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003ae0  08003ae0  00013ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b18  08003b18  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08003b18  08003b18  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003b18  08003b18  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b18  08003b18  00013b18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b1c  08003b1c  00013b1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08003b20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000178  2000001c  08003b3c  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000194  08003b3c  00020194  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f868  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001db5  00000000  00000000  0002f8b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000830  00000000  00000000  00031670  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000768  00000000  00000000  00031ea0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017ee4  00000000  00000000  00032608  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000087b2  00000000  00000000  0004a4ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00081756  00000000  00000000  00052c9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d43f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002094  00000000  00000000  000d4470  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000001c 	.word	0x2000001c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003ac8 	.word	0x08003ac8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000020 	.word	0x20000020
 80001c4:	08003ac8 	.word	0x08003ac8

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <HAL_Init+0x28>)
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 fe93 	bl	8000f04 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f003 fa7a 	bl	80036dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <HAL_InitTick+0x54>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <HAL_InitTick+0x58>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	4619      	mov	r1, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	fbb3 f3f1 	udiv	r3, r3, r1
 800020e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000212:	4618      	mov	r0, r3
 8000214:	f000 feab 	bl	8000f6e <HAL_SYSTICK_Config>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e00e      	b.n	8000240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d80a      	bhi.n	800023e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000228:	2200      	movs	r2, #0
 800022a:	6879      	ldr	r1, [r7, #4]
 800022c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000230:	f000 fe73 	bl	8000f1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000234:	4a06      	ldr	r2, [pc, #24]	; (8000250 <HAL_InitTick+0x5c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
 800023c:	e000      	b.n	8000240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000018 	.word	0x20000018
 800024c:	20000004 	.word	0x20000004
 8000250:	20000000 	.word	0x20000000

08000254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_IncTick+0x20>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	461a      	mov	r2, r3
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_IncTick+0x24>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4413      	add	r3, r2
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_IncTick+0x24>)
 8000266:	6013      	str	r3, [r2, #0]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000004 	.word	0x20000004
 8000278:	2000003c 	.word	0x2000003c

0800027c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	2000003c 	.word	0x2000003c

08000294 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d101      	bne.n	80002a6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80002a2:	2301      	movs	r3, #1
 80002a4:	e0ed      	b.n	8000482 <HAL_CAN_Init+0x1ee>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80002ac:	b2db      	uxtb	r3, r3
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d102      	bne.n	80002b8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80002b2:	6878      	ldr	r0, [r7, #4]
 80002b4:	f003 fa36 	bl	8003724 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	681a      	ldr	r2, [r3, #0]
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	f022 0202 	bic.w	r2, r2, #2
 80002c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80002c8:	f7ff ffd8 	bl	800027c <HAL_GetTick>
 80002cc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80002ce:	e012      	b.n	80002f6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80002d0:	f7ff ffd4 	bl	800027c <HAL_GetTick>
 80002d4:	4602      	mov	r2, r0
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	1ad3      	subs	r3, r2, r3
 80002da:	2b0a      	cmp	r3, #10
 80002dc:	d90b      	bls.n	80002f6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80002e2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	2205      	movs	r2, #5
 80002ee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80002f2:	2301      	movs	r3, #1
 80002f4:	e0c5      	b.n	8000482 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	685b      	ldr	r3, [r3, #4]
 80002fc:	f003 0302 	and.w	r3, r3, #2
 8000300:	2b00      	cmp	r3, #0
 8000302:	d1e5      	bne.n	80002d0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	681a      	ldr	r2, [r3, #0]
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	f042 0201 	orr.w	r2, r2, #1
 8000312:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000314:	f7ff ffb2 	bl	800027c <HAL_GetTick>
 8000318:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800031a:	e012      	b.n	8000342 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800031c:	f7ff ffae 	bl	800027c <HAL_GetTick>
 8000320:	4602      	mov	r2, r0
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	1ad3      	subs	r3, r2, r3
 8000326:	2b0a      	cmp	r3, #10
 8000328:	d90b      	bls.n	8000342 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800032e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	2205      	movs	r2, #5
 800033a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800033e:	2301      	movs	r3, #1
 8000340:	e09f      	b.n	8000482 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	685b      	ldr	r3, [r3, #4]
 8000348:	f003 0301 	and.w	r3, r3, #1
 800034c:	2b00      	cmp	r3, #0
 800034e:	d0e5      	beq.n	800031c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	7e1b      	ldrb	r3, [r3, #24]
 8000354:	2b01      	cmp	r3, #1
 8000356:	d108      	bne.n	800036a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	681a      	ldr	r2, [r3, #0]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000366:	601a      	str	r2, [r3, #0]
 8000368:	e007      	b.n	800037a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	681a      	ldr	r2, [r3, #0]
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	681b      	ldr	r3, [r3, #0]
 8000374:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000378:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	7e5b      	ldrb	r3, [r3, #25]
 800037e:	2b01      	cmp	r3, #1
 8000380:	d108      	bne.n	8000394 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	681b      	ldr	r3, [r3, #0]
 8000386:	681a      	ldr	r2, [r3, #0]
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000390:	601a      	str	r2, [r3, #0]
 8000392:	e007      	b.n	80003a4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	681a      	ldr	r2, [r3, #0]
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80003a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	7e9b      	ldrb	r3, [r3, #26]
 80003a8:	2b01      	cmp	r3, #1
 80003aa:	d108      	bne.n	80003be <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	f042 0220 	orr.w	r2, r2, #32
 80003ba:	601a      	str	r2, [r3, #0]
 80003bc:	e007      	b.n	80003ce <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	681b      	ldr	r3, [r3, #0]
 80003c2:	681a      	ldr	r2, [r3, #0]
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	f022 0220 	bic.w	r2, r2, #32
 80003cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	7edb      	ldrb	r3, [r3, #27]
 80003d2:	2b01      	cmp	r3, #1
 80003d4:	d108      	bne.n	80003e8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	681a      	ldr	r2, [r3, #0]
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f022 0210 	bic.w	r2, r2, #16
 80003e4:	601a      	str	r2, [r3, #0]
 80003e6:	e007      	b.n	80003f8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	681b      	ldr	r3, [r3, #0]
 80003ec:	681a      	ldr	r2, [r3, #0]
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	f042 0210 	orr.w	r2, r2, #16
 80003f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	7f1b      	ldrb	r3, [r3, #28]
 80003fc:	2b01      	cmp	r3, #1
 80003fe:	d108      	bne.n	8000412 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	681b      	ldr	r3, [r3, #0]
 8000404:	681a      	ldr	r2, [r3, #0]
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	f042 0208 	orr.w	r2, r2, #8
 800040e:	601a      	str	r2, [r3, #0]
 8000410:	e007      	b.n	8000422 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	681a      	ldr	r2, [r3, #0]
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	f022 0208 	bic.w	r2, r2, #8
 8000420:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	7f5b      	ldrb	r3, [r3, #29]
 8000426:	2b01      	cmp	r3, #1
 8000428:	d108      	bne.n	800043c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	681a      	ldr	r2, [r3, #0]
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	f042 0204 	orr.w	r2, r2, #4
 8000438:	601a      	str	r2, [r3, #0]
 800043a:	e007      	b.n	800044c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	681a      	ldr	r2, [r3, #0]
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	f022 0204 	bic.w	r2, r2, #4
 800044a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	689a      	ldr	r2, [r3, #8]
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	68db      	ldr	r3, [r3, #12]
 8000454:	431a      	orrs	r2, r3
 8000456:	687b      	ldr	r3, [r7, #4]
 8000458:	691b      	ldr	r3, [r3, #16]
 800045a:	431a      	orrs	r2, r3
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	695b      	ldr	r3, [r3, #20]
 8000460:	ea42 0103 	orr.w	r1, r2, r3
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	685b      	ldr	r3, [r3, #4]
 8000468:	1e5a      	subs	r2, r3, #1
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	430a      	orrs	r2, r1
 8000470:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	2200      	movs	r2, #0
 8000476:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	2201      	movs	r2, #1
 800047c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000480:	2300      	movs	r3, #0
}
 8000482:	4618      	mov	r0, r3
 8000484:	3710      	adds	r7, #16
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}

0800048a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800048a:	b480      	push	{r7}
 800048c:	b087      	sub	sp, #28
 800048e:	af00      	add	r7, sp, #0
 8000490:	6078      	str	r0, [r7, #4]
 8000492:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80004a0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80004a2:	7cfb      	ldrb	r3, [r7, #19]
 80004a4:	2b01      	cmp	r3, #1
 80004a6:	d003      	beq.n	80004b0 <HAL_CAN_ConfigFilter+0x26>
 80004a8:	7cfb      	ldrb	r3, [r7, #19]
 80004aa:	2b02      	cmp	r3, #2
 80004ac:	f040 80aa 	bne.w	8000604 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80004b0:	697b      	ldr	r3, [r7, #20]
 80004b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80004b6:	f043 0201 	orr.w	r2, r3, #1
 80004ba:	697b      	ldr	r3, [r7, #20]
 80004bc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80004c0:	683b      	ldr	r3, [r7, #0]
 80004c2:	695b      	ldr	r3, [r3, #20]
 80004c4:	f003 031f 	and.w	r3, r3, #31
 80004c8:	2201      	movs	r2, #1
 80004ca:	fa02 f303 	lsl.w	r3, r2, r3
 80004ce:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80004d0:	697b      	ldr	r3, [r7, #20]
 80004d2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80004d6:	68fb      	ldr	r3, [r7, #12]
 80004d8:	43db      	mvns	r3, r3
 80004da:	401a      	ands	r2, r3
 80004dc:	697b      	ldr	r3, [r7, #20]
 80004de:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	69db      	ldr	r3, [r3, #28]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d123      	bne.n	8000532 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80004ea:	697b      	ldr	r3, [r7, #20]
 80004ec:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	43db      	mvns	r3, r3
 80004f4:	401a      	ands	r2, r3
 80004f6:	697b      	ldr	r3, [r7, #20]
 80004f8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80004fc:	683b      	ldr	r3, [r7, #0]
 80004fe:	68db      	ldr	r3, [r3, #12]
 8000500:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000502:	683b      	ldr	r3, [r7, #0]
 8000504:	685b      	ldr	r3, [r3, #4]
 8000506:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000508:	683a      	ldr	r2, [r7, #0]
 800050a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800050c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800050e:	697b      	ldr	r3, [r7, #20]
 8000510:	3248      	adds	r2, #72	; 0x48
 8000512:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	689b      	ldr	r3, [r3, #8]
 800051a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800051c:	683b      	ldr	r3, [r7, #0]
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000522:	683b      	ldr	r3, [r7, #0]
 8000524:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000526:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000528:	6979      	ldr	r1, [r7, #20]
 800052a:	3348      	adds	r3, #72	; 0x48
 800052c:	00db      	lsls	r3, r3, #3
 800052e:	440b      	add	r3, r1
 8000530:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000532:	683b      	ldr	r3, [r7, #0]
 8000534:	69db      	ldr	r3, [r3, #28]
 8000536:	2b01      	cmp	r3, #1
 8000538:	d122      	bne.n	8000580 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800053a:	697b      	ldr	r3, [r7, #20]
 800053c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8000540:	68fb      	ldr	r3, [r7, #12]
 8000542:	431a      	orrs	r2, r3
 8000544:	697b      	ldr	r3, [r7, #20]
 8000546:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800054a:	683b      	ldr	r3, [r7, #0]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000556:	683a      	ldr	r2, [r7, #0]
 8000558:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800055a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800055c:	697b      	ldr	r3, [r7, #20]
 800055e:	3248      	adds	r2, #72	; 0x48
 8000560:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000564:	683b      	ldr	r3, [r7, #0]
 8000566:	689b      	ldr	r3, [r3, #8]
 8000568:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800056a:	683b      	ldr	r3, [r7, #0]
 800056c:	68db      	ldr	r3, [r3, #12]
 800056e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000570:	683b      	ldr	r3, [r7, #0]
 8000572:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000574:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000576:	6979      	ldr	r1, [r7, #20]
 8000578:	3348      	adds	r3, #72	; 0x48
 800057a:	00db      	lsls	r3, r3, #3
 800057c:	440b      	add	r3, r1
 800057e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000580:	683b      	ldr	r3, [r7, #0]
 8000582:	699b      	ldr	r3, [r3, #24]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d109      	bne.n	800059c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800058e:	68fb      	ldr	r3, [r7, #12]
 8000590:	43db      	mvns	r3, r3
 8000592:	401a      	ands	r2, r3
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800059a:	e007      	b.n	80005ac <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800059c:	697b      	ldr	r3, [r7, #20]
 800059e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	431a      	orrs	r2, r3
 80005a6:	697b      	ldr	r3, [r7, #20]
 80005a8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	691b      	ldr	r3, [r3, #16]
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d109      	bne.n	80005c8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80005b4:	697b      	ldr	r3, [r7, #20]
 80005b6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	43db      	mvns	r3, r3
 80005be:	401a      	ands	r2, r3
 80005c0:	697b      	ldr	r3, [r7, #20]
 80005c2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80005c6:	e007      	b.n	80005d8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80005c8:	697b      	ldr	r3, [r7, #20]
 80005ca:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	431a      	orrs	r2, r3
 80005d2:	697b      	ldr	r3, [r7, #20]
 80005d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80005d8:	683b      	ldr	r3, [r7, #0]
 80005da:	6a1b      	ldr	r3, [r3, #32]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d107      	bne.n	80005f0 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80005e0:	697b      	ldr	r3, [r7, #20]
 80005e2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	431a      	orrs	r2, r3
 80005ea:	697b      	ldr	r3, [r7, #20]
 80005ec:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80005f0:	697b      	ldr	r3, [r7, #20]
 80005f2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80005f6:	f023 0201 	bic.w	r2, r3, #1
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8000600:	2300      	movs	r3, #0
 8000602:	e006      	b.n	8000612 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000608:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000610:	2301      	movs	r3, #1
  }
}
 8000612:	4618      	mov	r0, r3
 8000614:	371c      	adds	r7, #28
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr

0800061e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800061e:	b580      	push	{r7, lr}
 8000620:	b084      	sub	sp, #16
 8000622:	af00      	add	r7, sp, #0
 8000624:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	f893 3020 	ldrb.w	r3, [r3, #32]
 800062c:	b2db      	uxtb	r3, r3
 800062e:	2b01      	cmp	r3, #1
 8000630:	d12e      	bne.n	8000690 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2202      	movs	r2, #2
 8000636:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	681a      	ldr	r2, [r3, #0]
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	f022 0201 	bic.w	r2, r2, #1
 8000648:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800064a:	f7ff fe17 	bl	800027c <HAL_GetTick>
 800064e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000650:	e012      	b.n	8000678 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000652:	f7ff fe13 	bl	800027c <HAL_GetTick>
 8000656:	4602      	mov	r2, r0
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	1ad3      	subs	r3, r2, r3
 800065c:	2b0a      	cmp	r3, #10
 800065e:	d90b      	bls.n	8000678 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000664:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2205      	movs	r2, #5
 8000670:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000674:	2301      	movs	r3, #1
 8000676:	e012      	b.n	800069e <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	685b      	ldr	r3, [r3, #4]
 800067e:	f003 0301 	and.w	r3, r3, #1
 8000682:	2b00      	cmp	r3, #0
 8000684:	d1e5      	bne.n	8000652 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	2200      	movs	r2, #0
 800068a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800068c:	2300      	movs	r3, #0
 800068e:	e006      	b.n	800069e <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000694:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800069c:	2301      	movs	r3, #1
  }
}
 800069e:	4618      	mov	r0, r3
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}

080006a6 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80006a6:	b480      	push	{r7}
 80006a8:	b087      	sub	sp, #28
 80006aa:	af00      	add	r7, sp, #0
 80006ac:	60f8      	str	r0, [r7, #12]
 80006ae:	60b9      	str	r1, [r7, #8]
 80006b0:	607a      	str	r2, [r7, #4]
 80006b2:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80006b4:	68fb      	ldr	r3, [r7, #12]
 80006b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80006ba:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80006bc:	7dfb      	ldrb	r3, [r7, #23]
 80006be:	2b01      	cmp	r3, #1
 80006c0:	d003      	beq.n	80006ca <HAL_CAN_GetRxMessage+0x24>
 80006c2:	7dfb      	ldrb	r3, [r7, #23]
 80006c4:	2b02      	cmp	r3, #2
 80006c6:	f040 80f4 	bne.w	80008b2 <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	d10e      	bne.n	80006ee <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	68db      	ldr	r3, [r3, #12]
 80006d6:	f003 0303 	and.w	r3, r3, #3
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d116      	bne.n	800070c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006e2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80006ea:	2301      	movs	r3, #1
 80006ec:	e0e8      	b.n	80008c0 <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80006ee:	68fb      	ldr	r3, [r7, #12]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	691b      	ldr	r3, [r3, #16]
 80006f4:	f003 0303 	and.w	r3, r3, #3
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d107      	bne.n	800070c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000700:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000708:	2301      	movs	r3, #1
 800070a:	e0d9      	b.n	80008c0 <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	68bb      	ldr	r3, [r7, #8]
 8000712:	331b      	adds	r3, #27
 8000714:	011b      	lsls	r3, r3, #4
 8000716:	4413      	add	r3, r2
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0204 	and.w	r2, r3, #4
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	689b      	ldr	r3, [r3, #8]
 8000726:	2b00      	cmp	r3, #0
 8000728:	d10c      	bne.n	8000744 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	681a      	ldr	r2, [r3, #0]
 800072e:	68bb      	ldr	r3, [r7, #8]
 8000730:	331b      	adds	r3, #27
 8000732:	011b      	lsls	r3, r3, #4
 8000734:	4413      	add	r3, r2
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	0d5b      	lsrs	r3, r3, #21
 800073a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	601a      	str	r2, [r3, #0]
 8000742:	e00b      	b.n	800075c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	681a      	ldr	r2, [r3, #0]
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	331b      	adds	r3, #27
 800074c:	011b      	lsls	r3, r3, #4
 800074e:	4413      	add	r3, r2
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	08db      	lsrs	r3, r3, #3
 8000754:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 800075c:	68fb      	ldr	r3, [r7, #12]
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	331b      	adds	r3, #27
 8000764:	011b      	lsls	r3, r3, #4
 8000766:	4413      	add	r3, r2
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	085b      	lsrs	r3, r3, #1
 800076c:	f003 0201 	and.w	r2, r3, #1
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	681a      	ldr	r2, [r3, #0]
 8000778:	68bb      	ldr	r3, [r7, #8]
 800077a:	331b      	adds	r3, #27
 800077c:	011b      	lsls	r3, r3, #4
 800077e:	4413      	add	r3, r2
 8000780:	3304      	adds	r3, #4
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	f003 020f 	and.w	r2, r3, #15
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	681a      	ldr	r2, [r3, #0]
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	331b      	adds	r3, #27
 8000794:	011b      	lsls	r3, r3, #4
 8000796:	4413      	add	r3, r2
 8000798:	3304      	adds	r3, #4
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	0a1b      	lsrs	r3, r3, #8
 800079e:	b2da      	uxtb	r2, r3
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	681a      	ldr	r2, [r3, #0]
 80007a8:	68bb      	ldr	r3, [r7, #8]
 80007aa:	331b      	adds	r3, #27
 80007ac:	011b      	lsls	r3, r3, #4
 80007ae:	4413      	add	r3, r2
 80007b0:	3304      	adds	r3, #4
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	0c1b      	lsrs	r3, r3, #16
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	011b      	lsls	r3, r3, #4
 80007c4:	4413      	add	r3, r2
 80007c6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	b2da      	uxtb	r2, r3
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	681a      	ldr	r2, [r3, #0]
 80007d6:	68bb      	ldr	r3, [r7, #8]
 80007d8:	011b      	lsls	r3, r3, #4
 80007da:	4413      	add	r3, r2
 80007dc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	0a1a      	lsrs	r2, r3, #8
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	3301      	adds	r3, #1
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	681a      	ldr	r2, [r3, #0]
 80007f0:	68bb      	ldr	r3, [r7, #8]
 80007f2:	011b      	lsls	r3, r3, #4
 80007f4:	4413      	add	r3, r2
 80007f6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	0c1a      	lsrs	r2, r3, #16
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	3302      	adds	r3, #2
 8000802:	b2d2      	uxtb	r2, r2
 8000804:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	681a      	ldr	r2, [r3, #0]
 800080a:	68bb      	ldr	r3, [r7, #8]
 800080c:	011b      	lsls	r3, r3, #4
 800080e:	4413      	add	r3, r2
 8000810:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	0e1a      	lsrs	r2, r3, #24
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	3303      	adds	r3, #3
 800081c:	b2d2      	uxtb	r2, r2
 800081e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	011b      	lsls	r3, r3, #4
 8000828:	4413      	add	r3, r2
 800082a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800082e:	681a      	ldr	r2, [r3, #0]
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	3304      	adds	r3, #4
 8000834:	b2d2      	uxtb	r2, r2
 8000836:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	681a      	ldr	r2, [r3, #0]
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	011b      	lsls	r3, r3, #4
 8000840:	4413      	add	r3, r2
 8000842:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	0a1a      	lsrs	r2, r3, #8
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	3305      	adds	r3, #5
 800084e:	b2d2      	uxtb	r2, r2
 8000850:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	681a      	ldr	r2, [r3, #0]
 8000856:	68bb      	ldr	r3, [r7, #8]
 8000858:	011b      	lsls	r3, r3, #4
 800085a:	4413      	add	r3, r2
 800085c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	0c1a      	lsrs	r2, r3, #16
 8000864:	683b      	ldr	r3, [r7, #0]
 8000866:	3306      	adds	r3, #6
 8000868:	b2d2      	uxtb	r2, r2
 800086a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	681a      	ldr	r2, [r3, #0]
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	011b      	lsls	r3, r3, #4
 8000874:	4413      	add	r3, r2
 8000876:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	0e1a      	lsrs	r2, r3, #24
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	3307      	adds	r3, #7
 8000882:	b2d2      	uxtb	r2, r2
 8000884:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d108      	bne.n	800089e <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	68da      	ldr	r2, [r3, #12]
 8000892:	68fb      	ldr	r3, [r7, #12]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	f042 0220 	orr.w	r2, r2, #32
 800089a:	60da      	str	r2, [r3, #12]
 800089c:	e007      	b.n	80008ae <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	691a      	ldr	r2, [r3, #16]
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	f042 0220 	orr.w	r2, r2, #32
 80008ac:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80008ae:	2300      	movs	r3, #0
 80008b0:	e006      	b.n	80008c0 <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008b6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80008be:	2301      	movs	r3, #1
  }
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	371c      	adds	r7, #28
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr

080008cc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b085      	sub	sp, #20
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008dc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80008de:	7bfb      	ldrb	r3, [r7, #15]
 80008e0:	2b01      	cmp	r3, #1
 80008e2:	d002      	beq.n	80008ea <HAL_CAN_ActivateNotification+0x1e>
 80008e4:	7bfb      	ldrb	r3, [r7, #15]
 80008e6:	2b02      	cmp	r3, #2
 80008e8:	d109      	bne.n	80008fe <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	6959      	ldr	r1, [r3, #20]
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	683a      	ldr	r2, [r7, #0]
 80008f6:	430a      	orrs	r2, r1
 80008f8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80008fa:	2300      	movs	r3, #0
 80008fc:	e006      	b.n	800090c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000902:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800090a:	2301      	movs	r3, #1
  }
}
 800090c:	4618      	mov	r0, r3
 800090e:	3714      	adds	r7, #20
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr

08000918 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	; 0x28
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000920:	2300      	movs	r3, #0
 8000922:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	695b      	ldr	r3, [r3, #20]
 800092a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	685b      	ldr	r3, [r3, #4]
 8000932:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	689b      	ldr	r3, [r3, #8]
 800093a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	68db      	ldr	r3, [r3, #12]
 8000942:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	691b      	ldr	r3, [r3, #16]
 800094a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	699b      	ldr	r3, [r3, #24]
 8000952:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000954:	6a3b      	ldr	r3, [r7, #32]
 8000956:	f003 0301 	and.w	r3, r3, #1
 800095a:	2b00      	cmp	r3, #0
 800095c:	d07c      	beq.n	8000a58 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800095e:	69bb      	ldr	r3, [r7, #24]
 8000960:	f003 0301 	and.w	r3, r3, #1
 8000964:	2b00      	cmp	r3, #0
 8000966:	d023      	beq.n	80009b0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2201      	movs	r2, #1
 800096e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000970:	69bb      	ldr	r3, [r7, #24]
 8000972:	f003 0302 	and.w	r3, r3, #2
 8000976:	2b00      	cmp	r3, #0
 8000978:	d003      	beq.n	8000982 <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800097a:	6878      	ldr	r0, [r7, #4]
 800097c:	f000 f97d 	bl	8000c7a <HAL_CAN_TxMailbox0CompleteCallback>
 8000980:	e016      	b.n	80009b0 <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000982:	69bb      	ldr	r3, [r7, #24]
 8000984:	f003 0304 	and.w	r3, r3, #4
 8000988:	2b00      	cmp	r3, #0
 800098a:	d004      	beq.n	8000996 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800098c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800098e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000992:	627b      	str	r3, [r7, #36]	; 0x24
 8000994:	e00c      	b.n	80009b0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000996:	69bb      	ldr	r3, [r7, #24]
 8000998:	f003 0308 	and.w	r3, r3, #8
 800099c:	2b00      	cmp	r3, #0
 800099e:	d004      	beq.n	80009aa <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80009a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80009a6:	627b      	str	r3, [r7, #36]	; 0x24
 80009a8:	e002      	b.n	80009b0 <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80009aa:	6878      	ldr	r0, [r7, #4]
 80009ac:	f000 f983 	bl	8000cb6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80009b0:	69bb      	ldr	r3, [r7, #24]
 80009b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d024      	beq.n	8000a04 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009c2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80009c4:	69bb      	ldr	r3, [r7, #24]
 80009c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d003      	beq.n	80009d6 <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80009ce:	6878      	ldr	r0, [r7, #4]
 80009d0:	f000 f95d 	bl	8000c8e <HAL_CAN_TxMailbox1CompleteCallback>
 80009d4:	e016      	b.n	8000a04 <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80009d6:	69bb      	ldr	r3, [r7, #24]
 80009d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d004      	beq.n	80009ea <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80009e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80009e6:	627b      	str	r3, [r7, #36]	; 0x24
 80009e8:	e00c      	b.n	8000a04 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80009ea:	69bb      	ldr	r3, [r7, #24]
 80009ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d004      	beq.n	80009fe <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80009f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009fa:	627b      	str	r3, [r7, #36]	; 0x24
 80009fc:	e002      	b.n	8000a04 <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f000 f963 	bl	8000cca <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000a04:	69bb      	ldr	r3, [r7, #24]
 8000a06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d024      	beq.n	8000a58 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000a16:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000a18:	69bb      	ldr	r3, [r7, #24]
 8000a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d003      	beq.n	8000a2a <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000a22:	6878      	ldr	r0, [r7, #4]
 8000a24:	f000 f93d 	bl	8000ca2 <HAL_CAN_TxMailbox2CompleteCallback>
 8000a28:	e016      	b.n	8000a58 <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000a2a:	69bb      	ldr	r3, [r7, #24]
 8000a2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d004      	beq.n	8000a3e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a3a:	627b      	str	r3, [r7, #36]	; 0x24
 8000a3c:	e00c      	b.n	8000a58 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000a3e:	69bb      	ldr	r3, [r7, #24]
 8000a40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d004      	beq.n	8000a52 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000a4e:	627b      	str	r3, [r7, #36]	; 0x24
 8000a50:	e002      	b.n	8000a58 <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000a52:	6878      	ldr	r0, [r7, #4]
 8000a54:	f000 f943 	bl	8000cde <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000a58:	6a3b      	ldr	r3, [r7, #32]
 8000a5a:	f003 0308 	and.w	r3, r3, #8
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d00c      	beq.n	8000a7c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000a62:	697b      	ldr	r3, [r7, #20]
 8000a64:	f003 0310 	and.w	r3, r3, #16
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d007      	beq.n	8000a7c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a72:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2210      	movs	r2, #16
 8000a7a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000a7c:	6a3b      	ldr	r3, [r7, #32]
 8000a7e:	f003 0304 	and.w	r3, r3, #4
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d00b      	beq.n	8000a9e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000a86:	697b      	ldr	r3, [r7, #20]
 8000a88:	f003 0308 	and.w	r3, r3, #8
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d006      	beq.n	8000a9e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2208      	movs	r2, #8
 8000a96:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f000 f92a 	bl	8000cf2 <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000a9e:	6a3b      	ldr	r3, [r7, #32]
 8000aa0:	f003 0302 	and.w	r3, r3, #2
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d009      	beq.n	8000abc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	68db      	ldr	r3, [r3, #12]
 8000aae:	f003 0303 	and.w	r3, r3, #3
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d002      	beq.n	8000abc <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000ab6:	6878      	ldr	r0, [r7, #4]
 8000ab8:	f002 fdca 	bl	8003650 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000abc:	6a3b      	ldr	r3, [r7, #32]
 8000abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d00c      	beq.n	8000ae0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	f003 0310 	and.w	r3, r3, #16
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d007      	beq.n	8000ae0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000ad6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2210      	movs	r2, #16
 8000ade:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000ae0:	6a3b      	ldr	r3, [r7, #32]
 8000ae2:	f003 0320 	and.w	r3, r3, #32
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d00b      	beq.n	8000b02 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	f003 0308 	and.w	r3, r3, #8
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d006      	beq.n	8000b02 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2208      	movs	r2, #8
 8000afa:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000afc:	6878      	ldr	r0, [r7, #4]
 8000afe:	f000 f90c 	bl	8000d1a <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000b02:	6a3b      	ldr	r3, [r7, #32]
 8000b04:	f003 0310 	and.w	r3, r3, #16
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d009      	beq.n	8000b20 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	691b      	ldr	r3, [r3, #16]
 8000b12:	f003 0303 	and.w	r3, r3, #3
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d002      	beq.n	8000b20 <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000b1a:	6878      	ldr	r0, [r7, #4]
 8000b1c:	f000 f8f3 	bl	8000d06 <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000b20:	6a3b      	ldr	r3, [r7, #32]
 8000b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d00b      	beq.n	8000b42 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000b2a:	69fb      	ldr	r3, [r7, #28]
 8000b2c:	f003 0310 	and.w	r3, r3, #16
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d006      	beq.n	8000b42 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2210      	movs	r2, #16
 8000b3a:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f000 f8f6 	bl	8000d2e <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000b42:	6a3b      	ldr	r3, [r7, #32]
 8000b44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d00b      	beq.n	8000b64 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000b4c:	69fb      	ldr	r3, [r7, #28]
 8000b4e:	f003 0308 	and.w	r3, r3, #8
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d006      	beq.n	8000b64 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2208      	movs	r2, #8
 8000b5c:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000b5e:	6878      	ldr	r0, [r7, #4]
 8000b60:	f000 f8ef 	bl	8000d42 <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000b64:	6a3b      	ldr	r3, [r7, #32]
 8000b66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d075      	beq.n	8000c5a <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000b6e:	69fb      	ldr	r3, [r7, #28]
 8000b70:	f003 0304 	and.w	r3, r3, #4
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d06c      	beq.n	8000c52 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000b78:	6a3b      	ldr	r3, [r7, #32]
 8000b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d008      	beq.n	8000b94 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d003      	beq.n	8000b94 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8000b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b8e:	f043 0301 	orr.w	r3, r3, #1
 8000b92:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000b94:	6a3b      	ldr	r3, [r7, #32]
 8000b96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d008      	beq.n	8000bb0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d003      	beq.n	8000bb0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8000ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000baa:	f043 0302 	orr.w	r3, r3, #2
 8000bae:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000bb0:	6a3b      	ldr	r3, [r7, #32]
 8000bb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d008      	beq.n	8000bcc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d003      	beq.n	8000bcc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8000bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bc6:	f043 0304 	orr.w	r3, r3, #4
 8000bca:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000bcc:	6a3b      	ldr	r3, [r7, #32]
 8000bce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d03d      	beq.n	8000c52 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d038      	beq.n	8000c52 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8000be6:	2b30      	cmp	r3, #48	; 0x30
 8000be8:	d017      	beq.n	8000c1a <HAL_CAN_IRQHandler+0x302>
 8000bea:	2b30      	cmp	r3, #48	; 0x30
 8000bec:	d804      	bhi.n	8000bf8 <HAL_CAN_IRQHandler+0x2e0>
 8000bee:	2b10      	cmp	r3, #16
 8000bf0:	d009      	beq.n	8000c06 <HAL_CAN_IRQHandler+0x2ee>
 8000bf2:	2b20      	cmp	r3, #32
 8000bf4:	d00c      	beq.n	8000c10 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8000bf6:	e024      	b.n	8000c42 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8000bf8:	2b50      	cmp	r3, #80	; 0x50
 8000bfa:	d018      	beq.n	8000c2e <HAL_CAN_IRQHandler+0x316>
 8000bfc:	2b60      	cmp	r3, #96	; 0x60
 8000bfe:	d01b      	beq.n	8000c38 <HAL_CAN_IRQHandler+0x320>
 8000c00:	2b40      	cmp	r3, #64	; 0x40
 8000c02:	d00f      	beq.n	8000c24 <HAL_CAN_IRQHandler+0x30c>
            break;
 8000c04:	e01d      	b.n	8000c42 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8000c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c08:	f043 0308 	orr.w	r3, r3, #8
 8000c0c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000c0e:	e018      	b.n	8000c42 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c12:	f043 0310 	orr.w	r3, r3, #16
 8000c16:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000c18:	e013      	b.n	8000c42 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c1c:	f043 0320 	orr.w	r3, r3, #32
 8000c20:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000c22:	e00e      	b.n	8000c42 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8000c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c2a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000c2c:	e009      	b.n	8000c42 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8000c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c34:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000c36:	e004      	b.n	8000c42 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c3e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8000c40:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	699a      	ldr	r2, [r3, #24]
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000c50:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	2204      	movs	r2, #4
 8000c58:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d008      	beq.n	8000c72 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c66:	431a      	orrs	r2, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8000c6c:	6878      	ldr	r0, [r7, #4]
 8000c6e:	f000 f872 	bl	8000d56 <HAL_CAN_ErrorCallback>
  }
}
 8000c72:	bf00      	nop
 8000c74:	3728      	adds	r7, #40	; 0x28
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000c7a:	b480      	push	{r7}
 8000c7c:	b083      	sub	sp, #12
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8000c82:	bf00      	nop
 8000c84:	370c      	adds	r7, #12
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr

08000c8e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000c8e:	b480      	push	{r7}
 8000c90:	b083      	sub	sp, #12
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr

08000ca2 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8000ca2:	b480      	push	{r7}
 8000ca4:	b083      	sub	sp, #12
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8000caa:	bf00      	nop
 8000cac:	370c      	adds	r7, #12
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr

08000cb6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	b083      	sub	sp, #12
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8000cbe:	bf00      	nop
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr

08000cca <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	b083      	sub	sp, #12
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8000cd2:	bf00      	nop
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	b083      	sub	sp, #12
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8000ce6:	bf00      	nop
 8000ce8:	370c      	adds	r7, #12
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr

08000cf2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	b083      	sub	sp, #12
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8000cfa:	bf00      	nop
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr

08000d06 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000d06:	b480      	push	{r7}
 8000d08:	b083      	sub	sp, #12
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8000d0e:	bf00      	nop
 8000d10:	370c      	adds	r7, #12
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	b083      	sub	sp, #12
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8000d22:	bf00      	nop
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8000d2e:	b480      	push	{r7}
 8000d30:	b083      	sub	sp, #12
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8000d36:	bf00      	nop
 8000d38:	370c      	adds	r7, #12
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr

08000d42 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8000d42:	b480      	push	{r7}
 8000d44:	b083      	sub	sp, #12
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8000d4a:	bf00      	nop
 8000d4c:	370c      	adds	r7, #12
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d54:	4770      	bx	lr

08000d56 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8000d56:	b480      	push	{r7}
 8000d58:	b083      	sub	sp, #12
 8000d5a:	af00      	add	r7, sp, #0
 8000d5c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
	...

08000d6c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	f003 0307 	and.w	r3, r3, #7
 8000d7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d7c:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <NVIC_SetPriorityGrouping+0x44>)
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d82:	68ba      	ldr	r2, [r7, #8]
 8000d84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d88:	4013      	ands	r3, r2
 8000d8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d9e:	4a04      	ldr	r2, [pc, #16]	; (8000db0 <NVIC_SetPriorityGrouping+0x44>)
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	60d3      	str	r3, [r2, #12]
}
 8000da4:	bf00      	nop
 8000da6:	3714      	adds	r7, #20
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr
 8000db0:	e000ed00 	.word	0xe000ed00

08000db4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000db8:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <NVIC_GetPriorityGrouping+0x18>)
 8000dba:	68db      	ldr	r3, [r3, #12]
 8000dbc:	0a1b      	lsrs	r3, r3, #8
 8000dbe:	f003 0307 	and.w	r3, r3, #7
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000dda:	79fb      	ldrb	r3, [r7, #7]
 8000ddc:	f003 021f 	and.w	r2, r3, #31
 8000de0:	4907      	ldr	r1, [pc, #28]	; (8000e00 <NVIC_EnableIRQ+0x30>)
 8000de2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de6:	095b      	lsrs	r3, r3, #5
 8000de8:	2001      	movs	r0, #1
 8000dea:	fa00 f202 	lsl.w	r2, r0, r2
 8000dee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000df2:	bf00      	nop
 8000df4:	370c      	adds	r7, #12
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	e000e100 	.word	0xe000e100

08000e04 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	6039      	str	r1, [r7, #0]
 8000e0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000e10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	da0b      	bge.n	8000e30 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	b2da      	uxtb	r2, r3
 8000e1c:	490c      	ldr	r1, [pc, #48]	; (8000e50 <NVIC_SetPriority+0x4c>)
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	f003 030f 	and.w	r3, r3, #15
 8000e24:	3b04      	subs	r3, #4
 8000e26:	0112      	lsls	r2, r2, #4
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	440b      	add	r3, r1
 8000e2c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e2e:	e009      	b.n	8000e44 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	b2da      	uxtb	r2, r3
 8000e34:	4907      	ldr	r1, [pc, #28]	; (8000e54 <NVIC_SetPriority+0x50>)
 8000e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3a:	0112      	lsls	r2, r2, #4
 8000e3c:	b2d2      	uxtb	r2, r2
 8000e3e:	440b      	add	r3, r1
 8000e40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e44:	bf00      	nop
 8000e46:	370c      	adds	r7, #12
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4e:	4770      	bx	lr
 8000e50:	e000ed00 	.word	0xe000ed00
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b089      	sub	sp, #36	; 0x24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	60b9      	str	r1, [r7, #8]
 8000e62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	f003 0307 	and.w	r3, r3, #7
 8000e6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	f1c3 0307 	rsb	r3, r3, #7
 8000e72:	2b04      	cmp	r3, #4
 8000e74:	bf28      	it	cs
 8000e76:	2304      	movcs	r3, #4
 8000e78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e7a:	69fb      	ldr	r3, [r7, #28]
 8000e7c:	3304      	adds	r3, #4
 8000e7e:	2b06      	cmp	r3, #6
 8000e80:	d902      	bls.n	8000e88 <NVIC_EncodePriority+0x30>
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	3b03      	subs	r3, #3
 8000e86:	e000      	b.n	8000e8a <NVIC_EncodePriority+0x32>
 8000e88:	2300      	movs	r3, #0
 8000e8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e90:	69bb      	ldr	r3, [r7, #24]
 8000e92:	fa02 f303 	lsl.w	r3, r2, r3
 8000e96:	43da      	mvns	r2, r3
 8000e98:	68bb      	ldr	r3, [r7, #8]
 8000e9a:	401a      	ands	r2, r3
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ea0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eaa:	43d9      	mvns	r1, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eb0:	4313      	orrs	r3, r2
         );
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3724      	adds	r7, #36	; 0x24
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
	...

08000ec0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	3b01      	subs	r3, #1
 8000ecc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ed0:	d301      	bcc.n	8000ed6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ed2:	2301      	movs	r3, #1
 8000ed4:	e00f      	b.n	8000ef6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ed6:	4a0a      	ldr	r2, [pc, #40]	; (8000f00 <SysTick_Config+0x40>)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ede:	210f      	movs	r1, #15
 8000ee0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ee4:	f7ff ff8e 	bl	8000e04 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ee8:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <SysTick_Config+0x40>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eee:	4b04      	ldr	r3, [pc, #16]	; (8000f00 <SysTick_Config+0x40>)
 8000ef0:	2207      	movs	r2, #7
 8000ef2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ef4:	2300      	movs	r3, #0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	e000e010 	.word	0xe000e010

08000f04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	f7ff ff2d 	bl	8000d6c <NVIC_SetPriorityGrouping>
}
 8000f12:	bf00      	nop
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b086      	sub	sp, #24
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	4603      	mov	r3, r0
 8000f22:	60b9      	str	r1, [r7, #8]
 8000f24:	607a      	str	r2, [r7, #4]
 8000f26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f2c:	f7ff ff42 	bl	8000db4 <NVIC_GetPriorityGrouping>
 8000f30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	68b9      	ldr	r1, [r7, #8]
 8000f36:	6978      	ldr	r0, [r7, #20]
 8000f38:	f7ff ff8e 	bl	8000e58 <NVIC_EncodePriority>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f42:	4611      	mov	r1, r2
 8000f44:	4618      	mov	r0, r3
 8000f46:	f7ff ff5d 	bl	8000e04 <NVIC_SetPriority>
}
 8000f4a:	bf00      	nop
 8000f4c:	3718      	adds	r7, #24
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b082      	sub	sp, #8
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	4603      	mov	r3, r0
 8000f5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff ff35 	bl	8000dd0 <NVIC_EnableIRQ>
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f7ff ffa2 	bl	8000ec0 <SysTick_Config>
 8000f7c:	4603      	mov	r3, r0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b084      	sub	sp, #16
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d101      	bne.n	8000f9c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000f98:	2301      	movs	r3, #1
 8000f9a:	e037      	b.n	800100c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2202      	movs	r2, #2
 8000fa0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000fb2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000fb6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000fc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	68db      	ldr	r3, [r3, #12]
 8000fc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	695b      	ldr	r3, [r3, #20]
 8000fd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	69db      	ldr	r3, [r3, #28]
 8000fde:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000fe0:	68fa      	ldr	r2, [r7, #12]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	68fa      	ldr	r2, [r7, #12]
 8000fec:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f000 f8f2 	bl	80011d8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 800100a:	2300      	movs	r3, #0
}  
 800100c:	4618      	mov	r0, r3
 800100e:	3710      	adds	r7, #16
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800101c:	2300      	movs	r3, #0
 800101e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001026:	2b02      	cmp	r3, #2
 8001028:	d005      	beq.n	8001036 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2204      	movs	r2, #4
 800102e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001030:	2301      	movs	r3, #1
 8001032:	73fb      	strb	r3, [r7, #15]
 8001034:	e027      	b.n	8001086 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f022 020e 	bic.w	r2, r2, #14
 8001044:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f022 0201 	bic.w	r2, r2, #1
 8001054:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800105e:	2101      	movs	r1, #1
 8001060:	fa01 f202 	lsl.w	r2, r1, r2
 8001064:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	2201      	movs	r2, #1
 800106a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2200      	movs	r2, #0
 8001072:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800107a:	2b00      	cmp	r3, #0
 800107c:	d003      	beq.n	8001086 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	4798      	blx	r3
    } 
  }
  return status;
 8001086:	7bfb      	ldrb	r3, [r7, #15]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ac:	2204      	movs	r2, #4
 80010ae:	409a      	lsls	r2, r3
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	4013      	ands	r3, r2
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d024      	beq.n	8001102 <HAL_DMA_IRQHandler+0x72>
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	f003 0304 	and.w	r3, r3, #4
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d01f      	beq.n	8001102 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f003 0320 	and.w	r3, r3, #32
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d107      	bne.n	80010e0 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f022 0204 	bic.w	r2, r2, #4
 80010de:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010e8:	2104      	movs	r1, #4
 80010ea:	fa01 f202 	lsl.w	r2, r1, r2
 80010ee:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d06a      	beq.n	80011ce <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001100:	e065      	b.n	80011ce <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001106:	2202      	movs	r2, #2
 8001108:	409a      	lsls	r2, r3
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	4013      	ands	r3, r2
 800110e:	2b00      	cmp	r3, #0
 8001110:	d02c      	beq.n	800116c <HAL_DMA_IRQHandler+0xdc>
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	f003 0302 	and.w	r3, r3, #2
 8001118:	2b00      	cmp	r3, #0
 800111a:	d027      	beq.n	800116c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f003 0320 	and.w	r3, r3, #32
 8001126:	2b00      	cmp	r3, #0
 8001128:	d10b      	bne.n	8001142 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f022 020a 	bic.w	r2, r2, #10
 8001138:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2201      	movs	r2, #1
 800113e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800114a:	2102      	movs	r1, #2
 800114c:	fa01 f202 	lsl.w	r2, r1, r2
 8001150:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800115e:	2b00      	cmp	r3, #0
 8001160:	d035      	beq.n	80011ce <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800116a:	e030      	b.n	80011ce <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001170:	2208      	movs	r2, #8
 8001172:	409a      	lsls	r2, r3
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	4013      	ands	r3, r2
 8001178:	2b00      	cmp	r3, #0
 800117a:	d028      	beq.n	80011ce <HAL_DMA_IRQHandler+0x13e>
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	f003 0308 	and.w	r3, r3, #8
 8001182:	2b00      	cmp	r3, #0
 8001184:	d023      	beq.n	80011ce <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f022 020e 	bic.w	r2, r2, #14
 8001194:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800119e:	2101      	movs	r1, #1
 80011a0:	fa01 f202 	lsl.w	r2, r1, r2
 80011a4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2201      	movs	r2, #1
 80011aa:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2201      	movs	r2, #1
 80011b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2200      	movs	r2, #0
 80011b8:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d004      	beq.n	80011ce <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	4798      	blx	r3
    }
  }
}  
 80011cc:	e7ff      	b.n	80011ce <HAL_DMA_IRQHandler+0x13e>
 80011ce:	bf00      	nop
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
	...

080011d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <DMA_CalcBaseAndBitshift+0x34>)
 80011e8:	4413      	add	r3, r2
 80011ea:	4a09      	ldr	r2, [pc, #36]	; (8001210 <DMA_CalcBaseAndBitshift+0x38>)
 80011ec:	fba2 2303 	umull	r2, r3, r2, r3
 80011f0:	091b      	lsrs	r3, r3, #4
 80011f2:	009a      	lsls	r2, r3, #2
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	4a06      	ldr	r2, [pc, #24]	; (8001214 <DMA_CalcBaseAndBitshift+0x3c>)
 80011fc:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80011fe:	bf00      	nop
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr
 800120a:	bf00      	nop
 800120c:	bffdfff8 	.word	0xbffdfff8
 8001210:	cccccccd 	.word	0xcccccccd
 8001214:	40020000 	.word	0x40020000

08001218 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001218:	b480      	push	{r7}
 800121a:	b087      	sub	sp, #28
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001222:	2300      	movs	r3, #0
 8001224:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001226:	2300      	movs	r3, #0
 8001228:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800122a:	2300      	movs	r3, #0
 800122c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800122e:	e14e      	b.n	80014ce <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	2101      	movs	r1, #1
 8001236:	697b      	ldr	r3, [r7, #20]
 8001238:	fa01 f303 	lsl.w	r3, r1, r3
 800123c:	4013      	ands	r3, r2
 800123e:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	2b00      	cmp	r3, #0
 8001244:	f000 8140 	beq.w	80014c8 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001248:	683b      	ldr	r3, [r7, #0]
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	2b02      	cmp	r3, #2
 800124e:	d003      	beq.n	8001258 <HAL_GPIO_Init+0x40>
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	685b      	ldr	r3, [r3, #4]
 8001254:	2b12      	cmp	r3, #18
 8001256:	d123      	bne.n	80012a0 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	08da      	lsrs	r2, r3, #3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3208      	adds	r2, #8
 8001260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001264:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	f003 0307 	and.w	r3, r3, #7
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	220f      	movs	r2, #15
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	693a      	ldr	r2, [r7, #16]
 8001278:	4013      	ands	r3, r2
 800127a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	691a      	ldr	r2, [r3, #16]
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	f003 0307 	and.w	r3, r3, #7
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	693a      	ldr	r2, [r7, #16]
 800128e:	4313      	orrs	r3, r2
 8001290:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	08da      	lsrs	r2, r3, #3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	3208      	adds	r2, #8
 800129a:	6939      	ldr	r1, [r7, #16]
 800129c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	005b      	lsls	r3, r3, #1
 80012aa:	2203      	movs	r2, #3
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	43db      	mvns	r3, r3
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	4013      	ands	r3, r2
 80012b6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f003 0203 	and.w	r2, r3, #3
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	fa02 f303 	lsl.w	r3, r2, r3
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	4313      	orrs	r3, r2
 80012cc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	693a      	ldr	r2, [r7, #16]
 80012d2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d00b      	beq.n	80012f4 <HAL_GPIO_Init+0xdc>
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d007      	beq.n	80012f4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012e8:	2b11      	cmp	r3, #17
 80012ea:	d003      	beq.n	80012f4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	2b12      	cmp	r3, #18
 80012f2:	d130      	bne.n	8001356 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	2203      	movs	r2, #3
 8001300:	fa02 f303 	lsl.w	r3, r2, r3
 8001304:	43db      	mvns	r3, r3
 8001306:	693a      	ldr	r2, [r7, #16]
 8001308:	4013      	ands	r3, r2
 800130a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	68da      	ldr	r2, [r3, #12]
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	005b      	lsls	r3, r3, #1
 8001314:	fa02 f303 	lsl.w	r3, r2, r3
 8001318:	693a      	ldr	r2, [r7, #16]
 800131a:	4313      	orrs	r3, r2
 800131c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	693a      	ldr	r2, [r7, #16]
 8001322:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800132a:	2201      	movs	r2, #1
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	43db      	mvns	r3, r3
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	4013      	ands	r3, r2
 8001338:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	091b      	lsrs	r3, r3, #4
 8001340:	f003 0201 	and.w	r2, r3, #1
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	693a      	ldr	r2, [r7, #16]
 800134c:	4313      	orrs	r3, r2
 800134e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	693a      	ldr	r2, [r7, #16]
 8001354:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	68db      	ldr	r3, [r3, #12]
 800135a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	2203      	movs	r2, #3
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	43db      	mvns	r3, r3
 8001368:	693a      	ldr	r2, [r7, #16]
 800136a:	4013      	ands	r3, r2
 800136c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	689a      	ldr	r2, [r3, #8]
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	fa02 f303 	lsl.w	r3, r2, r3
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	4313      	orrs	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	693a      	ldr	r2, [r7, #16]
 8001384:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800138e:	2b00      	cmp	r3, #0
 8001390:	f000 809a 	beq.w	80014c8 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001394:	4b55      	ldr	r3, [pc, #340]	; (80014ec <HAL_GPIO_Init+0x2d4>)
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	4a54      	ldr	r2, [pc, #336]	; (80014ec <HAL_GPIO_Init+0x2d4>)
 800139a:	f043 0301 	orr.w	r3, r3, #1
 800139e:	6193      	str	r3, [r2, #24]
 80013a0:	4b52      	ldr	r3, [pc, #328]	; (80014ec <HAL_GPIO_Init+0x2d4>)
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	f003 0301 	and.w	r3, r3, #1
 80013a8:	60bb      	str	r3, [r7, #8]
 80013aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80013ac:	4a50      	ldr	r2, [pc, #320]	; (80014f0 <HAL_GPIO_Init+0x2d8>)
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	089b      	lsrs	r3, r3, #2
 80013b2:	3302      	adds	r3, #2
 80013b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013b8:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	f003 0303 	and.w	r3, r3, #3
 80013c0:	009b      	lsls	r3, r3, #2
 80013c2:	220f      	movs	r2, #15
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	43db      	mvns	r3, r3
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	4013      	ands	r3, r2
 80013ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80013d6:	d013      	beq.n	8001400 <HAL_GPIO_Init+0x1e8>
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	4a46      	ldr	r2, [pc, #280]	; (80014f4 <HAL_GPIO_Init+0x2dc>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	d00d      	beq.n	80013fc <HAL_GPIO_Init+0x1e4>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	4a45      	ldr	r2, [pc, #276]	; (80014f8 <HAL_GPIO_Init+0x2e0>)
 80013e4:	4293      	cmp	r3, r2
 80013e6:	d007      	beq.n	80013f8 <HAL_GPIO_Init+0x1e0>
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4a44      	ldr	r2, [pc, #272]	; (80014fc <HAL_GPIO_Init+0x2e4>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d101      	bne.n	80013f4 <HAL_GPIO_Init+0x1dc>
 80013f0:	2303      	movs	r3, #3
 80013f2:	e006      	b.n	8001402 <HAL_GPIO_Init+0x1ea>
 80013f4:	2305      	movs	r3, #5
 80013f6:	e004      	b.n	8001402 <HAL_GPIO_Init+0x1ea>
 80013f8:	2302      	movs	r3, #2
 80013fa:	e002      	b.n	8001402 <HAL_GPIO_Init+0x1ea>
 80013fc:	2301      	movs	r3, #1
 80013fe:	e000      	b.n	8001402 <HAL_GPIO_Init+0x1ea>
 8001400:	2300      	movs	r3, #0
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	f002 0203 	and.w	r2, r2, #3
 8001408:	0092      	lsls	r2, r2, #2
 800140a:	4093      	lsls	r3, r2
 800140c:	693a      	ldr	r2, [r7, #16]
 800140e:	4313      	orrs	r3, r2
 8001410:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001412:	4937      	ldr	r1, [pc, #220]	; (80014f0 <HAL_GPIO_Init+0x2d8>)
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	089b      	lsrs	r3, r3, #2
 8001418:	3302      	adds	r3, #2
 800141a:	693a      	ldr	r2, [r7, #16]
 800141c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001420:	4b37      	ldr	r3, [pc, #220]	; (8001500 <HAL_GPIO_Init+0x2e8>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	43db      	mvns	r3, r3
 800142a:	693a      	ldr	r2, [r7, #16]
 800142c:	4013      	ands	r3, r2
 800142e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001438:	2b00      	cmp	r3, #0
 800143a:	d003      	beq.n	8001444 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 800143c:	693a      	ldr	r2, [r7, #16]
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	4313      	orrs	r3, r2
 8001442:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001444:	4a2e      	ldr	r2, [pc, #184]	; (8001500 <HAL_GPIO_Init+0x2e8>)
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800144a:	4b2d      	ldr	r3, [pc, #180]	; (8001500 <HAL_GPIO_Init+0x2e8>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	43db      	mvns	r3, r3
 8001454:	693a      	ldr	r2, [r7, #16]
 8001456:	4013      	ands	r3, r2
 8001458:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001462:	2b00      	cmp	r3, #0
 8001464:	d003      	beq.n	800146e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001466:	693a      	ldr	r2, [r7, #16]
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	4313      	orrs	r3, r2
 800146c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800146e:	4a24      	ldr	r2, [pc, #144]	; (8001500 <HAL_GPIO_Init+0x2e8>)
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001474:	4b22      	ldr	r3, [pc, #136]	; (8001500 <HAL_GPIO_Init+0x2e8>)
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	43db      	mvns	r3, r3
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	4013      	ands	r3, r2
 8001482:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800148c:	2b00      	cmp	r3, #0
 800148e:	d003      	beq.n	8001498 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8001490:	693a      	ldr	r2, [r7, #16]
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	4313      	orrs	r3, r2
 8001496:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001498:	4a19      	ldr	r2, [pc, #100]	; (8001500 <HAL_GPIO_Init+0x2e8>)
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800149e:	4b18      	ldr	r3, [pc, #96]	; (8001500 <HAL_GPIO_Init+0x2e8>)
 80014a0:	68db      	ldr	r3, [r3, #12]
 80014a2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	43db      	mvns	r3, r3
 80014a8:	693a      	ldr	r2, [r7, #16]
 80014aa:	4013      	ands	r3, r2
 80014ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d003      	beq.n	80014c2 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	4313      	orrs	r3, r2
 80014c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80014c2:	4a0f      	ldr	r2, [pc, #60]	; (8001500 <HAL_GPIO_Init+0x2e8>)
 80014c4:	693b      	ldr	r3, [r7, #16]
 80014c6:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80014c8:	697b      	ldr	r3, [r7, #20]
 80014ca:	3301      	adds	r3, #1
 80014cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	681a      	ldr	r2, [r3, #0]
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	fa22 f303 	lsr.w	r3, r2, r3
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f47f aea9 	bne.w	8001230 <HAL_GPIO_Init+0x18>
  }
}
 80014de:	bf00      	nop
 80014e0:	371c      	adds	r7, #28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop
 80014ec:	40021000 	.word	0x40021000
 80014f0:	40010000 	.word	0x40010000
 80014f4:	48000400 	.word	0x48000400
 80014f8:	48000800 	.word	0x48000800
 80014fc:	48000c00 	.word	0x48000c00
 8001500:	40010400 	.word	0x40010400

08001504 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	807b      	strh	r3, [r7, #2]
 8001510:	4613      	mov	r3, r2
 8001512:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001514:	787b      	ldrb	r3, [r7, #1]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d003      	beq.n	8001522 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800151a:	887a      	ldrh	r2, [r7, #2]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001520:	e002      	b.n	8001528 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001522:	887a      	ldrh	r2, [r7, #2]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001528:	bf00      	nop
 800152a:	370c      	adds	r7, #12
 800152c:	46bd      	mov	sp, r7
 800152e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001532:	4770      	bx	lr

08001534 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800153a:	af00      	add	r7, sp, #0
 800153c:	1d3b      	adds	r3, r7, #4
 800153e:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001540:	1d3b      	adds	r3, r7, #4
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d102      	bne.n	800154e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	f000 beda 	b.w	8002302 <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800154e:	1d3b      	adds	r3, r7, #4
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	2b00      	cmp	r3, #0
 800155a:	f000 816e 	beq.w	800183a <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800155e:	4bb5      	ldr	r3, [pc, #724]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f003 030c 	and.w	r3, r3, #12
 8001566:	2b04      	cmp	r3, #4
 8001568:	d00c      	beq.n	8001584 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800156a:	4bb2      	ldr	r3, [pc, #712]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 030c 	and.w	r3, r3, #12
 8001572:	2b08      	cmp	r3, #8
 8001574:	d15a      	bne.n	800162c <HAL_RCC_OscConfig+0xf8>
 8001576:	4baf      	ldr	r3, [pc, #700]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800157e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001582:	d153      	bne.n	800162c <HAL_RCC_OscConfig+0xf8>
 8001584:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001588:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800158c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001590:	fa93 f3a3 	rbit	r3, r3
 8001594:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001598:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800159c:	fab3 f383 	clz	r3, r3
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	095b      	lsrs	r3, r3, #5
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	f043 0301 	orr.w	r3, r3, #1
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d102      	bne.n	80015b6 <HAL_RCC_OscConfig+0x82>
 80015b0:	4ba0      	ldr	r3, [pc, #640]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	e015      	b.n	80015e2 <HAL_RCC_OscConfig+0xae>
 80015b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015ba:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015be:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80015c2:	fa93 f3a3 	rbit	r3, r3
 80015c6:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80015ca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015ce:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80015d2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80015d6:	fa93 f3a3 	rbit	r3, r3
 80015da:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80015de:	4b95      	ldr	r3, [pc, #596]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 80015e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015e6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80015ea:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80015ee:	fa92 f2a2 	rbit	r2, r2
 80015f2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 80015f6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80015fa:	fab2 f282 	clz	r2, r2
 80015fe:	b252      	sxtb	r2, r2
 8001600:	f042 0220 	orr.w	r2, r2, #32
 8001604:	b252      	sxtb	r2, r2
 8001606:	b2d2      	uxtb	r2, r2
 8001608:	f002 021f 	and.w	r2, r2, #31
 800160c:	2101      	movs	r1, #1
 800160e:	fa01 f202 	lsl.w	r2, r1, r2
 8001612:	4013      	ands	r3, r2
 8001614:	2b00      	cmp	r3, #0
 8001616:	f000 810f 	beq.w	8001838 <HAL_RCC_OscConfig+0x304>
 800161a:	1d3b      	adds	r3, r7, #4
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	2b00      	cmp	r3, #0
 8001622:	f040 8109 	bne.w	8001838 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	f000 be6b 	b.w	8002302 <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001636:	d106      	bne.n	8001646 <HAL_RCC_OscConfig+0x112>
 8001638:	4b7e      	ldr	r3, [pc, #504]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a7d      	ldr	r2, [pc, #500]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 800163e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001642:	6013      	str	r3, [r2, #0]
 8001644:	e030      	b.n	80016a8 <HAL_RCC_OscConfig+0x174>
 8001646:	1d3b      	adds	r3, r7, #4
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d10c      	bne.n	800166a <HAL_RCC_OscConfig+0x136>
 8001650:	4b78      	ldr	r3, [pc, #480]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a77      	ldr	r2, [pc, #476]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800165a:	6013      	str	r3, [r2, #0]
 800165c:	4b75      	ldr	r3, [pc, #468]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a74      	ldr	r2, [pc, #464]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001662:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001666:	6013      	str	r3, [r2, #0]
 8001668:	e01e      	b.n	80016a8 <HAL_RCC_OscConfig+0x174>
 800166a:	1d3b      	adds	r3, r7, #4
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001674:	d10c      	bne.n	8001690 <HAL_RCC_OscConfig+0x15c>
 8001676:	4b6f      	ldr	r3, [pc, #444]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a6e      	ldr	r2, [pc, #440]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 800167c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001680:	6013      	str	r3, [r2, #0]
 8001682:	4b6c      	ldr	r3, [pc, #432]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a6b      	ldr	r2, [pc, #428]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001688:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800168c:	6013      	str	r3, [r2, #0]
 800168e:	e00b      	b.n	80016a8 <HAL_RCC_OscConfig+0x174>
 8001690:	4b68      	ldr	r3, [pc, #416]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a67      	ldr	r2, [pc, #412]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001696:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	4b65      	ldr	r3, [pc, #404]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4a64      	ldr	r2, [pc, #400]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 80016a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016a6:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80016a8:	4b62      	ldr	r3, [pc, #392]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 80016aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016ac:	f023 020f 	bic.w	r2, r3, #15
 80016b0:	1d3b      	adds	r3, r7, #4
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	495f      	ldr	r1, [pc, #380]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 80016b8:	4313      	orrs	r3, r2
 80016ba:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016bc:	1d3b      	adds	r3, r7, #4
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	685b      	ldr	r3, [r3, #4]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d05a      	beq.n	800177c <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c6:	f7fe fdd9 	bl	800027c <HAL_GetTick>
 80016ca:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ce:	e00a      	b.n	80016e6 <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016d0:	f7fe fdd4 	bl	800027c <HAL_GetTick>
 80016d4:	4602      	mov	r2, r0
 80016d6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80016da:	1ad3      	subs	r3, r2, r3
 80016dc:	2b64      	cmp	r3, #100	; 0x64
 80016de:	d902      	bls.n	80016e6 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 80016e0:	2303      	movs	r3, #3
 80016e2:	f000 be0e 	b.w	8002302 <HAL_RCC_OscConfig+0xdce>
 80016e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016ea:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ee:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80016f2:	fa93 f3a3 	rbit	r3, r3
 80016f6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 80016fa:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016fe:	fab3 f383 	clz	r3, r3
 8001702:	b2db      	uxtb	r3, r3
 8001704:	095b      	lsrs	r3, r3, #5
 8001706:	b2db      	uxtb	r3, r3
 8001708:	f043 0301 	orr.w	r3, r3, #1
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b01      	cmp	r3, #1
 8001710:	d102      	bne.n	8001718 <HAL_RCC_OscConfig+0x1e4>
 8001712:	4b48      	ldr	r3, [pc, #288]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	e015      	b.n	8001744 <HAL_RCC_OscConfig+0x210>
 8001718:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800171c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001720:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001724:	fa93 f3a3 	rbit	r3, r3
 8001728:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800172c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001730:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001734:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001738:	fa93 f3a3 	rbit	r3, r3
 800173c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001740:	4b3c      	ldr	r3, [pc, #240]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 8001742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001744:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001748:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800174c:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001750:	fa92 f2a2 	rbit	r2, r2
 8001754:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8001758:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800175c:	fab2 f282 	clz	r2, r2
 8001760:	b252      	sxtb	r2, r2
 8001762:	f042 0220 	orr.w	r2, r2, #32
 8001766:	b252      	sxtb	r2, r2
 8001768:	b2d2      	uxtb	r2, r2
 800176a:	f002 021f 	and.w	r2, r2, #31
 800176e:	2101      	movs	r1, #1
 8001770:	fa01 f202 	lsl.w	r2, r1, r2
 8001774:	4013      	ands	r3, r2
 8001776:	2b00      	cmp	r3, #0
 8001778:	d0aa      	beq.n	80016d0 <HAL_RCC_OscConfig+0x19c>
 800177a:	e05e      	b.n	800183a <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800177c:	f7fe fd7e 	bl	800027c <HAL_GetTick>
 8001780:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001784:	e00a      	b.n	800179c <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001786:	f7fe fd79 	bl	800027c <HAL_GetTick>
 800178a:	4602      	mov	r2, r0
 800178c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	2b64      	cmp	r3, #100	; 0x64
 8001794:	d902      	bls.n	800179c <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001796:	2303      	movs	r3, #3
 8001798:	f000 bdb3 	b.w	8002302 <HAL_RCC_OscConfig+0xdce>
 800179c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017a0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80017a8:	fa93 f3a3 	rbit	r3, r3
 80017ac:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 80017b0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017b4:	fab3 f383 	clz	r3, r3
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	095b      	lsrs	r3, r3, #5
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d102      	bne.n	80017ce <HAL_RCC_OscConfig+0x29a>
 80017c8:	4b1a      	ldr	r3, [pc, #104]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	e015      	b.n	80017fa <HAL_RCC_OscConfig+0x2c6>
 80017ce:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017d2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80017da:	fa93 f3a3 	rbit	r3, r3
 80017de:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80017e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017e6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80017ea:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80017ee:	fa93 f3a3 	rbit	r3, r3
 80017f2:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80017f6:	4b0f      	ldr	r3, [pc, #60]	; (8001834 <HAL_RCC_OscConfig+0x300>)
 80017f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017fe:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001802:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001806:	fa92 f2a2 	rbit	r2, r2
 800180a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 800180e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001812:	fab2 f282 	clz	r2, r2
 8001816:	b252      	sxtb	r2, r2
 8001818:	f042 0220 	orr.w	r2, r2, #32
 800181c:	b252      	sxtb	r2, r2
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	f002 021f 	and.w	r2, r2, #31
 8001824:	2101      	movs	r1, #1
 8001826:	fa01 f202 	lsl.w	r2, r1, r2
 800182a:	4013      	ands	r3, r2
 800182c:	2b00      	cmp	r3, #0
 800182e:	d1aa      	bne.n	8001786 <HAL_RCC_OscConfig+0x252>
 8001830:	e003      	b.n	800183a <HAL_RCC_OscConfig+0x306>
 8001832:	bf00      	nop
 8001834:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001838:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800183a:	1d3b      	adds	r3, r7, #4
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0302 	and.w	r3, r3, #2
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 8170 	beq.w	8001b2a <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800184a:	4bd0      	ldr	r3, [pc, #832]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f003 030c 	and.w	r3, r3, #12
 8001852:	2b00      	cmp	r3, #0
 8001854:	d00b      	beq.n	800186e <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001856:	4bcd      	ldr	r3, [pc, #820]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f003 030c 	and.w	r3, r3, #12
 800185e:	2b08      	cmp	r3, #8
 8001860:	d16d      	bne.n	800193e <HAL_RCC_OscConfig+0x40a>
 8001862:	4bca      	ldr	r3, [pc, #808]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d167      	bne.n	800193e <HAL_RCC_OscConfig+0x40a>
 800186e:	2302      	movs	r3, #2
 8001870:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001874:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001878:	fa93 f3a3 	rbit	r3, r3
 800187c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8001880:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001884:	fab3 f383 	clz	r3, r3
 8001888:	b2db      	uxtb	r3, r3
 800188a:	095b      	lsrs	r3, r3, #5
 800188c:	b2db      	uxtb	r3, r3
 800188e:	f043 0301 	orr.w	r3, r3, #1
 8001892:	b2db      	uxtb	r3, r3
 8001894:	2b01      	cmp	r3, #1
 8001896:	d102      	bne.n	800189e <HAL_RCC_OscConfig+0x36a>
 8001898:	4bbc      	ldr	r3, [pc, #752]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	e013      	b.n	80018c6 <HAL_RCC_OscConfig+0x392>
 800189e:	2302      	movs	r3, #2
 80018a0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80018a8:	fa93 f3a3 	rbit	r3, r3
 80018ac:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80018b0:	2302      	movs	r3, #2
 80018b2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80018b6:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80018ba:	fa93 f3a3 	rbit	r3, r3
 80018be:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80018c2:	4bb2      	ldr	r3, [pc, #712]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 80018c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c6:	2202      	movs	r2, #2
 80018c8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80018cc:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80018d0:	fa92 f2a2 	rbit	r2, r2
 80018d4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 80018d8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80018dc:	fab2 f282 	clz	r2, r2
 80018e0:	b252      	sxtb	r2, r2
 80018e2:	f042 0220 	orr.w	r2, r2, #32
 80018e6:	b252      	sxtb	r2, r2
 80018e8:	b2d2      	uxtb	r2, r2
 80018ea:	f002 021f 	and.w	r2, r2, #31
 80018ee:	2101      	movs	r1, #1
 80018f0:	fa01 f202 	lsl.w	r2, r1, r2
 80018f4:	4013      	ands	r3, r2
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d007      	beq.n	800190a <HAL_RCC_OscConfig+0x3d6>
 80018fa:	1d3b      	adds	r3, r7, #4
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	691b      	ldr	r3, [r3, #16]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d002      	beq.n	800190a <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	f000 bcfc 	b.w	8002302 <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800190a:	4ba0      	ldr	r3, [pc, #640]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001912:	1d3b      	adds	r3, r7, #4
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	6959      	ldr	r1, [r3, #20]
 8001918:	23f8      	movs	r3, #248	; 0xf8
 800191a:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800191e:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001922:	fa93 f3a3 	rbit	r3, r3
 8001926:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 800192a:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 800192e:	fab3 f383 	clz	r3, r3
 8001932:	fa01 f303 	lsl.w	r3, r1, r3
 8001936:	4995      	ldr	r1, [pc, #596]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 8001938:	4313      	orrs	r3, r2
 800193a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193c:	e0f5      	b.n	8001b2a <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	2b00      	cmp	r3, #0
 8001946:	f000 8085 	beq.w	8001a54 <HAL_RCC_OscConfig+0x520>
 800194a:	2301      	movs	r3, #1
 800194c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001950:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001954:	fa93 f3a3 	rbit	r3, r3
 8001958:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 800195c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001960:	fab3 f383 	clz	r3, r3
 8001964:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001968:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	461a      	mov	r2, r3
 8001970:	2301      	movs	r3, #1
 8001972:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001974:	f7fe fc82 	bl	800027c <HAL_GetTick>
 8001978:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800197c:	e00a      	b.n	8001994 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800197e:	f7fe fc7d 	bl	800027c <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b02      	cmp	r3, #2
 800198c:	d902      	bls.n	8001994 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	f000 bcb7 	b.w	8002302 <HAL_RCC_OscConfig+0xdce>
 8001994:	2302      	movs	r3, #2
 8001996:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800199e:	fa93 f3a3 	rbit	r3, r3
 80019a2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 80019a6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019aa:	fab3 f383 	clz	r3, r3
 80019ae:	b2db      	uxtb	r3, r3
 80019b0:	095b      	lsrs	r3, r3, #5
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	f043 0301 	orr.w	r3, r3, #1
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d102      	bne.n	80019c4 <HAL_RCC_OscConfig+0x490>
 80019be:	4b73      	ldr	r3, [pc, #460]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	e013      	b.n	80019ec <HAL_RCC_OscConfig+0x4b8>
 80019c4:	2302      	movs	r3, #2
 80019c6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ca:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80019ce:	fa93 f3a3 	rbit	r3, r3
 80019d2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80019d6:	2302      	movs	r3, #2
 80019d8:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80019dc:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80019e0:	fa93 f3a3 	rbit	r3, r3
 80019e4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80019e8:	4b68      	ldr	r3, [pc, #416]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 80019ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ec:	2202      	movs	r2, #2
 80019ee:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80019f2:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80019f6:	fa92 f2a2 	rbit	r2, r2
 80019fa:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 80019fe:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001a02:	fab2 f282 	clz	r2, r2
 8001a06:	b252      	sxtb	r2, r2
 8001a08:	f042 0220 	orr.w	r2, r2, #32
 8001a0c:	b252      	sxtb	r2, r2
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	f002 021f 	and.w	r2, r2, #31
 8001a14:	2101      	movs	r1, #1
 8001a16:	fa01 f202 	lsl.w	r2, r1, r2
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0ae      	beq.n	800197e <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a20:	4b5a      	ldr	r3, [pc, #360]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a28:	1d3b      	adds	r3, r7, #4
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	6959      	ldr	r1, [r3, #20]
 8001a2e:	23f8      	movs	r3, #248	; 0xf8
 8001a30:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a34:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8001a38:	fa93 f3a3 	rbit	r3, r3
 8001a3c:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8001a40:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001a44:	fab3 f383 	clz	r3, r3
 8001a48:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4c:	494f      	ldr	r1, [pc, #316]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	600b      	str	r3, [r1, #0]
 8001a52:	e06a      	b.n	8001b2a <HAL_RCC_OscConfig+0x5f6>
 8001a54:	2301      	movs	r3, #1
 8001a56:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001a5e:	fa93 f3a3 	rbit	r3, r3
 8001a62:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8001a66:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a6a:	fab3 f383 	clz	r3, r3
 8001a6e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a72:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	461a      	mov	r2, r3
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7e:	f7fe fbfd 	bl	800027c <HAL_GetTick>
 8001a82:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a86:	e00a      	b.n	8001a9e <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a88:	f7fe fbf8 	bl	800027c <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	2b02      	cmp	r3, #2
 8001a96:	d902      	bls.n	8001a9e <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	f000 bc32 	b.w	8002302 <HAL_RCC_OscConfig+0xdce>
 8001a9e:	2302      	movs	r3, #2
 8001aa0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001aa8:	fa93 f3a3 	rbit	r3, r3
 8001aac:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8001ab0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ab4:	fab3 f383 	clz	r3, r3
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	095b      	lsrs	r3, r3, #5
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	f043 0301 	orr.w	r3, r3, #1
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d102      	bne.n	8001ace <HAL_RCC_OscConfig+0x59a>
 8001ac8:	4b30      	ldr	r3, [pc, #192]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	e013      	b.n	8001af6 <HAL_RCC_OscConfig+0x5c2>
 8001ace:	2302      	movs	r3, #2
 8001ad0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001ad8:	fa93 f3a3 	rbit	r3, r3
 8001adc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001ae6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001aea:	fa93 f3a3 	rbit	r3, r3
 8001aee:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001af2:	4b26      	ldr	r3, [pc, #152]	; (8001b8c <HAL_RCC_OscConfig+0x658>)
 8001af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af6:	2202      	movs	r2, #2
 8001af8:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8001afc:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001b00:	fa92 f2a2 	rbit	r2, r2
 8001b04:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8001b08:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001b0c:	fab2 f282 	clz	r2, r2
 8001b10:	b252      	sxtb	r2, r2
 8001b12:	f042 0220 	orr.w	r2, r2, #32
 8001b16:	b252      	sxtb	r2, r2
 8001b18:	b2d2      	uxtb	r2, r2
 8001b1a:	f002 021f 	and.w	r2, r2, #31
 8001b1e:	2101      	movs	r1, #1
 8001b20:	fa01 f202 	lsl.w	r2, r1, r2
 8001b24:	4013      	ands	r3, r2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d1ae      	bne.n	8001a88 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b2a:	1d3b      	adds	r3, r7, #4
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f003 0308 	and.w	r3, r3, #8
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	f000 80d8 	beq.w	8001cea <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b3a:	1d3b      	adds	r3, r7, #4
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	699b      	ldr	r3, [r3, #24]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d067      	beq.n	8001c14 <HAL_RCC_OscConfig+0x6e0>
 8001b44:	2301      	movs	r3, #1
 8001b46:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001b4e:	fa93 f3a3 	rbit	r3, r3
 8001b52:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8001b56:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b5a:	fab3 f383 	clz	r3, r3
 8001b5e:	461a      	mov	r2, r3
 8001b60:	4b0b      	ldr	r3, [pc, #44]	; (8001b90 <HAL_RCC_OscConfig+0x65c>)
 8001b62:	4413      	add	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	461a      	mov	r2, r3
 8001b68:	2301      	movs	r3, #1
 8001b6a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b6c:	f7fe fb86 	bl	800027c <HAL_GetTick>
 8001b70:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b74:	e00e      	b.n	8001b94 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b76:	f7fe fb81 	bl	800027c <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d906      	bls.n	8001b94 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e3bb      	b.n	8002302 <HAL_RCC_OscConfig+0xdce>
 8001b8a:	bf00      	nop
 8001b8c:	40021000 	.word	0x40021000
 8001b90:	10908120 	.word	0x10908120
 8001b94:	2302      	movs	r3, #2
 8001b96:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001b9e:	fa93 f3a3 	rbit	r3, r3
 8001ba2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001ba6:	2302      	movs	r3, #2
 8001ba8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001bac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001bb0:	fa93 f2a3 	rbit	r2, r3
 8001bb4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001bbe:	2202      	movs	r2, #2
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	fa93 f2a3 	rbit	r2, r3
 8001bcc:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001bd0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bd2:	4ba5      	ldr	r3, [pc, #660]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001bd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bd6:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001bda:	2102      	movs	r1, #2
 8001bdc:	6019      	str	r1, [r3, #0]
 8001bde:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	fa93 f1a3 	rbit	r1, r3
 8001be8:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001bec:	6019      	str	r1, [r3, #0]
  return(result);
 8001bee:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	fab3 f383 	clz	r3, r3
 8001bf8:	b25b      	sxtb	r3, r3
 8001bfa:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001bfe:	b25b      	sxtb	r3, r3
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	f003 031f 	and.w	r3, r3, #31
 8001c06:	2101      	movs	r1, #1
 8001c08:	fa01 f303 	lsl.w	r3, r1, r3
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d0b1      	beq.n	8001b76 <HAL_RCC_OscConfig+0x642>
 8001c12:	e06a      	b.n	8001cea <HAL_RCC_OscConfig+0x7b6>
 8001c14:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001c18:	2201      	movs	r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c1c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	fa93 f2a3 	rbit	r2, r3
 8001c26:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001c2a:	601a      	str	r2, [r3, #0]
  return(result);
 8001c2c:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001c30:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c32:	fab3 f383 	clz	r3, r3
 8001c36:	461a      	mov	r2, r3
 8001c38:	4b8c      	ldr	r3, [pc, #560]	; (8001e6c <HAL_RCC_OscConfig+0x938>)
 8001c3a:	4413      	add	r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	461a      	mov	r2, r3
 8001c40:	2300      	movs	r3, #0
 8001c42:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c44:	f7fe fb1a 	bl	800027c <HAL_GetTick>
 8001c48:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c4c:	e009      	b.n	8001c62 <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c4e:	f7fe fb15 	bl	800027c <HAL_GetTick>
 8001c52:	4602      	mov	r2, r0
 8001c54:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e34f      	b.n	8002302 <HAL_RCC_OscConfig+0xdce>
 8001c62:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001c66:	2202      	movs	r2, #2
 8001c68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	fa93 f2a3 	rbit	r2, r3
 8001c74:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001c7e:	2202      	movs	r2, #2
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	fa93 f2a3 	rbit	r2, r3
 8001c8c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001c96:	2202      	movs	r2, #2
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	fa93 f2a3 	rbit	r2, r3
 8001ca4:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001ca8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001caa:	4b6f      	ldr	r3, [pc, #444]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001cac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cae:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001cb2:	2102      	movs	r1, #2
 8001cb4:	6019      	str	r1, [r3, #0]
 8001cb6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	fa93 f1a3 	rbit	r1, r3
 8001cc0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001cc4:	6019      	str	r1, [r3, #0]
  return(result);
 8001cc6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	fab3 f383 	clz	r3, r3
 8001cd0:	b25b      	sxtb	r3, r3
 8001cd2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001cd6:	b25b      	sxtb	r3, r3
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	f003 031f 	and.w	r3, r3, #31
 8001cde:	2101      	movs	r1, #1
 8001ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1b1      	bne.n	8001c4e <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cea:	1d3b      	adds	r3, r7, #4
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f003 0304 	and.w	r3, r3, #4
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f000 8159 	beq.w	8001fac <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d00:	4b59      	ldr	r3, [pc, #356]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001d02:	69db      	ldr	r3, [r3, #28]
 8001d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d112      	bne.n	8001d32 <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d0c:	4b56      	ldr	r3, [pc, #344]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001d0e:	69db      	ldr	r3, [r3, #28]
 8001d10:	4a55      	ldr	r2, [pc, #340]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001d12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d16:	61d3      	str	r3, [r2, #28]
 8001d18:	4b53      	ldr	r3, [pc, #332]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001d1a:	69db      	ldr	r3, [r3, #28]
 8001d1c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001d20:	f107 030c 	add.w	r3, r7, #12
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	f107 030c 	add.w	r3, r7, #12
 8001d2a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d32:	4b4f      	ldr	r3, [pc, #316]	; (8001e70 <HAL_RCC_OscConfig+0x93c>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d11a      	bne.n	8001d74 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d3e:	4b4c      	ldr	r3, [pc, #304]	; (8001e70 <HAL_RCC_OscConfig+0x93c>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a4b      	ldr	r2, [pc, #300]	; (8001e70 <HAL_RCC_OscConfig+0x93c>)
 8001d44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d48:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d4a:	f7fe fa97 	bl	800027c <HAL_GetTick>
 8001d4e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d52:	e009      	b.n	8001d68 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d54:	f7fe fa92 	bl	800027c <HAL_GetTick>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	2b64      	cmp	r3, #100	; 0x64
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e2cc      	b.n	8002302 <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d68:	4b41      	ldr	r3, [pc, #260]	; (8001e70 <HAL_RCC_OscConfig+0x93c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d0ef      	beq.n	8001d54 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d74:	1d3b      	adds	r3, r7, #4
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	68db      	ldr	r3, [r3, #12]
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d106      	bne.n	8001d8c <HAL_RCC_OscConfig+0x858>
 8001d7e:	4b3a      	ldr	r3, [pc, #232]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001d80:	6a1b      	ldr	r3, [r3, #32]
 8001d82:	4a39      	ldr	r2, [pc, #228]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	6213      	str	r3, [r2, #32]
 8001d8a:	e02f      	b.n	8001dec <HAL_RCC_OscConfig+0x8b8>
 8001d8c:	1d3b      	adds	r3, r7, #4
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d10c      	bne.n	8001db0 <HAL_RCC_OscConfig+0x87c>
 8001d96:	4b34      	ldr	r3, [pc, #208]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001d98:	6a1b      	ldr	r3, [r3, #32]
 8001d9a:	4a33      	ldr	r2, [pc, #204]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001d9c:	f023 0301 	bic.w	r3, r3, #1
 8001da0:	6213      	str	r3, [r2, #32]
 8001da2:	4b31      	ldr	r3, [pc, #196]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001da4:	6a1b      	ldr	r3, [r3, #32]
 8001da6:	4a30      	ldr	r2, [pc, #192]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001da8:	f023 0304 	bic.w	r3, r3, #4
 8001dac:	6213      	str	r3, [r2, #32]
 8001dae:	e01d      	b.n	8001dec <HAL_RCC_OscConfig+0x8b8>
 8001db0:	1d3b      	adds	r3, r7, #4
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	2b05      	cmp	r3, #5
 8001db8:	d10c      	bne.n	8001dd4 <HAL_RCC_OscConfig+0x8a0>
 8001dba:	4b2b      	ldr	r3, [pc, #172]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001dbc:	6a1b      	ldr	r3, [r3, #32]
 8001dbe:	4a2a      	ldr	r2, [pc, #168]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001dc0:	f043 0304 	orr.w	r3, r3, #4
 8001dc4:	6213      	str	r3, [r2, #32]
 8001dc6:	4b28      	ldr	r3, [pc, #160]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001dc8:	6a1b      	ldr	r3, [r3, #32]
 8001dca:	4a27      	ldr	r2, [pc, #156]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001dcc:	f043 0301 	orr.w	r3, r3, #1
 8001dd0:	6213      	str	r3, [r2, #32]
 8001dd2:	e00b      	b.n	8001dec <HAL_RCC_OscConfig+0x8b8>
 8001dd4:	4b24      	ldr	r3, [pc, #144]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001dd6:	6a1b      	ldr	r3, [r3, #32]
 8001dd8:	4a23      	ldr	r2, [pc, #140]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001dda:	f023 0301 	bic.w	r3, r3, #1
 8001dde:	6213      	str	r3, [r2, #32]
 8001de0:	4b21      	ldr	r3, [pc, #132]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001de2:	6a1b      	ldr	r3, [r3, #32]
 8001de4:	4a20      	ldr	r2, [pc, #128]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001de6:	f023 0304 	bic.w	r3, r3, #4
 8001dea:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dec:	1d3b      	adds	r3, r7, #4
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	68db      	ldr	r3, [r3, #12]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d06b      	beq.n	8001ece <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001df6:	f7fe fa41 	bl	800027c <HAL_GetTick>
 8001dfa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dfe:	e00b      	b.n	8001e18 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e00:	f7fe fa3c 	bl	800027c <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d901      	bls.n	8001e18 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 8001e14:	2303      	movs	r3, #3
 8001e16:	e274      	b.n	8002302 <HAL_RCC_OscConfig+0xdce>
 8001e18:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001e1c:	2202      	movs	r2, #2
 8001e1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e20:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	fa93 f2a3 	rbit	r2, r3
 8001e2a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001e2e:	601a      	str	r2, [r3, #0]
 8001e30:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001e34:	2202      	movs	r2, #2
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	fa93 f2a3 	rbit	r2, r3
 8001e42:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001e46:	601a      	str	r2, [r3, #0]
  return(result);
 8001e48:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001e4c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001e4e:	fab3 f383 	clz	r3, r3
 8001e52:	b2db      	uxtb	r3, r3
 8001e54:	095b      	lsrs	r3, r3, #5
 8001e56:	b2db      	uxtb	r3, r3
 8001e58:	f043 0302 	orr.w	r3, r3, #2
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b02      	cmp	r3, #2
 8001e60:	d108      	bne.n	8001e74 <HAL_RCC_OscConfig+0x940>
 8001e62:	4b01      	ldr	r3, [pc, #4]	; (8001e68 <HAL_RCC_OscConfig+0x934>)
 8001e64:	6a1b      	ldr	r3, [r3, #32]
 8001e66:	e013      	b.n	8001e90 <HAL_RCC_OscConfig+0x95c>
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	10908120 	.word	0x10908120
 8001e70:	40007000 	.word	0x40007000
 8001e74:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001e78:	2202      	movs	r2, #2
 8001e7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	fa93 f2a3 	rbit	r2, r3
 8001e86:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	4bbb      	ldr	r3, [pc, #748]	; (800217c <HAL_RCC_OscConfig+0xc48>)
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e90:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001e94:	2102      	movs	r1, #2
 8001e96:	6011      	str	r1, [r2, #0]
 8001e98:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001e9c:	6812      	ldr	r2, [r2, #0]
 8001e9e:	fa92 f1a2 	rbit	r1, r2
 8001ea2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001ea6:	6011      	str	r1, [r2, #0]
  return(result);
 8001ea8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001eac:	6812      	ldr	r2, [r2, #0]
 8001eae:	fab2 f282 	clz	r2, r2
 8001eb2:	b252      	sxtb	r2, r2
 8001eb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001eb8:	b252      	sxtb	r2, r2
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	f002 021f 	and.w	r2, r2, #31
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d099      	beq.n	8001e00 <HAL_RCC_OscConfig+0x8cc>
 8001ecc:	e064      	b.n	8001f98 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ece:	f7fe f9d5 	bl	800027c <HAL_GetTick>
 8001ed2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed6:	e00b      	b.n	8001ef0 <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ed8:	f7fe f9d0 	bl	800027c <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e208      	b.n	8002302 <HAL_RCC_OscConfig+0xdce>
 8001ef0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ef4:	2202      	movs	r2, #2
 8001ef6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	fa93 f2a3 	rbit	r2, r3
 8001f02:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001f06:	601a      	str	r2, [r3, #0]
 8001f08:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f0c:	2202      	movs	r2, #2
 8001f0e:	601a      	str	r2, [r3, #0]
 8001f10:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	fa93 f2a3 	rbit	r2, r3
 8001f1a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001f1e:	601a      	str	r2, [r3, #0]
  return(result);
 8001f20:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001f24:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f26:	fab3 f383 	clz	r3, r3
 8001f2a:	b2db      	uxtb	r3, r3
 8001f2c:	095b      	lsrs	r3, r3, #5
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	f043 0302 	orr.w	r3, r3, #2
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d102      	bne.n	8001f40 <HAL_RCC_OscConfig+0xa0c>
 8001f3a:	4b90      	ldr	r3, [pc, #576]	; (800217c <HAL_RCC_OscConfig+0xc48>)
 8001f3c:	6a1b      	ldr	r3, [r3, #32]
 8001f3e:	e00d      	b.n	8001f5c <HAL_RCC_OscConfig+0xa28>
 8001f40:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001f44:	2202      	movs	r2, #2
 8001f46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f48:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	fa93 f2a3 	rbit	r2, r3
 8001f52:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	4b88      	ldr	r3, [pc, #544]	; (800217c <HAL_RCC_OscConfig+0xc48>)
 8001f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5c:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001f60:	2102      	movs	r1, #2
 8001f62:	6011      	str	r1, [r2, #0]
 8001f64:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001f68:	6812      	ldr	r2, [r2, #0]
 8001f6a:	fa92 f1a2 	rbit	r1, r2
 8001f6e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001f72:	6011      	str	r1, [r2, #0]
  return(result);
 8001f74:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001f78:	6812      	ldr	r2, [r2, #0]
 8001f7a:	fab2 f282 	clz	r2, r2
 8001f7e:	b252      	sxtb	r2, r2
 8001f80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001f84:	b252      	sxtb	r2, r2
 8001f86:	b2d2      	uxtb	r2, r2
 8001f88:	f002 021f 	and.w	r2, r2, #31
 8001f8c:	2101      	movs	r1, #1
 8001f8e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f92:	4013      	ands	r3, r2
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d19f      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f98:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d105      	bne.n	8001fac <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fa0:	4b76      	ldr	r3, [pc, #472]	; (800217c <HAL_RCC_OscConfig+0xc48>)
 8001fa2:	69db      	ldr	r3, [r3, #28]
 8001fa4:	4a75      	ldr	r2, [pc, #468]	; (800217c <HAL_RCC_OscConfig+0xc48>)
 8001fa6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001faa:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fac:	1d3b      	adds	r3, r7, #4
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	f000 81a4 	beq.w	8002300 <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fb8:	4b70      	ldr	r3, [pc, #448]	; (800217c <HAL_RCC_OscConfig+0xc48>)
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f003 030c 	and.w	r3, r3, #12
 8001fc0:	2b08      	cmp	r3, #8
 8001fc2:	f000 819b 	beq.w	80022fc <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fc6:	1d3b      	adds	r3, r7, #4
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	69db      	ldr	r3, [r3, #28]
 8001fcc:	2b02      	cmp	r3, #2
 8001fce:	f040 8113 	bne.w	80021f8 <HAL_RCC_OscConfig+0xcc4>
 8001fd2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001fd6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001fda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fdc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	fa93 f2a3 	rbit	r2, r3
 8001fe6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001fea:	601a      	str	r2, [r3, #0]
  return(result);
 8001fec:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001ff0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff2:	fab3 f383 	clz	r3, r3
 8001ff6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001ffa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	461a      	mov	r2, r3
 8002002:	2300      	movs	r3, #0
 8002004:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002006:	f7fe f939 	bl	800027c <HAL_GetTick>
 800200a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800200e:	e009      	b.n	8002024 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002010:	f7fe f934 	bl	800027c <HAL_GetTick>
 8002014:	4602      	mov	r2, r0
 8002016:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d901      	bls.n	8002024 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e16e      	b.n	8002302 <HAL_RCC_OscConfig+0xdce>
 8002024:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002028:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800202c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	fa93 f2a3 	rbit	r2, r3
 8002038:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800203c:	601a      	str	r2, [r3, #0]
  return(result);
 800203e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8002042:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002044:	fab3 f383 	clz	r3, r3
 8002048:	b2db      	uxtb	r3, r3
 800204a:	095b      	lsrs	r3, r3, #5
 800204c:	b2db      	uxtb	r3, r3
 800204e:	f043 0301 	orr.w	r3, r3, #1
 8002052:	b2db      	uxtb	r3, r3
 8002054:	2b01      	cmp	r3, #1
 8002056:	d102      	bne.n	800205e <HAL_RCC_OscConfig+0xb2a>
 8002058:	4b48      	ldr	r3, [pc, #288]	; (800217c <HAL_RCC_OscConfig+0xc48>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	e01b      	b.n	8002096 <HAL_RCC_OscConfig+0xb62>
 800205e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002062:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002066:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002068:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	fa93 f2a3 	rbit	r2, r3
 8002072:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800207c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002080:	601a      	str	r2, [r3, #0]
 8002082:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	fa93 f2a3 	rbit	r2, r3
 800208c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	4b3a      	ldr	r3, [pc, #232]	; (800217c <HAL_RCC_OscConfig+0xc48>)
 8002094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002096:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800209a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800209e:	6011      	str	r1, [r2, #0]
 80020a0:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80020a4:	6812      	ldr	r2, [r2, #0]
 80020a6:	fa92 f1a2 	rbit	r1, r2
 80020aa:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80020ae:	6011      	str	r1, [r2, #0]
  return(result);
 80020b0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80020b4:	6812      	ldr	r2, [r2, #0]
 80020b6:	fab2 f282 	clz	r2, r2
 80020ba:	b252      	sxtb	r2, r2
 80020bc:	f042 0220 	orr.w	r2, r2, #32
 80020c0:	b252      	sxtb	r2, r2
 80020c2:	b2d2      	uxtb	r2, r2
 80020c4:	f002 021f 	and.w	r2, r2, #31
 80020c8:	2101      	movs	r1, #1
 80020ca:	fa01 f202 	lsl.w	r2, r1, r2
 80020ce:	4013      	ands	r3, r2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d19d      	bne.n	8002010 <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020d4:	4b29      	ldr	r3, [pc, #164]	; (800217c <HAL_RCC_OscConfig+0xc48>)
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80020dc:	1d3b      	adds	r3, r7, #4
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80020e2:	1d3b      	adds	r3, r7, #4
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	6a1b      	ldr	r3, [r3, #32]
 80020e8:	430b      	orrs	r3, r1
 80020ea:	4924      	ldr	r1, [pc, #144]	; (800217c <HAL_RCC_OscConfig+0xc48>)
 80020ec:	4313      	orrs	r3, r2
 80020ee:	604b      	str	r3, [r1, #4]
 80020f0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80020f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80020f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fa:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	fa93 f2a3 	rbit	r2, r3
 8002104:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002108:	601a      	str	r2, [r3, #0]
  return(result);
 800210a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800210e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002110:	fab3 f383 	clz	r3, r3
 8002114:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002118:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	461a      	mov	r2, r3
 8002120:	2301      	movs	r3, #1
 8002122:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002124:	f7fe f8aa 	bl	800027c <HAL_GetTick>
 8002128:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800212c:	e009      	b.n	8002142 <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800212e:	f7fe f8a5 	bl	800027c <HAL_GetTick>
 8002132:	4602      	mov	r2, r0
 8002134:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b02      	cmp	r3, #2
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e0df      	b.n	8002302 <HAL_RCC_OscConfig+0xdce>
 8002142:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002146:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800214a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	fa93 f2a3 	rbit	r2, r3
 8002156:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800215a:	601a      	str	r2, [r3, #0]
  return(result);
 800215c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002160:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002162:	fab3 f383 	clz	r3, r3
 8002166:	b2db      	uxtb	r3, r3
 8002168:	095b      	lsrs	r3, r3, #5
 800216a:	b2db      	uxtb	r3, r3
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2b01      	cmp	r3, #1
 8002174:	d104      	bne.n	8002180 <HAL_RCC_OscConfig+0xc4c>
 8002176:	4b01      	ldr	r3, [pc, #4]	; (800217c <HAL_RCC_OscConfig+0xc48>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	e01d      	b.n	80021b8 <HAL_RCC_OscConfig+0xc84>
 800217c:	40021000 	.word	0x40021000
 8002180:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002184:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002188:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	fa93 f2a3 	rbit	r2, r3
 8002194:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002198:	601a      	str	r2, [r3, #0]
 800219a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800219e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	fa93 f2a3 	rbit	r2, r3
 80021ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	4b55      	ldr	r3, [pc, #340]	; (800230c <HAL_RCC_OscConfig+0xdd8>)
 80021b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80021bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80021c0:	6011      	str	r1, [r2, #0]
 80021c2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80021c6:	6812      	ldr	r2, [r2, #0]
 80021c8:	fa92 f1a2 	rbit	r1, r2
 80021cc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80021d0:	6011      	str	r1, [r2, #0]
  return(result);
 80021d2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80021d6:	6812      	ldr	r2, [r2, #0]
 80021d8:	fab2 f282 	clz	r2, r2
 80021dc:	b252      	sxtb	r2, r2
 80021de:	f042 0220 	orr.w	r2, r2, #32
 80021e2:	b252      	sxtb	r2, r2
 80021e4:	b2d2      	uxtb	r2, r2
 80021e6:	f002 021f 	and.w	r2, r2, #31
 80021ea:	2101      	movs	r1, #1
 80021ec:	fa01 f202 	lsl.w	r2, r1, r2
 80021f0:	4013      	ands	r3, r2
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d09b      	beq.n	800212e <HAL_RCC_OscConfig+0xbfa>
 80021f6:	e083      	b.n	8002300 <HAL_RCC_OscConfig+0xdcc>
 80021f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80021fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002200:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002202:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	fa93 f2a3 	rbit	r2, r3
 800220c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002210:	601a      	str	r2, [r3, #0]
  return(result);
 8002212:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002216:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002218:	fab3 f383 	clz	r3, r3
 800221c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002220:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	461a      	mov	r2, r3
 8002228:	2300      	movs	r3, #0
 800222a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800222c:	f7fe f826 	bl	800027c <HAL_GetTick>
 8002230:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002234:	e009      	b.n	800224a <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002236:	f7fe f821 	bl	800027c <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b02      	cmp	r3, #2
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e05b      	b.n	8002302 <HAL_RCC_OscConfig+0xdce>
 800224a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800224e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002252:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002254:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	fa93 f2a3 	rbit	r2, r3
 800225e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002262:	601a      	str	r2, [r3, #0]
  return(result);
 8002264:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002268:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800226a:	fab3 f383 	clz	r3, r3
 800226e:	b2db      	uxtb	r3, r3
 8002270:	095b      	lsrs	r3, r3, #5
 8002272:	b2db      	uxtb	r3, r3
 8002274:	f043 0301 	orr.w	r3, r3, #1
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b01      	cmp	r3, #1
 800227c:	d102      	bne.n	8002284 <HAL_RCC_OscConfig+0xd50>
 800227e:	4b23      	ldr	r3, [pc, #140]	; (800230c <HAL_RCC_OscConfig+0xdd8>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	e01b      	b.n	80022bc <HAL_RCC_OscConfig+0xd88>
 8002284:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002288:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800228c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800228e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	fa93 f2a3 	rbit	r2, r3
 8002298:	f107 0320 	add.w	r3, r7, #32
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	f107 031c 	add.w	r3, r7, #28
 80022a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80022a6:	601a      	str	r2, [r3, #0]
 80022a8:	f107 031c 	add.w	r3, r7, #28
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	fa93 f2a3 	rbit	r2, r3
 80022b2:	f107 0318 	add.w	r3, r7, #24
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	4b14      	ldr	r3, [pc, #80]	; (800230c <HAL_RCC_OscConfig+0xdd8>)
 80022ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022bc:	f107 0214 	add.w	r2, r7, #20
 80022c0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80022c4:	6011      	str	r1, [r2, #0]
 80022c6:	f107 0214 	add.w	r2, r7, #20
 80022ca:	6812      	ldr	r2, [r2, #0]
 80022cc:	fa92 f1a2 	rbit	r1, r2
 80022d0:	f107 0210 	add.w	r2, r7, #16
 80022d4:	6011      	str	r1, [r2, #0]
  return(result);
 80022d6:	f107 0210 	add.w	r2, r7, #16
 80022da:	6812      	ldr	r2, [r2, #0]
 80022dc:	fab2 f282 	clz	r2, r2
 80022e0:	b252      	sxtb	r2, r2
 80022e2:	f042 0220 	orr.w	r2, r2, #32
 80022e6:	b252      	sxtb	r2, r2
 80022e8:	b2d2      	uxtb	r2, r2
 80022ea:	f002 021f 	and.w	r2, r2, #31
 80022ee:	2101      	movs	r1, #1
 80022f0:	fa01 f202 	lsl.w	r2, r1, r2
 80022f4:	4013      	ands	r3, r2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d19d      	bne.n	8002236 <HAL_RCC_OscConfig+0xd02>
 80022fa:	e001      	b.n	8002300 <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80022fc:	2301      	movs	r3, #1
 80022fe:	e000      	b.n	8002302 <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	4618      	mov	r0, r3
 8002304:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	40021000 	.word	0x40021000

08002310 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b09e      	sub	sp, #120	; 0x78
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800231a:	2300      	movs	r3, #0
 800231c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d101      	bne.n	8002328 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e164      	b.n	80025f2 <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002328:	4b92      	ldr	r3, [pc, #584]	; (8002574 <HAL_RCC_ClockConfig+0x264>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0307 	and.w	r3, r3, #7
 8002330:	683a      	ldr	r2, [r7, #0]
 8002332:	429a      	cmp	r2, r3
 8002334:	d910      	bls.n	8002358 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002336:	4b8f      	ldr	r3, [pc, #572]	; (8002574 <HAL_RCC_ClockConfig+0x264>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f023 0207 	bic.w	r2, r3, #7
 800233e:	498d      	ldr	r1, [pc, #564]	; (8002574 <HAL_RCC_ClockConfig+0x264>)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	4313      	orrs	r3, r2
 8002344:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002346:	4b8b      	ldr	r3, [pc, #556]	; (8002574 <HAL_RCC_ClockConfig+0x264>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0307 	and.w	r3, r3, #7
 800234e:	683a      	ldr	r2, [r7, #0]
 8002350:	429a      	cmp	r2, r3
 8002352:	d001      	beq.n	8002358 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e14c      	b.n	80025f2 <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0302 	and.w	r3, r3, #2
 8002360:	2b00      	cmp	r3, #0
 8002362:	d008      	beq.n	8002376 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002364:	4b84      	ldr	r3, [pc, #528]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	4981      	ldr	r1, [pc, #516]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 8002372:	4313      	orrs	r3, r2
 8002374:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	2b00      	cmp	r3, #0
 8002380:	f000 80df 	beq.w	8002542 <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	2b01      	cmp	r3, #1
 800238a:	d13d      	bne.n	8002408 <HAL_RCC_ClockConfig+0xf8>
 800238c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002390:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002392:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002394:	fa93 f3a3 	rbit	r3, r3
 8002398:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 800239a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800239c:	fab3 f383 	clz	r3, r3
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	095b      	lsrs	r3, r3, #5
 80023a4:	b2db      	uxtb	r3, r3
 80023a6:	f043 0301 	orr.w	r3, r3, #1
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d102      	bne.n	80023b6 <HAL_RCC_ClockConfig+0xa6>
 80023b0:	4b71      	ldr	r3, [pc, #452]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	e00f      	b.n	80023d6 <HAL_RCC_ClockConfig+0xc6>
 80023b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80023be:	fa93 f3a3 	rbit	r3, r3
 80023c2:	667b      	str	r3, [r7, #100]	; 0x64
 80023c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80023c8:	663b      	str	r3, [r7, #96]	; 0x60
 80023ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80023cc:	fa93 f3a3 	rbit	r3, r3
 80023d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80023d2:	4b69      	ldr	r3, [pc, #420]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 80023d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80023da:	65ba      	str	r2, [r7, #88]	; 0x58
 80023dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80023de:	fa92 f2a2 	rbit	r2, r2
 80023e2:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 80023e4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80023e6:	fab2 f282 	clz	r2, r2
 80023ea:	b252      	sxtb	r2, r2
 80023ec:	f042 0220 	orr.w	r2, r2, #32
 80023f0:	b252      	sxtb	r2, r2
 80023f2:	b2d2      	uxtb	r2, r2
 80023f4:	f002 021f 	and.w	r2, r2, #31
 80023f8:	2101      	movs	r1, #1
 80023fa:	fa01 f202 	lsl.w	r2, r1, r2
 80023fe:	4013      	ands	r3, r2
 8002400:	2b00      	cmp	r3, #0
 8002402:	d17d      	bne.n	8002500 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0f4      	b.n	80025f2 <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	2b02      	cmp	r3, #2
 800240e:	d13d      	bne.n	800248c <HAL_RCC_ClockConfig+0x17c>
 8002410:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002414:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002416:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002418:	fa93 f3a3 	rbit	r3, r3
 800241c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 800241e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002420:	fab3 f383 	clz	r3, r3
 8002424:	b2db      	uxtb	r3, r3
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	b2db      	uxtb	r3, r3
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	b2db      	uxtb	r3, r3
 8002430:	2b01      	cmp	r3, #1
 8002432:	d102      	bne.n	800243a <HAL_RCC_ClockConfig+0x12a>
 8002434:	4b50      	ldr	r3, [pc, #320]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	e00f      	b.n	800245a <HAL_RCC_ClockConfig+0x14a>
 800243a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800243e:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002440:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002442:	fa93 f3a3 	rbit	r3, r3
 8002446:	647b      	str	r3, [r7, #68]	; 0x44
 8002448:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800244c:	643b      	str	r3, [r7, #64]	; 0x40
 800244e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002450:	fa93 f3a3 	rbit	r3, r3
 8002454:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002456:	4b48      	ldr	r3, [pc, #288]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 8002458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800245e:	63ba      	str	r2, [r7, #56]	; 0x38
 8002460:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002462:	fa92 f2a2 	rbit	r2, r2
 8002466:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8002468:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800246a:	fab2 f282 	clz	r2, r2
 800246e:	b252      	sxtb	r2, r2
 8002470:	f042 0220 	orr.w	r2, r2, #32
 8002474:	b252      	sxtb	r2, r2
 8002476:	b2d2      	uxtb	r2, r2
 8002478:	f002 021f 	and.w	r2, r2, #31
 800247c:	2101      	movs	r1, #1
 800247e:	fa01 f202 	lsl.w	r2, r1, r2
 8002482:	4013      	ands	r3, r2
 8002484:	2b00      	cmp	r3, #0
 8002486:	d13b      	bne.n	8002500 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e0b2      	b.n	80025f2 <HAL_RCC_ClockConfig+0x2e2>
 800248c:	2302      	movs	r3, #2
 800248e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002492:	fa93 f3a3 	rbit	r3, r3
 8002496:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8002498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800249a:	fab3 f383 	clz	r3, r3
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	095b      	lsrs	r3, r3, #5
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	f043 0301 	orr.w	r3, r3, #1
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d102      	bne.n	80024b4 <HAL_RCC_ClockConfig+0x1a4>
 80024ae:	4b32      	ldr	r3, [pc, #200]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	e00d      	b.n	80024d0 <HAL_RCC_ClockConfig+0x1c0>
 80024b4:	2302      	movs	r3, #2
 80024b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ba:	fa93 f3a3 	rbit	r3, r3
 80024be:	627b      	str	r3, [r7, #36]	; 0x24
 80024c0:	2302      	movs	r3, #2
 80024c2:	623b      	str	r3, [r7, #32]
 80024c4:	6a3b      	ldr	r3, [r7, #32]
 80024c6:	fa93 f3a3 	rbit	r3, r3
 80024ca:	61fb      	str	r3, [r7, #28]
 80024cc:	4b2a      	ldr	r3, [pc, #168]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 80024ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d0:	2202      	movs	r2, #2
 80024d2:	61ba      	str	r2, [r7, #24]
 80024d4:	69ba      	ldr	r2, [r7, #24]
 80024d6:	fa92 f2a2 	rbit	r2, r2
 80024da:	617a      	str	r2, [r7, #20]
  return(result);
 80024dc:	697a      	ldr	r2, [r7, #20]
 80024de:	fab2 f282 	clz	r2, r2
 80024e2:	b252      	sxtb	r2, r2
 80024e4:	f042 0220 	orr.w	r2, r2, #32
 80024e8:	b252      	sxtb	r2, r2
 80024ea:	b2d2      	uxtb	r2, r2
 80024ec:	f002 021f 	and.w	r2, r2, #31
 80024f0:	2101      	movs	r1, #1
 80024f2:	fa01 f202 	lsl.w	r2, r1, r2
 80024f6:	4013      	ands	r3, r2
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d101      	bne.n	8002500 <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e078      	b.n	80025f2 <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002500:	4b1d      	ldr	r3, [pc, #116]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	f023 0203 	bic.w	r2, r3, #3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	491a      	ldr	r1, [pc, #104]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 800250e:	4313      	orrs	r3, r2
 8002510:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002512:	f7fd feb3 	bl	800027c <HAL_GetTick>
 8002516:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002518:	e00a      	b.n	8002530 <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800251a:	f7fd feaf 	bl	800027c <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	f241 3288 	movw	r2, #5000	; 0x1388
 8002528:	4293      	cmp	r3, r2
 800252a:	d901      	bls.n	8002530 <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	e060      	b.n	80025f2 <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002530:	4b11      	ldr	r3, [pc, #68]	; (8002578 <HAL_RCC_ClockConfig+0x268>)
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	f003 020c 	and.w	r2, r3, #12
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	009b      	lsls	r3, r3, #2
 800253e:	429a      	cmp	r2, r3
 8002540:	d1eb      	bne.n	800251a <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002542:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <HAL_RCC_ClockConfig+0x264>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0307 	and.w	r3, r3, #7
 800254a:	683a      	ldr	r2, [r7, #0]
 800254c:	429a      	cmp	r2, r3
 800254e:	d215      	bcs.n	800257c <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002550:	4b08      	ldr	r3, [pc, #32]	; (8002574 <HAL_RCC_ClockConfig+0x264>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f023 0207 	bic.w	r2, r3, #7
 8002558:	4906      	ldr	r1, [pc, #24]	; (8002574 <HAL_RCC_ClockConfig+0x264>)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	4313      	orrs	r3, r2
 800255e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002560:	4b04      	ldr	r3, [pc, #16]	; (8002574 <HAL_RCC_ClockConfig+0x264>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f003 0307 	and.w	r3, r3, #7
 8002568:	683a      	ldr	r2, [r7, #0]
 800256a:	429a      	cmp	r2, r3
 800256c:	d006      	beq.n	800257c <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e03f      	b.n	80025f2 <HAL_RCC_ClockConfig+0x2e2>
 8002572:	bf00      	nop
 8002574:	40022000 	.word	0x40022000
 8002578:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0304 	and.w	r3, r3, #4
 8002584:	2b00      	cmp	r3, #0
 8002586:	d008      	beq.n	800259a <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002588:	4b1c      	ldr	r3, [pc, #112]	; (80025fc <HAL_RCC_ClockConfig+0x2ec>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	4919      	ldr	r1, [pc, #100]	; (80025fc <HAL_RCC_ClockConfig+0x2ec>)
 8002596:	4313      	orrs	r3, r2
 8002598:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0308 	and.w	r3, r3, #8
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d009      	beq.n	80025ba <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80025a6:	4b15      	ldr	r3, [pc, #84]	; (80025fc <HAL_RCC_ClockConfig+0x2ec>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	4911      	ldr	r1, [pc, #68]	; (80025fc <HAL_RCC_ClockConfig+0x2ec>)
 80025b6:	4313      	orrs	r3, r2
 80025b8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80025ba:	f000 f825 	bl	8002608 <HAL_RCC_GetSysClockFreq>
 80025be:	4601      	mov	r1, r0
 80025c0:	4b0e      	ldr	r3, [pc, #56]	; (80025fc <HAL_RCC_ClockConfig+0x2ec>)
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80025c8:	23f0      	movs	r3, #240	; 0xf0
 80025ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	fa93 f3a3 	rbit	r3, r3
 80025d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	fab3 f383 	clz	r3, r3
 80025da:	fa22 f303 	lsr.w	r3, r2, r3
 80025de:	4a08      	ldr	r2, [pc, #32]	; (8002600 <HAL_RCC_ClockConfig+0x2f0>)
 80025e0:	5cd3      	ldrb	r3, [r2, r3]
 80025e2:	fa21 f303 	lsr.w	r3, r1, r3
 80025e6:	4a07      	ldr	r2, [pc, #28]	; (8002604 <HAL_RCC_ClockConfig+0x2f4>)
 80025e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80025ea:	2000      	movs	r0, #0
 80025ec:	f7fd fe02 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 80025f0:	2300      	movs	r3, #0
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3778      	adds	r7, #120	; 0x78
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	40021000 	.word	0x40021000
 8002600:	08003b00 	.word	0x08003b00
 8002604:	20000018 	.word	0x20000018

08002608 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002608:	b480      	push	{r7}
 800260a:	b08b      	sub	sp, #44	; 0x2c
 800260c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800260e:	2300      	movs	r3, #0
 8002610:	61fb      	str	r3, [r7, #28]
 8002612:	2300      	movs	r3, #0
 8002614:	61bb      	str	r3, [r7, #24]
 8002616:	2300      	movs	r3, #0
 8002618:	627b      	str	r3, [r7, #36]	; 0x24
 800261a:	2300      	movs	r3, #0
 800261c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800261e:	2300      	movs	r3, #0
 8002620:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002622:	4b29      	ldr	r3, [pc, #164]	; (80026c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	f003 030c 	and.w	r3, r3, #12
 800262e:	2b04      	cmp	r3, #4
 8002630:	d002      	beq.n	8002638 <HAL_RCC_GetSysClockFreq+0x30>
 8002632:	2b08      	cmp	r3, #8
 8002634:	d003      	beq.n	800263e <HAL_RCC_GetSysClockFreq+0x36>
 8002636:	e03c      	b.n	80026b2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002638:	4b24      	ldr	r3, [pc, #144]	; (80026cc <HAL_RCC_GetSysClockFreq+0xc4>)
 800263a:	623b      	str	r3, [r7, #32]
      break;
 800263c:	e03c      	b.n	80026b8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002644:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002648:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	fa93 f3a3 	rbit	r3, r3
 8002650:	607b      	str	r3, [r7, #4]
  return(result);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	fab3 f383 	clz	r3, r3
 8002658:	fa22 f303 	lsr.w	r3, r2, r3
 800265c:	4a1c      	ldr	r2, [pc, #112]	; (80026d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800265e:	5cd3      	ldrb	r3, [r2, r3]
 8002660:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002662:	4b19      	ldr	r3, [pc, #100]	; (80026c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002666:	f003 020f 	and.w	r2, r3, #15
 800266a:	230f      	movs	r3, #15
 800266c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	fa93 f3a3 	rbit	r3, r3
 8002674:	60fb      	str	r3, [r7, #12]
  return(result);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	fab3 f383 	clz	r3, r3
 800267c:	fa22 f303 	lsr.w	r3, r2, r3
 8002680:	4a14      	ldr	r2, [pc, #80]	; (80026d4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002682:	5cd3      	ldrb	r3, [r2, r3]
 8002684:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800268c:	2b00      	cmp	r3, #0
 800268e:	d008      	beq.n	80026a2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002690:	4a0e      	ldr	r2, [pc, #56]	; (80026cc <HAL_RCC_GetSysClockFreq+0xc4>)
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	fbb2 f2f3 	udiv	r2, r2, r3
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	fb02 f303 	mul.w	r3, r2, r3
 800269e:	627b      	str	r3, [r7, #36]	; 0x24
 80026a0:	e004      	b.n	80026ac <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	4a0c      	ldr	r2, [pc, #48]	; (80026d8 <HAL_RCC_GetSysClockFreq+0xd0>)
 80026a6:	fb02 f303 	mul.w	r3, r2, r3
 80026aa:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80026ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ae:	623b      	str	r3, [r7, #32]
      break;
 80026b0:	e002      	b.n	80026b8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80026b2:	4b06      	ldr	r3, [pc, #24]	; (80026cc <HAL_RCC_GetSysClockFreq+0xc4>)
 80026b4:	623b      	str	r3, [r7, #32]
      break;
 80026b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80026b8:	6a3b      	ldr	r3, [r7, #32]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	372c      	adds	r7, #44	; 0x2c
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	40021000 	.word	0x40021000
 80026cc:	007a1200 	.word	0x007a1200
 80026d0:	08003ae0 	.word	0x08003ae0
 80026d4:	08003af0 	.word	0x08003af0
 80026d8:	003d0900 	.word	0x003d0900

080026dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80026e0:	4b03      	ldr	r3, [pc, #12]	; (80026f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80026e2:	681b      	ldr	r3, [r3, #0]
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr
 80026ee:	bf00      	nop
 80026f0:	20000018 	.word	0x20000018

080026f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80026fa:	f7ff ffef 	bl	80026dc <HAL_RCC_GetHCLKFreq>
 80026fe:	4601      	mov	r1, r0
 8002700:	4b0b      	ldr	r3, [pc, #44]	; (8002730 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002708:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800270c:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	fa93 f3a3 	rbit	r3, r3
 8002714:	603b      	str	r3, [r7, #0]
  return(result);
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	fab3 f383 	clz	r3, r3
 800271c:	fa22 f303 	lsr.w	r3, r2, r3
 8002720:	4a04      	ldr	r2, [pc, #16]	; (8002734 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002722:	5cd3      	ldrb	r3, [r2, r3]
 8002724:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002728:	4618      	mov	r0, r3
 800272a:	3708      	adds	r7, #8
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	40021000 	.word	0x40021000
 8002734:	08003b10 	.word	0x08003b10

08002738 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800273e:	f7ff ffcd 	bl	80026dc <HAL_RCC_GetHCLKFreq>
 8002742:	4601      	mov	r1, r0
 8002744:	4b0b      	ldr	r3, [pc, #44]	; (8002774 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 800274c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002750:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	fa93 f3a3 	rbit	r3, r3
 8002758:	603b      	str	r3, [r7, #0]
  return(result);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	fab3 f383 	clz	r3, r3
 8002760:	fa22 f303 	lsr.w	r3, r2, r3
 8002764:	4a04      	ldr	r2, [pc, #16]	; (8002778 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002766:	5cd3      	ldrb	r3, [r2, r3]
 8002768:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800276c:	4618      	mov	r0, r3
 800276e:	3708      	adds	r7, #8
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40021000 	.word	0x40021000
 8002778:	08003b10 	.word	0x08003b10

0800277c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b082      	sub	sp, #8
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d101      	bne.n	800278e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e043      	b.n	8002816 <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b00      	cmp	r3, #0
 8002798:	d106      	bne.n	80027a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f001 f824 	bl	80037f0 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2224      	movs	r2, #36	; 0x24
 80027ac:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 0201 	bic.w	r2, r2, #1
 80027be:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80027c0:	6878      	ldr	r0, [r7, #4]
 80027c2:	f000 f9ef 	bl	8002ba4 <UART_SetConfig>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d101      	bne.n	80027d0 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 80027cc:	2301      	movs	r3, #1
 80027ce:	e022      	b.n	8002816 <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80027d8:	6878      	ldr	r0, [r7, #4]
 80027da:	f000 fb49 	bl	8002e70 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	685a      	ldr	r2, [r3, #4]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80027ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	689a      	ldr	r2, [r3, #8]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80027fc:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	681a      	ldr	r2, [r3, #0]
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f042 0201 	orr.w	r2, r2, #1
 800280c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 fbd0 	bl	8002fb4 <UART_CheckIdleState>
 8002814:	4603      	mov	r3, r0
}
 8002816:	4618      	mov	r0, r3
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b088      	sub	sp, #32
 8002822:	af02      	add	r7, sp, #8
 8002824:	60f8      	str	r0, [r7, #12]
 8002826:	60b9      	str	r1, [r7, #8]
 8002828:	603b      	str	r3, [r7, #0]
 800282a:	4613      	mov	r3, r2
 800282c:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 800282e:	2300      	movs	r3, #0
 8002830:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b20      	cmp	r3, #32
 800283c:	d177      	bne.n	800292e <HAL_UART_Transmit+0x110>
  {
    if((pData == NULL ) || (Size == 0U))
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d002      	beq.n	800284a <HAL_UART_Transmit+0x2c>
 8002844:	88fb      	ldrh	r3, [r7, #6]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d101      	bne.n	800284e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e070      	b.n	8002930 <HAL_UART_Transmit+0x112>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8002854:	2b01      	cmp	r3, #1
 8002856:	d101      	bne.n	800285c <HAL_UART_Transmit+0x3e>
 8002858:	2302      	movs	r3, #2
 800285a:	e069      	b.n	8002930 <HAL_UART_Transmit+0x112>
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	2201      	movs	r2, #1
 8002860:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2221      	movs	r2, #33	; 0x21
 800286e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8002872:	f7fd fd03 	bl	800027c <HAL_GetTick>
 8002876:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	88fa      	ldrh	r2, [r7, #6]
 800287c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	88fa      	ldrh	r2, [r7, #6]
 8002884:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002888:	e034      	b.n	80028f4 <HAL_UART_Transmit+0xd6>
    {
      huart->TxXferCount--;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8002890:	b29b      	uxth	r3, r3
 8002892:	3b01      	subs	r3, #1
 8002894:	b29a      	uxth	r2, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	9300      	str	r3, [sp, #0]
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	2200      	movs	r2, #0
 80028a4:	2180      	movs	r1, #128	; 0x80
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f000 fbcd 	bl	8003046 <UART_WaitOnFlagUntilTimeout>
 80028ac:	4603      	mov	r3, r0
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d001      	beq.n	80028b6 <HAL_UART_Transmit+0x98>
      {
        return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e03c      	b.n	8002930 <HAL_UART_Transmit+0x112>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028be:	d111      	bne.n	80028e4 <HAL_UART_Transmit+0xc6>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d10d      	bne.n	80028e4 <HAL_UART_Transmit+0xc6>
      {
        tmp = (uint16_t*) pData;
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	881a      	ldrh	r2, [r3, #0]
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80028d8:	b292      	uxth	r2, r2
 80028da:	851a      	strh	r2, [r3, #40]	; 0x28
        pData += 2U;
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	3302      	adds	r3, #2
 80028e0:	60bb      	str	r3, [r7, #8]
 80028e2:	e007      	b.n	80028f4 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	1c5a      	adds	r2, r3, #1
 80028e8:	60ba      	str	r2, [r7, #8]
 80028ea:	781a      	ldrb	r2, [r3, #0]
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	b292      	uxth	r2, r2
 80028f2:	851a      	strh	r2, [r3, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1c4      	bne.n	800288a <HAL_UART_Transmit+0x6c>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	2200      	movs	r2, #0
 8002908:	2140      	movs	r1, #64	; 0x40
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f000 fb9b 	bl	8003046 <UART_WaitOnFlagUntilTimeout>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_UART_Transmit+0xfc>
    {
      return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e00a      	b.n	8002930 <HAL_UART_Transmit+0x112>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2220      	movs	r2, #32
 800291e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    return HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	e000      	b.n	8002930 <HAL_UART_Transmit+0x112>
  }
  else
  {
    return HAL_BUSY;
 800292e:	2302      	movs	r3, #2
  }
}
 8002930:	4618      	mov	r0, r3
 8002932:	3718      	adds	r7, #24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}

08002938 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b086      	sub	sp, #24
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	69db      	ldr	r3, [r3, #28]
 8002946:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	613b      	str	r3, [r7, #16]
  uint32_t cr3its;
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	f003 030f 	and.w	r3, r3, #15
 8002956:	60fb      	str	r3, [r7, #12]
  if (errorflags == RESET)
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d10d      	bne.n	800297a <HAL_UART_IRQHandler+0x42>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	f003 0320 	and.w	r3, r3, #32
 8002964:	2b00      	cmp	r3, #0
 8002966:	d008      	beq.n	800297a <HAL_UART_IRQHandler+0x42>
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	f003 0320 	and.w	r3, r3, #32
 800296e:	2b00      	cmp	r3, #0
 8002970:	d003      	beq.n	800297a <HAL_UART_IRQHandler+0x42>
    {
      UART_Receive_IT(huart);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 fc55 	bl	8003222 <UART_Receive_IT>
      return;
 8002978:	e0fa      	b.n	8002b70 <HAL_UART_IRQHandler+0x238>
    }
  }  

  /* If some errors occur */
  cr3its = READ_REG(huart->Instance->CR3);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	60bb      	str	r3, [r7, #8]
  if(   (errorflags != RESET)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	2b00      	cmp	r3, #0
 8002986:	f000 80ba 	beq.w	8002afe <HAL_UART_IRQHandler+0x1c6>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	f003 0301 	and.w	r3, r3, #1
 8002990:	2b00      	cmp	r3, #0
 8002992:	d105      	bne.n	80029a0 <HAL_UART_IRQHandler+0x68>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800299a:	2b00      	cmp	r3, #0
 800299c:	f000 80af 	beq.w	8002afe <HAL_UART_IRQHandler+0x1c6>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00e      	beq.n	80029c8 <HAL_UART_IRQHandler+0x90>
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d009      	beq.n	80029c8 <HAL_UART_IRQHandler+0x90>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2201      	movs	r2, #1
 80029ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029c0:	f043 0201 	orr.w	r2, r3, #1
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00e      	beq.n	80029f0 <HAL_UART_IRQHandler+0xb8>
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	f003 0301 	and.w	r3, r3, #1
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d009      	beq.n	80029f0 <HAL_UART_IRQHandler+0xb8>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	2202      	movs	r2, #2
 80029e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029e8:	f043 0204 	orr.w	r2, r3, #4
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	f003 0304 	and.w	r3, r3, #4
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d00e      	beq.n	8002a18 <HAL_UART_IRQHandler+0xe0>
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	f003 0301 	and.w	r3, r3, #1
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d009      	beq.n	8002a18 <HAL_UART_IRQHandler+0xe0>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2204      	movs	r2, #4
 8002a0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a10:	f043 0202 	orr.w	r2, r3, #2
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d013      	beq.n	8002a4a <HAL_UART_IRQHandler+0x112>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	f003 0320 	and.w	r3, r3, #32
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d104      	bne.n	8002a36 <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	f003 0301 	and.w	r3, r3, #1
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d009      	beq.n	8002a4a <HAL_UART_IRQHandler+0x112>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2208      	movs	r2, #8
 8002a3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a42:	f043 0208 	orr.w	r2, r3, #8
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f000 808d 	beq.w	8002b6e <HAL_UART_IRQHandler+0x236>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	f003 0320 	and.w	r3, r3, #32
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d007      	beq.n	8002a6e <HAL_UART_IRQHandler+0x136>
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	f003 0320 	and.w	r3, r3, #32
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d002      	beq.n	8002a6e <HAL_UART_IRQHandler+0x136>
      {
        UART_Receive_IT(huart);
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f000 fbda 	bl	8003222 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002a72:	f003 0308 	and.w	r3, r3, #8
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d106      	bne.n	8002a88 <HAL_UART_IRQHandler+0x150>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8002a84:	2b40      	cmp	r3, #64	; 0x40
 8002a86:	d131      	bne.n	8002aec <HAL_UART_IRQHandler+0x1b4>
      {  
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 fb26 	bl	80030da <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a98:	2b40      	cmp	r3, #64	; 0x40
 8002a9a:	d123      	bne.n	8002ae4 <HAL_UART_IRQHandler+0x1ac>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	689a      	ldr	r2, [r3, #8]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002aaa:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d013      	beq.n	8002adc <HAL_UART_IRQHandler+0x1a4>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ab8:	4a2f      	ldr	r2, [pc, #188]	; (8002b78 <HAL_UART_IRQHandler+0x240>)
 8002aba:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7fe faa7 	bl	8001014 <HAL_DMA_Abort_IT>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d016      	beq.n	8002afa <HAL_UART_IRQHandler+0x1c2>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ad0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8002ad6:	4610      	mov	r0, r2
 8002ad8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ada:	e00e      	b.n	8002afa <HAL_UART_IRQHandler+0x1c2>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f000 f857 	bl	8002b90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ae2:	e00a      	b.n	8002afa <HAL_UART_IRQHandler+0x1c2>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f000 f853 	bl	8002b90 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002aea:	e006      	b.n	8002afa <HAL_UART_IRQHandler+0x1c2>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 f84f 	bl	8002b90 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 8002af8:	e039      	b.n	8002b6e <HAL_UART_IRQHandler+0x236>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002afa:	bf00      	nop
    return;
 8002afc:	e037      	b.n	8002b6e <HAL_UART_IRQHandler+0x236>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8002afe:	697b      	ldr	r3, [r7, #20]
 8002b00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d015      	beq.n	8002b34 <HAL_UART_IRQHandler+0x1fc>
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d010      	beq.n	8002b34 <HAL_UART_IRQHandler+0x1fc>
  {
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002b1a:	621a      	str	r2, [r3, #32]
    /* Set the UART state ready to be able to start again the process */
    huart->gState  = HAL_UART_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2220      	movs	r2, #32
 8002b20:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    huart->RxState = HAL_UART_STATE_READY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2220      	movs	r2, #32
 8002b28:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    HAL_UARTEx_WakeupCallback(huart);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f000 fbe2 	bl	80032f6 <HAL_UARTEx_WakeupCallback>
    return;
 8002b32:	e01d      	b.n	8002b70 <HAL_UART_IRQHandler+0x238>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d008      	beq.n	8002b50 <HAL_UART_IRQHandler+0x218>
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d003      	beq.n	8002b50 <HAL_UART_IRQHandler+0x218>
  {
    UART_Transmit_IT(huart);
 8002b48:	6878      	ldr	r0, [r7, #4]
 8002b4a:	f000 fafa 	bl	8003142 <UART_Transmit_IT>
    return;
 8002b4e:	e00f      	b.n	8002b70 <HAL_UART_IRQHandler+0x238>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d00a      	beq.n	8002b70 <HAL_UART_IRQHandler+0x238>
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d005      	beq.n	8002b70 <HAL_UART_IRQHandler+0x238>
  {
    UART_EndTransmit_IT(huart);
 8002b64:	6878      	ldr	r0, [r7, #4]
 8002b66:	f000 fb44 	bl	80031f2 <UART_EndTransmit_IT>
    return;
 8002b6a:	bf00      	nop
 8002b6c:	e000      	b.n	8002b70 <HAL_UART_IRQHandler+0x238>
    return;
 8002b6e:	bf00      	nop
  }

}
 8002b70:	3718      	adds	r7, #24
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	bf00      	nop
 8002b78:	08003117 	.word	0x08003117

08002b7c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b083      	sub	sp, #12
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr

08002ba4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002bb0:	2310      	movs	r3, #16
 8002bb2:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	691b      	ldr	r3, [r3, #16]
 8002bc8:	431a      	orrs	r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	695b      	ldr	r3, [r3, #20]
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	69db      	ldr	r3, [r3, #28]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	4b9f      	ldr	r3, [pc, #636]	; (8002e5c <UART_SetConfig+0x2b8>)
 8002be0:	4013      	ands	r3, r2
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	6812      	ldr	r2, [r2, #0]
 8002be6:	68f9      	ldr	r1, [r7, #12]
 8002be8:	430b      	orrs	r3, r1
 8002bea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	68da      	ldr	r2, [r3, #12]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	699a      	ldr	r2, [r3, #24]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689b      	ldr	r3, [r3, #8]
 8002c14:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	430a      	orrs	r2, r1
 8002c20:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a8e      	ldr	r2, [pc, #568]	; (8002e60 <UART_SetConfig+0x2bc>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d121      	bne.n	8002c70 <UART_SetConfig+0xcc>
 8002c2c:	4b8d      	ldr	r3, [pc, #564]	; (8002e64 <UART_SetConfig+0x2c0>)
 8002c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c30:	f003 0303 	and.w	r3, r3, #3
 8002c34:	2b03      	cmp	r3, #3
 8002c36:	d817      	bhi.n	8002c68 <UART_SetConfig+0xc4>
 8002c38:	a201      	add	r2, pc, #4	; (adr r2, 8002c40 <UART_SetConfig+0x9c>)
 8002c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c3e:	bf00      	nop
 8002c40:	08002c51 	.word	0x08002c51
 8002c44:	08002c5d 	.word	0x08002c5d
 8002c48:	08002c63 	.word	0x08002c63
 8002c4c:	08002c57 	.word	0x08002c57
 8002c50:	2300      	movs	r3, #0
 8002c52:	75fb      	strb	r3, [r7, #23]
 8002c54:	e01e      	b.n	8002c94 <UART_SetConfig+0xf0>
 8002c56:	2302      	movs	r3, #2
 8002c58:	75fb      	strb	r3, [r7, #23]
 8002c5a:	e01b      	b.n	8002c94 <UART_SetConfig+0xf0>
 8002c5c:	2304      	movs	r3, #4
 8002c5e:	75fb      	strb	r3, [r7, #23]
 8002c60:	e018      	b.n	8002c94 <UART_SetConfig+0xf0>
 8002c62:	2308      	movs	r3, #8
 8002c64:	75fb      	strb	r3, [r7, #23]
 8002c66:	e015      	b.n	8002c94 <UART_SetConfig+0xf0>
 8002c68:	2310      	movs	r3, #16
 8002c6a:	75fb      	strb	r3, [r7, #23]
 8002c6c:	bf00      	nop
 8002c6e:	e011      	b.n	8002c94 <UART_SetConfig+0xf0>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a7c      	ldr	r2, [pc, #496]	; (8002e68 <UART_SetConfig+0x2c4>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d102      	bne.n	8002c80 <UART_SetConfig+0xdc>
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	75fb      	strb	r3, [r7, #23]
 8002c7e:	e009      	b.n	8002c94 <UART_SetConfig+0xf0>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a79      	ldr	r2, [pc, #484]	; (8002e6c <UART_SetConfig+0x2c8>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d102      	bne.n	8002c90 <UART_SetConfig+0xec>
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	75fb      	strb	r3, [r7, #23]
 8002c8e:	e001      	b.n	8002c94 <UART_SetConfig+0xf0>
 8002c90:	2310      	movs	r3, #16
 8002c92:	75fb      	strb	r3, [r7, #23]

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	69db      	ldr	r3, [r3, #28]
 8002c98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c9c:	d16f      	bne.n	8002d7e <UART_SetConfig+0x1da>
  {
    switch (clocksource)
 8002c9e:	7dfb      	ldrb	r3, [r7, #23]
 8002ca0:	2b08      	cmp	r3, #8
 8002ca2:	d857      	bhi.n	8002d54 <UART_SetConfig+0x1b0>
 8002ca4:	a201      	add	r2, pc, #4	; (adr r2, 8002cac <UART_SetConfig+0x108>)
 8002ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002caa:	bf00      	nop
 8002cac:	08002cd1 	.word	0x08002cd1
 8002cb0:	08002ced 	.word	0x08002ced
 8002cb4:	08002d09 	.word	0x08002d09
 8002cb8:	08002d55 	.word	0x08002d55
 8002cbc:	08002d23 	.word	0x08002d23
 8002cc0:	08002d55 	.word	0x08002d55
 8002cc4:	08002d55 	.word	0x08002d55
 8002cc8:	08002d55 	.word	0x08002d55
 8002ccc:	08002d3f 	.word	0x08002d3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002cd0:	f7ff fd10 	bl	80026f4 <HAL_RCC_GetPCLK1Freq>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	005a      	lsls	r2, r3, #1
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	085b      	lsrs	r3, r3, #1
 8002cde:	441a      	add	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce8:	82bb      	strh	r3, [r7, #20]
        break;
 8002cea:	e036      	b.n	8002d5a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002cec:	f7ff fd24 	bl	8002738 <HAL_RCC_GetPCLK2Freq>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	005a      	lsls	r2, r3, #1
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	085b      	lsrs	r3, r3, #1
 8002cfa:	441a      	add	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d04:	82bb      	strh	r3, [r7, #20]
        break;
 8002d06:	e028      	b.n	8002d5a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	085b      	lsrs	r3, r3, #1
 8002d0e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002d12:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8002d16:	687a      	ldr	r2, [r7, #4]
 8002d18:	6852      	ldr	r2, [r2, #4]
 8002d1a:	fbb3 f3f2 	udiv	r3, r3, r2
 8002d1e:	82bb      	strh	r3, [r7, #20]
        break;
 8002d20:	e01b      	b.n	8002d5a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002d22:	f7ff fc71 	bl	8002608 <HAL_RCC_GetSysClockFreq>
 8002d26:	4603      	mov	r3, r0
 8002d28:	005a      	lsls	r2, r3, #1
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685b      	ldr	r3, [r3, #4]
 8002d2e:	085b      	lsrs	r3, r3, #1
 8002d30:	441a      	add	r2, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d3a:	82bb      	strh	r3, [r7, #20]
        break;
 8002d3c:	e00d      	b.n	8002d5a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	085b      	lsrs	r3, r3, #1
 8002d44:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d50:	82bb      	strh	r3, [r7, #20]
        break;
 8002d52:	e002      	b.n	8002d5a <UART_SetConfig+0x1b6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	74fb      	strb	r3, [r7, #19]
        break;
 8002d58:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 8002d5a:	8abb      	ldrh	r3, [r7, #20]
 8002d5c:	f023 030f 	bic.w	r3, r3, #15
 8002d60:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002d62:	8abb      	ldrh	r3, [r7, #20]
 8002d64:	105b      	asrs	r3, r3, #1
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	f003 0307 	and.w	r3, r3, #7
 8002d6c:	b29a      	uxth	r2, r3
 8002d6e:	897b      	ldrh	r3, [r7, #10]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	897a      	ldrh	r2, [r7, #10]
 8002d7a:	60da      	str	r2, [r3, #12]
 8002d7c:	e069      	b.n	8002e52 <UART_SetConfig+0x2ae>
  }
  else
  {
    switch (clocksource)
 8002d7e:	7dfb      	ldrb	r3, [r7, #23]
 8002d80:	2b08      	cmp	r3, #8
 8002d82:	d863      	bhi.n	8002e4c <UART_SetConfig+0x2a8>
 8002d84:	a201      	add	r2, pc, #4	; (adr r2, 8002d8c <UART_SetConfig+0x1e8>)
 8002d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d8a:	bf00      	nop
 8002d8c:	08002db1 	.word	0x08002db1
 8002d90:	08002dd1 	.word	0x08002dd1
 8002d94:	08002df1 	.word	0x08002df1
 8002d98:	08002e4d 	.word	0x08002e4d
 8002d9c:	08002e11 	.word	0x08002e11
 8002da0:	08002e4d 	.word	0x08002e4d
 8002da4:	08002e4d 	.word	0x08002e4d
 8002da8:	08002e4d 	.word	0x08002e4d
 8002dac:	08002e31 	.word	0x08002e31
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002db0:	f7ff fca0 	bl	80026f4 <HAL_RCC_GetPCLK1Freq>
 8002db4:	4602      	mov	r2, r0
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	085b      	lsrs	r3, r3, #1
 8002dbc:	441a      	add	r2, r3
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dc6:	b29a      	uxth	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	60da      	str	r2, [r3, #12]
        break;
 8002dce:	e040      	b.n	8002e52 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002dd0:	f7ff fcb2 	bl	8002738 <HAL_RCC_GetPCLK2Freq>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	085b      	lsrs	r3, r3, #1
 8002ddc:	441a      	add	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	60da      	str	r2, [r3, #12]
        break;
 8002dee:	e030      	b.n	8002e52 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	085b      	lsrs	r3, r3, #1
 8002df6:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8002dfa:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	6852      	ldr	r2, [r2, #4]
 8002e02:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e06:	b29a      	uxth	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	60da      	str	r2, [r3, #12]
        break;
 8002e0e:	e020      	b.n	8002e52 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002e10:	f7ff fbfa 	bl	8002608 <HAL_RCC_GetSysClockFreq>
 8002e14:	4602      	mov	r2, r0
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	085b      	lsrs	r3, r3, #1
 8002e1c:	441a      	add	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	60da      	str	r2, [r3, #12]
        break;
 8002e2e:	e010      	b.n	8002e52 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	085b      	lsrs	r3, r3, #1
 8002e36:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	60da      	str	r2, [r3, #12]
        break;
 8002e4a:	e002      	b.n	8002e52 <UART_SetConfig+0x2ae>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	74fb      	strb	r3, [r7, #19]
        break;
 8002e50:	bf00      	nop
    }
  }

  return ret;
 8002e52:	7cfb      	ldrb	r3, [r7, #19]

}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3718      	adds	r7, #24
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	efff69f3 	.word	0xefff69f3
 8002e60:	40013800 	.word	0x40013800
 8002e64:	40021000 	.word	0x40021000
 8002e68:	40004400 	.word	0x40004400
 8002e6c:	40004800 	.word	0x40004800

08002e70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7c:	f003 0301 	and.w	r3, r3, #1
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d00a      	beq.n	8002e9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	430a      	orrs	r2, r1
 8002e98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d00a      	beq.n	8002ebc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ec0:	f003 0304 	and.w	r3, r3, #4
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00a      	beq.n	8002ede <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	430a      	orrs	r2, r1
 8002edc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee2:	f003 0308 	and.w	r3, r3, #8
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d00a      	beq.n	8002f00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	430a      	orrs	r2, r1
 8002efe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f04:	f003 0310 	and.w	r3, r3, #16
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d00a      	beq.n	8002f22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f26:	f003 0320 	and.w	r3, r3, #32
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d00a      	beq.n	8002f44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d01a      	beq.n	8002f86 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f6e:	d10a      	bne.n	8002f86 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00a      	beq.n	8002fa8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	605a      	str	r2, [r3, #4]
  }
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af02      	add	r7, sp, #8
 8002fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002fc6:	f7fd f959 	bl	800027c <HAL_GetTick>
 8002fca:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b08      	cmp	r3, #8
 8002fd8:	d10e      	bne.n	8002ff8 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fda:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f000 f82c 	bl	8003046 <UART_WaitOnFlagUntilTimeout>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d001      	beq.n	8002ff8 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8002ff4:	2303      	movs	r3, #3
 8002ff6:	e022      	b.n	800303e <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0304 	and.w	r3, r3, #4
 8003002:	2b04      	cmp	r3, #4
 8003004:	d10e      	bne.n	8003024 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003006:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800300a:	9300      	str	r3, [sp, #0]
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 f816 	bl	8003046 <UART_WaitOnFlagUntilTimeout>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <UART_CheckIdleState+0x70>
    {
      /* Timeout Occured */
      return HAL_TIMEOUT;
 8003020:	2303      	movs	r3, #3
 8003022:	e00c      	b.n	800303e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2220      	movs	r2, #32
 8003028:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_READY;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2220      	movs	r2, #32
 8003030:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2200      	movs	r2, #0
 8003038:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 800303c:	2300      	movs	r3, #0
}
 800303e:	4618      	mov	r0, r3
 8003040:	3710      	adds	r7, #16
 8003042:	46bd      	mov	sp, r7
 8003044:	bd80      	pop	{r7, pc}

08003046 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	b084      	sub	sp, #16
 800304a:	af00      	add	r7, sp, #0
 800304c:	60f8      	str	r0, [r7, #12]
 800304e:	60b9      	str	r1, [r7, #8]
 8003050:	603b      	str	r3, [r7, #0]
 8003052:	4613      	mov	r3, r2
 8003054:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003056:	e02c      	b.n	80030b2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003058:	69bb      	ldr	r3, [r7, #24]
 800305a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800305e:	d028      	beq.n	80030b2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003060:	69bb      	ldr	r3, [r7, #24]
 8003062:	2b00      	cmp	r3, #0
 8003064:	d007      	beq.n	8003076 <UART_WaitOnFlagUntilTimeout+0x30>
 8003066:	f7fd f909 	bl	800027c <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	429a      	cmp	r2, r3
 8003074:	d21d      	bcs.n	80030b2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003084:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	689a      	ldr	r2, [r3, #8]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 0201 	bic.w	r2, r2, #1
 8003094:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2220      	movs	r2, #32
 800309a:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	2220      	movs	r2, #32
 80030a2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 80030ae:	2303      	movs	r3, #3
 80030b0:	e00f      	b.n	80030d2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	69da      	ldr	r2, [r3, #28]
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	4013      	ands	r3, r2
 80030bc:	68ba      	ldr	r2, [r7, #8]
 80030be:	429a      	cmp	r2, r3
 80030c0:	bf0c      	ite	eq
 80030c2:	2301      	moveq	r3, #1
 80030c4:	2300      	movne	r3, #0
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	461a      	mov	r2, r3
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d0c3      	beq.n	8003058 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	3710      	adds	r7, #16
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}

080030da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030da:	b480      	push	{r7}
 80030dc:	b083      	sub	sp, #12
 80030de:	af00      	add	r7, sp, #0
 80030e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80030f0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f022 0201 	bic.w	r2, r2, #1
 8003100:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2220      	movs	r2, #32
 8003106:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr

08003116 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003116:	b580      	push	{r7, lr}
 8003118:	b084      	sub	sp, #16
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003122:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2200      	movs	r2, #0
 8003128:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2200      	movs	r2, #0
 8003130:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 8003134:	68f8      	ldr	r0, [r7, #12]
 8003136:	f7ff fd2b 	bl	8002b90 <HAL_UART_ErrorCallback>
}
 800313a:	bf00      	nop
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003142:	b480      	push	{r7}
 8003144:	b085      	sub	sp, #20
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b21      	cmp	r3, #33	; 0x21
 8003154:	d146      	bne.n	80031e4 <UART_Transmit_IT+0xa2>
  {
    if(huart->TxXferCount == 0U)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800315c:	b29b      	uxth	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d111      	bne.n	8003186 <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003170:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681a      	ldr	r2, [r3, #0]
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003180:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 8003182:	2300      	movs	r3, #0
 8003184:	e02f      	b.n	80031e6 <UART_Transmit_IT+0xa4>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800318e:	d114      	bne.n	80031ba <UART_Transmit_IT+0x78>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	691b      	ldr	r3, [r3, #16]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d110      	bne.n	80031ba <UART_Transmit_IT+0x78>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800319c:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	881a      	ldrh	r2, [r3, #0]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80031aa:	b292      	uxth	r2, r2
 80031ac:	851a      	strh	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031b2:	1c9a      	adds	r2, r3, #2
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	64da      	str	r2, [r3, #76]	; 0x4c
 80031b8:	e009      	b.n	80031ce <UART_Transmit_IT+0x8c>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031be:	1c59      	adds	r1, r3, #1
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	64d1      	str	r1, [r2, #76]	; 0x4c
 80031c4:	781a      	ldrb	r2, [r3, #0]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	b292      	uxth	r2, r2
 80031cc:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      huart->TxXferCount--;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	3b01      	subs	r3, #1
 80031d8:	b29a      	uxth	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      return HAL_OK;
 80031e0:	2300      	movs	r3, #0
 80031e2:	e000      	b.n	80031e6 <UART_Transmit_IT+0xa4>
    }
  }
  else
  {
    return HAL_BUSY;
 80031e4:	2302      	movs	r3, #2
  }
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3714      	adds	r7, #20
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr

080031f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b082      	sub	sp, #8
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003208:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2220      	movs	r2, #32
 800320e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f7ff fcb2 	bl	8002b7c <HAL_UART_TxCpltCallback>

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003222:	b590      	push	{r4, r7, lr}
 8003224:	b085      	sub	sp, #20
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003230:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8003238:	b2db      	uxtb	r3, r3
 800323a:	2b22      	cmp	r3, #34	; 0x22
 800323c:	d14e      	bne.n	80032dc <UART_Receive_IT+0xba>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003244:	81bb      	strh	r3, [r7, #12]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800324e:	d112      	bne.n	8003276 <UART_Receive_IT+0x54>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10e      	bne.n	8003276 <UART_Receive_IT+0x54>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800325c:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(uhdata & uhMask);
 800325e:	89ba      	ldrh	r2, [r7, #12]
 8003260:	89fb      	ldrh	r3, [r7, #14]
 8003262:	4013      	ands	r3, r2
 8003264:	b29a      	uxth	r2, r3
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2U;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800326e:	1c9a      	adds	r2, r3, #2
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	655a      	str	r2, [r3, #84]	; 0x54
 8003274:	e00b      	b.n	800328e <UART_Receive_IT+0x6c>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003276:	89bb      	ldrh	r3, [r7, #12]
 8003278:	b2d9      	uxtb	r1, r3
 800327a:	89fb      	ldrh	r3, [r7, #14]
 800327c:	b2da      	uxtb	r2, r3
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003282:	1c5c      	adds	r4, r3, #1
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	6544      	str	r4, [r0, #84]	; 0x54
 8003288:	400a      	ands	r2, r1
 800328a:	b2d2      	uxtb	r2, r2
 800328c:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0U)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003294:	b29b      	uxth	r3, r3
 8003296:	3b01      	subs	r3, #1
 8003298:	b29b      	uxth	r3, r3
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	4619      	mov	r1, r3
 800329e:	f8a2 105a 	strh.w	r1, [r2, #90]	; 0x5a
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d118      	bne.n	80032d8 <UART_Receive_IT+0xb6>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80032b4:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	689a      	ldr	r2, [r3, #8]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f022 0201 	bic.w	r2, r2, #1
 80032c4:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 f9a6 	bl	8003620 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80032d4:	2300      	movs	r3, #0
 80032d6:	e00a      	b.n	80032ee <UART_Receive_IT+0xcc>
    }

    return HAL_OK;
 80032d8:	2300      	movs	r3, #0
 80032da:	e008      	b.n	80032ee <UART_Receive_IT+0xcc>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	699a      	ldr	r2, [r3, #24]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f042 0208 	orr.w	r2, r2, #8
 80032ea:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 80032ec:	2302      	movs	r3, #2
  }
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3714      	adds	r7, #20
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd90      	pop	{r4, r7, pc}

080032f6 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80032f6:	b480      	push	{r7}
 80032f8:	b083      	sub	sp, #12
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
	...

0800330c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003310:	f7fc ff5a 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003314:	f000 f876 	bl	8003404 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003318:	f000 f938 	bl	800358c <MX_GPIO_Init>
  MX_DMA_Init();
 800331c:	f000 f918 	bl	8003550 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8003320:	f000 f8e6 	bl	80034f0 <MX_USART2_UART_Init>
  MX_CAN_Init();
 8003324:	f000 f8ae 	bl	8003484 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  sFilterConfig.FilterBank = 0;
 8003328:	4b31      	ldr	r3, [pc, #196]	; (80033f0 <main+0xe4>)
 800332a:	2200      	movs	r2, #0
 800332c:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800332e:	4b30      	ldr	r3, [pc, #192]	; (80033f0 <main+0xe4>)
 8003330:	2200      	movs	r2, #0
 8003332:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8003334:	4b2e      	ldr	r3, [pc, #184]	; (80033f0 <main+0xe4>)
 8003336:	2201      	movs	r2, #1
 8003338:	61da      	str	r2, [r3, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 800333a:	4b2d      	ldr	r3, [pc, #180]	; (80033f0 <main+0xe4>)
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8003340:	4b2b      	ldr	r3, [pc, #172]	; (80033f0 <main+0xe4>)
 8003342:	2200      	movs	r2, #0
 8003344:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8003346:	4b2a      	ldr	r3, [pc, #168]	; (80033f0 <main+0xe4>)
 8003348:	2200      	movs	r2, #0
 800334a:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 800334c:	4b28      	ldr	r3, [pc, #160]	; (80033f0 <main+0xe4>)
 800334e:	2200      	movs	r2, #0
 8003350:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8003352:	4b27      	ldr	r3, [pc, #156]	; (80033f0 <main+0xe4>)
 8003354:	2200      	movs	r2, #0
 8003356:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterActivation=ENABLE;
 8003358:	4b25      	ldr	r3, [pc, #148]	; (80033f0 <main+0xe4>)
 800335a:	2201      	movs	r2, #1
 800335c:	621a      	str	r2, [r3, #32]
  sFilterConfig.SlaveStartFilterBank=14;
 800335e:	4b24      	ldr	r3, [pc, #144]	; (80033f0 <main+0xe4>)
 8003360:	220e      	movs	r2, #14
 8003362:	625a      	str	r2, [r3, #36]	; 0x24
  if(HAL_CAN_ConfigFilter(&hcan,&sFilterConfig) != HAL_OK)
 8003364:	4922      	ldr	r1, [pc, #136]	; (80033f0 <main+0xe4>)
 8003366:	4823      	ldr	r0, [pc, #140]	; (80033f4 <main+0xe8>)
 8003368:	f7fd f88f 	bl	800048a <HAL_CAN_ConfigFilter>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <main+0x6a>
  {
    Error_Handler();
 8003372:	f000 f9ab 	bl	80036cc <Error_Handler>
  }
  if(HAL_CAN_Start(&hcan)!=HAL_OK)
 8003376:	481f      	ldr	r0, [pc, #124]	; (80033f4 <main+0xe8>)
 8003378:	f7fd f951 	bl	800061e <HAL_CAN_Start>
 800337c:	4603      	mov	r3, r0
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <main+0x7a>
  {
    Error_Handler();
 8003382:	f000 f9a3 	bl	80036cc <Error_Handler>
  }

  if(HAL_CAN_ActivateNotification(&hcan,CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 8003386:	2103      	movs	r1, #3
 8003388:	481a      	ldr	r0, [pc, #104]	; (80033f4 <main+0xe8>)
 800338a:	f7fd fa9f 	bl	80008cc <HAL_CAN_ActivateNotification>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d001      	beq.n	8003398 <main+0x8c>
  {
	Error_Handler();
 8003394:	f000 f99a 	bl	80036cc <Error_Handler>
  }
  TxHeader.StdId=0x01;
 8003398:	4b17      	ldr	r3, [pc, #92]	; (80033f8 <main+0xec>)
 800339a:	2201      	movs	r2, #1
 800339c:	601a      	str	r2, [r3, #0]
  //TxHeader.ExtId=0x01;
  TxHeader.RTR = CAN_RTR_DATA;
 800339e:	4b16      	ldr	r3, [pc, #88]	; (80033f8 <main+0xec>)
 80033a0:	2200      	movs	r2, #0
 80033a2:	60da      	str	r2, [r3, #12]
  TxHeader.IDE = CAN_ID_STD;
 80033a4:	4b14      	ldr	r3, [pc, #80]	; (80033f8 <main+0xec>)
 80033a6:	2200      	movs	r2, #0
 80033a8:	609a      	str	r2, [r3, #8]
  TxHeader.DLC = 8;
 80033aa:	4b13      	ldr	r3, [pc, #76]	; (80033f8 <main+0xec>)
 80033ac:	2208      	movs	r2, #8
 80033ae:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = DISABLE;
 80033b0:	4b11      	ldr	r3, [pc, #68]	; (80033f8 <main+0xec>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	751a      	strb	r2, [r3, #20]
  TxData[0] = 0xff;
 80033b6:	4b11      	ldr	r3, [pc, #68]	; (80033fc <main+0xf0>)
 80033b8:	22ff      	movs	r2, #255	; 0xff
 80033ba:	701a      	strb	r2, [r3, #0]
  TxData[1] = 0x01;
 80033bc:	4b0f      	ldr	r3, [pc, #60]	; (80033fc <main+0xf0>)
 80033be:	2201      	movs	r2, #1
 80033c0:	705a      	strb	r2, [r3, #1]
  TxData[2] = 0x00;
 80033c2:	4b0e      	ldr	r3, [pc, #56]	; (80033fc <main+0xf0>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	709a      	strb	r2, [r3, #2]
  TxData[3] = 0x64;
 80033c8:	4b0c      	ldr	r3, [pc, #48]	; (80033fc <main+0xf0>)
 80033ca:	2264      	movs	r2, #100	; 0x64
 80033cc:	70da      	strb	r2, [r3, #3]
  TxData[4] = 0x00;
 80033ce:	4b0b      	ldr	r3, [pc, #44]	; (80033fc <main+0xf0>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	711a      	strb	r2, [r3, #4]
  TxData[5] = 0x80;
 80033d4:	4b09      	ldr	r3, [pc, #36]	; (80033fc <main+0xf0>)
 80033d6:	2280      	movs	r2, #128	; 0x80
 80033d8:	715a      	strb	r2, [r3, #5]
  TxData[6] = 0x00;
 80033da:	4b08      	ldr	r3, [pc, #32]	; (80033fc <main+0xf0>)
 80033dc:	2200      	movs	r2, #0
 80033de:	719a      	strb	r2, [r3, #6]
  TxData[7] = 0x00;
 80033e0:	4b06      	ldr	r3, [pc, #24]	; (80033fc <main+0xf0>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	71da      	strb	r2, [r3, #7]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  get_uart_flag=0;
 80033e6:	4b06      	ldr	r3, [pc, #24]	; (8003400 <main+0xf4>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	701a      	strb	r2, [r3, #0]
 80033ec:	e7fb      	b.n	80033e6 <main+0xda>
 80033ee:	bf00      	nop
 80033f0:	20000040 	.word	0x20000040
 80033f4:	200000ac 	.word	0x200000ac
 80033f8:	20000160 	.word	0x20000160
 80033fc:	200000dc 	.word	0x200000dc
 8003400:	20000038 	.word	0x20000038

08003404 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b090      	sub	sp, #64	; 0x40
 8003408:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800340a:	f107 0318 	add.w	r3, r7, #24
 800340e:	2228      	movs	r2, #40	; 0x28
 8003410:	2100      	movs	r1, #0
 8003412:	4618      	mov	r0, r3
 8003414:	f000 fb50 	bl	8003ab8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003418:	1d3b      	adds	r3, r7, #4
 800341a:	2200      	movs	r2, #0
 800341c:	601a      	str	r2, [r3, #0]
 800341e:	605a      	str	r2, [r3, #4]
 8003420:	609a      	str	r2, [r3, #8]
 8003422:	60da      	str	r2, [r3, #12]
 8003424:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003426:	2302      	movs	r3, #2
 8003428:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800342a:	2301      	movs	r3, #1
 800342c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800342e:	2310      	movs	r3, #16
 8003430:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003432:	2302      	movs	r3, #2
 8003434:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003436:	2300      	movs	r3, #0
 8003438:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800343a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800343e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003440:	f107 0318 	add.w	r3, r7, #24
 8003444:	4618      	mov	r0, r3
 8003446:	f7fe f875 	bl	8001534 <HAL_RCC_OscConfig>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8003450:	f000 f93c 	bl	80036cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003454:	230f      	movs	r3, #15
 8003456:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003458:	2302      	movs	r3, #2
 800345a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800345c:	2300      	movs	r3, #0
 800345e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003460:	2300      	movs	r3, #0
 8003462:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003464:	2300      	movs	r3, #0
 8003466:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003468:	1d3b      	adds	r3, r7, #4
 800346a:	2101      	movs	r1, #1
 800346c:	4618      	mov	r0, r3
 800346e:	f7fe ff4f 	bl	8002310 <HAL_RCC_ClockConfig>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8003478:	f000 f928 	bl	80036cc <Error_Handler>
  }
}
 800347c:	bf00      	nop
 800347e:	3740      	adds	r7, #64	; 0x40
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8003488:	4b17      	ldr	r3, [pc, #92]	; (80034e8 <MX_CAN_Init+0x64>)
 800348a:	4a18      	ldr	r2, [pc, #96]	; (80034ec <MX_CAN_Init+0x68>)
 800348c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 3;
 800348e:	4b16      	ldr	r3, [pc, #88]	; (80034e8 <MX_CAN_Init+0x64>)
 8003490:	2203      	movs	r2, #3
 8003492:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003494:	4b14      	ldr	r3, [pc, #80]	; (80034e8 <MX_CAN_Init+0x64>)
 8003496:	2200      	movs	r2, #0
 8003498:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800349a:	4b13      	ldr	r3, [pc, #76]	; (80034e8 <MX_CAN_Init+0x64>)
 800349c:	2200      	movs	r2, #0
 800349e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 80034a0:	4b11      	ldr	r3, [pc, #68]	; (80034e8 <MX_CAN_Init+0x64>)
 80034a2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80034a6:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 80034a8:	4b0f      	ldr	r3, [pc, #60]	; (80034e8 <MX_CAN_Init+0x64>)
 80034aa:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80034ae:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80034b0:	4b0d      	ldr	r3, [pc, #52]	; (80034e8 <MX_CAN_Init+0x64>)
 80034b2:	2200      	movs	r2, #0
 80034b4:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 80034b6:	4b0c      	ldr	r3, [pc, #48]	; (80034e8 <MX_CAN_Init+0x64>)
 80034b8:	2200      	movs	r2, #0
 80034ba:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80034bc:	4b0a      	ldr	r3, [pc, #40]	; (80034e8 <MX_CAN_Init+0x64>)
 80034be:	2200      	movs	r2, #0
 80034c0:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80034c2:	4b09      	ldr	r3, [pc, #36]	; (80034e8 <MX_CAN_Init+0x64>)
 80034c4:	2200      	movs	r2, #0
 80034c6:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80034c8:	4b07      	ldr	r3, [pc, #28]	; (80034e8 <MX_CAN_Init+0x64>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80034ce:	4b06      	ldr	r3, [pc, #24]	; (80034e8 <MX_CAN_Init+0x64>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80034d4:	4804      	ldr	r0, [pc, #16]	; (80034e8 <MX_CAN_Init+0x64>)
 80034d6:	f7fc fedd 	bl	8000294 <HAL_CAN_Init>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80034e0:	f000 f8f4 	bl	80036cc <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80034e4:	bf00      	nop
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	200000ac 	.word	0x200000ac
 80034ec:	40006400 	.word	0x40006400

080034f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80034f4:	4b14      	ldr	r3, [pc, #80]	; (8003548 <MX_USART2_UART_Init+0x58>)
 80034f6:	4a15      	ldr	r2, [pc, #84]	; (800354c <MX_USART2_UART_Init+0x5c>)
 80034f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80034fa:	4b13      	ldr	r3, [pc, #76]	; (8003548 <MX_USART2_UART_Init+0x58>)
 80034fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003500:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003502:	4b11      	ldr	r3, [pc, #68]	; (8003548 <MX_USART2_UART_Init+0x58>)
 8003504:	2200      	movs	r2, #0
 8003506:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003508:	4b0f      	ldr	r3, [pc, #60]	; (8003548 <MX_USART2_UART_Init+0x58>)
 800350a:	2200      	movs	r2, #0
 800350c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800350e:	4b0e      	ldr	r3, [pc, #56]	; (8003548 <MX_USART2_UART_Init+0x58>)
 8003510:	2200      	movs	r2, #0
 8003512:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003514:	4b0c      	ldr	r3, [pc, #48]	; (8003548 <MX_USART2_UART_Init+0x58>)
 8003516:	220c      	movs	r2, #12
 8003518:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800351a:	4b0b      	ldr	r3, [pc, #44]	; (8003548 <MX_USART2_UART_Init+0x58>)
 800351c:	2200      	movs	r2, #0
 800351e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003520:	4b09      	ldr	r3, [pc, #36]	; (8003548 <MX_USART2_UART_Init+0x58>)
 8003522:	2200      	movs	r2, #0
 8003524:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003526:	4b08      	ldr	r3, [pc, #32]	; (8003548 <MX_USART2_UART_Init+0x58>)
 8003528:	2200      	movs	r2, #0
 800352a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800352c:	4b06      	ldr	r3, [pc, #24]	; (8003548 <MX_USART2_UART_Init+0x58>)
 800352e:	2200      	movs	r2, #0
 8003530:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003532:	4805      	ldr	r0, [pc, #20]	; (8003548 <MX_USART2_UART_Init+0x58>)
 8003534:	f7ff f922 	bl	800277c <HAL_UART_Init>
 8003538:	4603      	mov	r3, r0
 800353a:	2b00      	cmp	r3, #0
 800353c:	d001      	beq.n	8003542 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800353e:	f000 f8c5 	bl	80036cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003542:	bf00      	nop
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	200000f0 	.word	0x200000f0
 800354c:	40004400 	.word	0x40004400

08003550 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b082      	sub	sp, #8
 8003554:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003556:	4b0c      	ldr	r3, [pc, #48]	; (8003588 <MX_DMA_Init+0x38>)
 8003558:	695b      	ldr	r3, [r3, #20]
 800355a:	4a0b      	ldr	r2, [pc, #44]	; (8003588 <MX_DMA_Init+0x38>)
 800355c:	f043 0301 	orr.w	r3, r3, #1
 8003560:	6153      	str	r3, [r2, #20]
 8003562:	4b09      	ldr	r3, [pc, #36]	; (8003588 <MX_DMA_Init+0x38>)
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	607b      	str	r3, [r7, #4]
 800356c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800356e:	2200      	movs	r2, #0
 8003570:	2100      	movs	r1, #0
 8003572:	2010      	movs	r0, #16
 8003574:	f7fd fcd1 	bl	8000f1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8003578:	2010      	movs	r0, #16
 800357a:	f7fd fcea 	bl	8000f52 <HAL_NVIC_EnableIRQ>

}
 800357e:	bf00      	nop
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
 8003586:	bf00      	nop
 8003588:	40021000 	.word	0x40021000

0800358c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b088      	sub	sp, #32
 8003590:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003592:	f107 030c 	add.w	r3, r7, #12
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	605a      	str	r2, [r3, #4]
 800359c:	609a      	str	r2, [r3, #8]
 800359e:	60da      	str	r2, [r3, #12]
 80035a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80035a2:	4b1d      	ldr	r3, [pc, #116]	; (8003618 <MX_GPIO_Init+0x8c>)
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	4a1c      	ldr	r2, [pc, #112]	; (8003618 <MX_GPIO_Init+0x8c>)
 80035a8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80035ac:	6153      	str	r3, [r2, #20]
 80035ae:	4b1a      	ldr	r3, [pc, #104]	; (8003618 <MX_GPIO_Init+0x8c>)
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035b6:	60bb      	str	r3, [r7, #8]
 80035b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ba:	4b17      	ldr	r3, [pc, #92]	; (8003618 <MX_GPIO_Init+0x8c>)
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	4a16      	ldr	r2, [pc, #88]	; (8003618 <MX_GPIO_Init+0x8c>)
 80035c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035c4:	6153      	str	r3, [r2, #20]
 80035c6:	4b14      	ldr	r3, [pc, #80]	; (8003618 <MX_GPIO_Init+0x8c>)
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ce:	607b      	str	r3, [r7, #4]
 80035d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80035d2:	4b11      	ldr	r3, [pc, #68]	; (8003618 <MX_GPIO_Init+0x8c>)
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	4a10      	ldr	r2, [pc, #64]	; (8003618 <MX_GPIO_Init+0x8c>)
 80035d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035dc:	6153      	str	r3, [r2, #20]
 80035de:	4b0e      	ldr	r3, [pc, #56]	; (8003618 <MX_GPIO_Init+0x8c>)
 80035e0:	695b      	ldr	r3, [r3, #20]
 80035e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035e6:	603b      	str	r3, [r7, #0]
 80035e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80035ea:	2200      	movs	r2, #0
 80035ec:	2108      	movs	r1, #8
 80035ee:	480b      	ldr	r0, [pc, #44]	; (800361c <MX_GPIO_Init+0x90>)
 80035f0:	f7fd ff88 	bl	8001504 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80035f4:	2308      	movs	r3, #8
 80035f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80035f8:	2301      	movs	r3, #1
 80035fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fc:	2300      	movs	r3, #0
 80035fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003600:	2300      	movs	r3, #0
 8003602:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8003604:	f107 030c 	add.w	r3, r7, #12
 8003608:	4619      	mov	r1, r3
 800360a:	4804      	ldr	r0, [pc, #16]	; (800361c <MX_GPIO_Init+0x90>)
 800360c:	f7fd fe04 	bl	8001218 <HAL_GPIO_Init>

}
 8003610:	bf00      	nop
 8003612:	3720      	adds	r7, #32
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	40021000 	.word	0x40021000
 800361c:	48000400 	.word	0x48000400

08003620 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef*UartHandle)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,UART1_Data,1,1000);
 8003628:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800362c:	2201      	movs	r2, #1
 800362e:	4905      	ldr	r1, [pc, #20]	; (8003644 <HAL_UART_RxCpltCallback+0x24>)
 8003630:	4805      	ldr	r0, [pc, #20]	; (8003648 <HAL_UART_RxCpltCallback+0x28>)
 8003632:	f7ff f8f4 	bl	800281e <HAL_UART_Transmit>
	get_uart_flag=1;
 8003636:	4b05      	ldr	r3, [pc, #20]	; (800364c <HAL_UART_RxCpltCallback+0x2c>)
 8003638:	2201      	movs	r2, #1
 800363a:	701a      	strb	r2, [r3, #0]
}
 800363c:	bf00      	nop
 800363e:	3708      	adds	r7, #8
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	200000d8 	.word	0x200000d8
 8003648:	200000f0 	.word	0x200000f0
 800364c:	20000038 	.word	0x20000038

08003650 <HAL_CAN_RxFifo0MsgPendingCallback>:
{
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,1);
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan_)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, tx_data, sizeof(tx_data),0xFFFF);
 8003658:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800365c:	220b      	movs	r2, #11
 800365e:	4914      	ldr	r1, [pc, #80]	; (80036b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8003660:	4814      	ldr	r0, [pc, #80]	; (80036b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8003662:	f7ff f8dc 	bl	800281e <HAL_UART_Transmit>
  HAL_CAN_GetRxMessage(&hcan,CAN_RX_FIFO0,&RxHeader,RxData);
 8003666:	4b14      	ldr	r3, [pc, #80]	; (80036b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8003668:	4a14      	ldr	r2, [pc, #80]	; (80036bc <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 800366a:	2100      	movs	r1, #0
 800366c:	4814      	ldr	r0, [pc, #80]	; (80036c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 800366e:	f7fd f81a 	bl	80006a6 <HAL_CAN_GetRxMessage>
  HAL_UART_Transmit(&huart2,RxData,1,0xFFFF);
 8003672:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003676:	2201      	movs	r2, #1
 8003678:	490f      	ldr	r1, [pc, #60]	; (80036b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 800367a:	480e      	ldr	r0, [pc, #56]	; (80036b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 800367c:	f7ff f8cf 	bl	800281e <HAL_UART_Transmit>
  flag *= -1;
 8003680:	4b10      	ldr	r3, [pc, #64]	; (80036c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	425b      	negs	r3, r3
 8003686:	4a0f      	ldr	r2, [pc, #60]	; (80036c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8003688:	6013      	str	r3, [r2, #0]
  if(flag >0){
 800368a:	4b0e      	ldr	r3, [pc, #56]	; (80036c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	2b00      	cmp	r3, #0
 8003690:	dd05      	ble.n	800369e <HAL_CAN_RxFifo0MsgPendingCallback+0x4e>
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,1);
 8003692:	2201      	movs	r2, #1
 8003694:	2108      	movs	r1, #8
 8003696:	480c      	ldr	r0, [pc, #48]	; (80036c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8003698:	f7fd ff34 	bl	8001504 <HAL_GPIO_WritePin>
  }else{
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,0);
  }
}
 800369c:	e004      	b.n	80036a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
	  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,0);
 800369e:	2200      	movs	r2, #0
 80036a0:	2108      	movs	r1, #8
 80036a2:	4809      	ldr	r0, [pc, #36]	; (80036c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80036a4:	f7fd ff2e 	bl	8001504 <HAL_GPIO_WritePin>
}
 80036a8:	bf00      	nop
 80036aa:	3708      	adds	r7, #8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	20000008 	.word	0x20000008
 80036b4:	200000f0 	.word	0x200000f0
 80036b8:	200000e8 	.word	0x200000e8
 80036bc:	20000178 	.word	0x20000178
 80036c0:	200000ac 	.word	0x200000ac
 80036c4:	20000014 	.word	0x20000014
 80036c8:	48000400 	.word	0x48000400

080036cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036cc:	b480      	push	{r7}
 80036ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80036d0:	bf00      	nop
 80036d2:	46bd      	mov	sp, r7
 80036d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d8:	4770      	bx	lr
	...

080036dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036e2:	4b0f      	ldr	r3, [pc, #60]	; (8003720 <HAL_MspInit+0x44>)
 80036e4:	699b      	ldr	r3, [r3, #24]
 80036e6:	4a0e      	ldr	r2, [pc, #56]	; (8003720 <HAL_MspInit+0x44>)
 80036e8:	f043 0301 	orr.w	r3, r3, #1
 80036ec:	6193      	str	r3, [r2, #24]
 80036ee:	4b0c      	ldr	r3, [pc, #48]	; (8003720 <HAL_MspInit+0x44>)
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	607b      	str	r3, [r7, #4]
 80036f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036fa:	4b09      	ldr	r3, [pc, #36]	; (8003720 <HAL_MspInit+0x44>)
 80036fc:	69db      	ldr	r3, [r3, #28]
 80036fe:	4a08      	ldr	r2, [pc, #32]	; (8003720 <HAL_MspInit+0x44>)
 8003700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003704:	61d3      	str	r3, [r2, #28]
 8003706:	4b06      	ldr	r3, [pc, #24]	; (8003720 <HAL_MspInit+0x44>)
 8003708:	69db      	ldr	r3, [r3, #28]
 800370a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800370e:	603b      	str	r3, [r7, #0]
 8003710:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003712:	bf00      	nop
 8003714:	370c      	adds	r7, #12
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	40021000 	.word	0x40021000

08003724 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b08a      	sub	sp, #40	; 0x28
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800372c:	f107 0314 	add.w	r3, r7, #20
 8003730:	2200      	movs	r2, #0
 8003732:	601a      	str	r2, [r3, #0]
 8003734:	605a      	str	r2, [r3, #4]
 8003736:	609a      	str	r2, [r3, #8]
 8003738:	60da      	str	r2, [r3, #12]
 800373a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a29      	ldr	r2, [pc, #164]	; (80037e8 <HAL_CAN_MspInit+0xc4>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d14b      	bne.n	80037de <HAL_CAN_MspInit+0xba>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003746:	4b29      	ldr	r3, [pc, #164]	; (80037ec <HAL_CAN_MspInit+0xc8>)
 8003748:	69db      	ldr	r3, [r3, #28]
 800374a:	4a28      	ldr	r2, [pc, #160]	; (80037ec <HAL_CAN_MspInit+0xc8>)
 800374c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003750:	61d3      	str	r3, [r2, #28]
 8003752:	4b26      	ldr	r3, [pc, #152]	; (80037ec <HAL_CAN_MspInit+0xc8>)
 8003754:	69db      	ldr	r3, [r3, #28]
 8003756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800375a:	613b      	str	r3, [r7, #16]
 800375c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800375e:	4b23      	ldr	r3, [pc, #140]	; (80037ec <HAL_CAN_MspInit+0xc8>)
 8003760:	695b      	ldr	r3, [r3, #20]
 8003762:	4a22      	ldr	r2, [pc, #136]	; (80037ec <HAL_CAN_MspInit+0xc8>)
 8003764:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003768:	6153      	str	r3, [r2, #20]
 800376a:	4b20      	ldr	r3, [pc, #128]	; (80037ec <HAL_CAN_MspInit+0xc8>)
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003772:	60fb      	str	r3, [r7, #12]
 8003774:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003776:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800377a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800377c:	2302      	movs	r3, #2
 800377e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003780:	2300      	movs	r3, #0
 8003782:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003784:	2303      	movs	r3, #3
 8003786:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8003788:	2309      	movs	r3, #9
 800378a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800378c:	f107 0314 	add.w	r3, r7, #20
 8003790:	4619      	mov	r1, r3
 8003792:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003796:	f7fd fd3f 	bl	8001218 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800379a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800379e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037a0:	2302      	movs	r3, #2
 80037a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037a4:	2301      	movs	r3, #1
 80037a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037a8:	2303      	movs	r3, #3
 80037aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 80037ac:	2309      	movs	r3, #9
 80037ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037b0:	f107 0314 	add.w	r3, r7, #20
 80037b4:	4619      	mov	r1, r3
 80037b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037ba:	f7fd fd2d 	bl	8001218 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_TX_IRQn, 0, 0);
 80037be:	2200      	movs	r2, #0
 80037c0:	2100      	movs	r1, #0
 80037c2:	2013      	movs	r0, #19
 80037c4:	f7fd fba9 	bl	8000f1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_TX_IRQn);
 80037c8:	2013      	movs	r0, #19
 80037ca:	f7fd fbc2 	bl	8000f52 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 80037ce:	2200      	movs	r2, #0
 80037d0:	2100      	movs	r1, #0
 80037d2:	2014      	movs	r0, #20
 80037d4:	f7fd fba1 	bl	8000f1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 80037d8:	2014      	movs	r0, #20
 80037da:	f7fd fbba 	bl	8000f52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 80037de:	bf00      	nop
 80037e0:	3728      	adds	r7, #40	; 0x28
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	40006400 	.word	0x40006400
 80037ec:	40021000 	.word	0x40021000

080037f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b08a      	sub	sp, #40	; 0x28
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037f8:	f107 0314 	add.w	r3, r7, #20
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	605a      	str	r2, [r3, #4]
 8003802:	609a      	str	r2, [r3, #8]
 8003804:	60da      	str	r2, [r3, #12]
 8003806:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a2f      	ldr	r2, [pc, #188]	; (80038cc <HAL_UART_MspInit+0xdc>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d157      	bne.n	80038c2 <HAL_UART_MspInit+0xd2>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003812:	4b2f      	ldr	r3, [pc, #188]	; (80038d0 <HAL_UART_MspInit+0xe0>)
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	4a2e      	ldr	r2, [pc, #184]	; (80038d0 <HAL_UART_MspInit+0xe0>)
 8003818:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800381c:	61d3      	str	r3, [r2, #28]
 800381e:	4b2c      	ldr	r3, [pc, #176]	; (80038d0 <HAL_UART_MspInit+0xe0>)
 8003820:	69db      	ldr	r3, [r3, #28]
 8003822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003826:	613b      	str	r3, [r7, #16]
 8003828:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800382a:	4b29      	ldr	r3, [pc, #164]	; (80038d0 <HAL_UART_MspInit+0xe0>)
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	4a28      	ldr	r2, [pc, #160]	; (80038d0 <HAL_UART_MspInit+0xe0>)
 8003830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003834:	6153      	str	r3, [r2, #20]
 8003836:	4b26      	ldr	r3, [pc, #152]	; (80038d0 <HAL_UART_MspInit+0xe0>)
 8003838:	695b      	ldr	r3, [r3, #20]
 800383a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800383e:	60fb      	str	r3, [r7, #12]
 8003840:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8003842:	f248 0304 	movw	r3, #32772	; 0x8004
 8003846:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003848:	2302      	movs	r3, #2
 800384a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800384c:	2300      	movs	r3, #0
 800384e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003850:	2303      	movs	r3, #3
 8003852:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003854:	2307      	movs	r3, #7
 8003856:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003858:	f107 0314 	add.w	r3, r7, #20
 800385c:	4619      	mov	r1, r3
 800385e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003862:	f7fd fcd9 	bl	8001218 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8003866:	4b1b      	ldr	r3, [pc, #108]	; (80038d4 <HAL_UART_MspInit+0xe4>)
 8003868:	4a1b      	ldr	r2, [pc, #108]	; (80038d8 <HAL_UART_MspInit+0xe8>)
 800386a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800386c:	4b19      	ldr	r3, [pc, #100]	; (80038d4 <HAL_UART_MspInit+0xe4>)
 800386e:	2200      	movs	r2, #0
 8003870:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003872:	4b18      	ldr	r3, [pc, #96]	; (80038d4 <HAL_UART_MspInit+0xe4>)
 8003874:	2200      	movs	r2, #0
 8003876:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003878:	4b16      	ldr	r3, [pc, #88]	; (80038d4 <HAL_UART_MspInit+0xe4>)
 800387a:	2280      	movs	r2, #128	; 0x80
 800387c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800387e:	4b15      	ldr	r3, [pc, #84]	; (80038d4 <HAL_UART_MspInit+0xe4>)
 8003880:	2200      	movs	r2, #0
 8003882:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003884:	4b13      	ldr	r3, [pc, #76]	; (80038d4 <HAL_UART_MspInit+0xe4>)
 8003886:	2200      	movs	r2, #0
 8003888:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800388a:	4b12      	ldr	r3, [pc, #72]	; (80038d4 <HAL_UART_MspInit+0xe4>)
 800388c:	2200      	movs	r2, #0
 800388e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003890:	4b10      	ldr	r3, [pc, #64]	; (80038d4 <HAL_UART_MspInit+0xe4>)
 8003892:	2200      	movs	r2, #0
 8003894:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003896:	480f      	ldr	r0, [pc, #60]	; (80038d4 <HAL_UART_MspInit+0xe4>)
 8003898:	f7fd fb75 	bl	8000f86 <HAL_DMA_Init>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 80038a2:	f7ff ff13 	bl	80036cc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a0a      	ldr	r2, [pc, #40]	; (80038d4 <HAL_UART_MspInit+0xe4>)
 80038aa:	665a      	str	r2, [r3, #100]	; 0x64
 80038ac:	4a09      	ldr	r2, [pc, #36]	; (80038d4 <HAL_UART_MspInit+0xe4>)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80038b2:	2200      	movs	r2, #0
 80038b4:	2100      	movs	r1, #0
 80038b6:	2026      	movs	r0, #38	; 0x26
 80038b8:	f7fd fb2f 	bl	8000f1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80038bc:	2026      	movs	r0, #38	; 0x26
 80038be:	f7fd fb48 	bl	8000f52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80038c2:	bf00      	nop
 80038c4:	3728      	adds	r7, #40	; 0x28
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	40004400 	.word	0x40004400
 80038d0:	40021000 	.word	0x40021000
 80038d4:	20000068 	.word	0x20000068
 80038d8:	4002006c 	.word	0x4002006c

080038dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80038e0:	bf00      	nop
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr

080038ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038ea:	b480      	push	{r7}
 80038ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038ee:	e7fe      	b.n	80038ee <HardFault_Handler+0x4>

080038f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038f4:	e7fe      	b.n	80038f4 <MemManage_Handler+0x4>

080038f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038f6:	b480      	push	{r7}
 80038f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038fa:	e7fe      	b.n	80038fa <BusFault_Handler+0x4>

080038fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003900:	e7fe      	b.n	8003900 <UsageFault_Handler+0x4>

08003902 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003902:	b480      	push	{r7}
 8003904:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003906:	bf00      	nop
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003910:	b480      	push	{r7}
 8003912:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003914:	bf00      	nop
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800391e:	b480      	push	{r7}
 8003920:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003922:	bf00      	nop
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003930:	f7fc fc90 	bl	8000254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003934:	bf00      	nop
 8003936:	bd80      	pop	{r7, pc}

08003938 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800393c:	4802      	ldr	r0, [pc, #8]	; (8003948 <DMA1_Channel6_IRQHandler+0x10>)
 800393e:	f7fd fba7 	bl	8001090 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8003942:	bf00      	nop
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	20000068 	.word	0x20000068

0800394c <CAN_TX_IRQHandler>:

/**
  * @brief This function handles CAN TX interrupt.
  */
void CAN_TX_IRQHandler(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_TX_IRQn 0 */

  /* USER CODE END CAN_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8003950:	4802      	ldr	r0, [pc, #8]	; (800395c <CAN_TX_IRQHandler+0x10>)
 8003952:	f7fc ffe1 	bl	8000918 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_TX_IRQn 1 */

  /* USER CODE END CAN_TX_IRQn 1 */
}
 8003956:	bf00      	nop
 8003958:	bd80      	pop	{r7, pc}
 800395a:	bf00      	nop
 800395c:	200000ac 	.word	0x200000ac

08003960 <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8003964:	4802      	ldr	r0, [pc, #8]	; (8003970 <CAN_RX0_IRQHandler+0x10>)
 8003966:	f7fc ffd7 	bl	8000918 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 800396a:	bf00      	nop
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	200000ac 	.word	0x200000ac

08003974 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003978:	4802      	ldr	r0, [pc, #8]	; (8003984 <USART2_IRQHandler+0x10>)
 800397a:	f7fe ffdd 	bl	8002938 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800397e:	bf00      	nop
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	200000f0 	.word	0x200000f0

08003988 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003988:	b480      	push	{r7}
 800398a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800398c:	4b1f      	ldr	r3, [pc, #124]	; (8003a0c <SystemInit+0x84>)
 800398e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003992:	4a1e      	ldr	r2, [pc, #120]	; (8003a0c <SystemInit+0x84>)
 8003994:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003998:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800399c:	4b1c      	ldr	r3, [pc, #112]	; (8003a10 <SystemInit+0x88>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a1b      	ldr	r2, [pc, #108]	; (8003a10 <SystemInit+0x88>)
 80039a2:	f043 0301 	orr.w	r3, r3, #1
 80039a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80039a8:	4b19      	ldr	r3, [pc, #100]	; (8003a10 <SystemInit+0x88>)
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	4918      	ldr	r1, [pc, #96]	; (8003a10 <SystemInit+0x88>)
 80039ae:	4b19      	ldr	r3, [pc, #100]	; (8003a14 <SystemInit+0x8c>)
 80039b0:	4013      	ands	r3, r2
 80039b2:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80039b4:	4b16      	ldr	r3, [pc, #88]	; (8003a10 <SystemInit+0x88>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a15      	ldr	r2, [pc, #84]	; (8003a10 <SystemInit+0x88>)
 80039ba:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80039be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039c2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80039c4:	4b12      	ldr	r3, [pc, #72]	; (8003a10 <SystemInit+0x88>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a11      	ldr	r2, [pc, #68]	; (8003a10 <SystemInit+0x88>)
 80039ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039ce:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80039d0:	4b0f      	ldr	r3, [pc, #60]	; (8003a10 <SystemInit+0x88>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	4a0e      	ldr	r2, [pc, #56]	; (8003a10 <SystemInit+0x88>)
 80039d6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80039da:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80039dc:	4b0c      	ldr	r3, [pc, #48]	; (8003a10 <SystemInit+0x88>)
 80039de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039e0:	4a0b      	ldr	r2, [pc, #44]	; (8003a10 <SystemInit+0x88>)
 80039e2:	f023 030f 	bic.w	r3, r3, #15
 80039e6:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80039e8:	4b09      	ldr	r3, [pc, #36]	; (8003a10 <SystemInit+0x88>)
 80039ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80039ec:	4908      	ldr	r1, [pc, #32]	; (8003a10 <SystemInit+0x88>)
 80039ee:	4b0a      	ldr	r3, [pc, #40]	; (8003a18 <SystemInit+0x90>)
 80039f0:	4013      	ands	r3, r2
 80039f2:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80039f4:	4b06      	ldr	r3, [pc, #24]	; (8003a10 <SystemInit+0x88>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80039fa:	4b04      	ldr	r3, [pc, #16]	; (8003a0c <SystemInit+0x84>)
 80039fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a00:	609a      	str	r2, [r3, #8]
#endif
}
 8003a02:	bf00      	nop
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr
 8003a0c:	e000ed00 	.word	0xe000ed00
 8003a10:	40021000 	.word	0x40021000
 8003a14:	f87fc00c 	.word	0xf87fc00c
 8003a18:	ff00fccc 	.word	0xff00fccc

08003a1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003a1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a54 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003a20:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003a22:	e003      	b.n	8003a2c <LoopCopyDataInit>

08003a24 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003a24:	4b0c      	ldr	r3, [pc, #48]	; (8003a58 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003a26:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003a28:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003a2a:	3104      	adds	r1, #4

08003a2c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003a2c:	480b      	ldr	r0, [pc, #44]	; (8003a5c <LoopForever+0xa>)
	ldr	r3, =_edata
 8003a2e:	4b0c      	ldr	r3, [pc, #48]	; (8003a60 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003a30:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003a32:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003a34:	d3f6      	bcc.n	8003a24 <CopyDataInit>
	ldr	r2, =_sbss
 8003a36:	4a0b      	ldr	r2, [pc, #44]	; (8003a64 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003a38:	e002      	b.n	8003a40 <LoopFillZerobss>

08003a3a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003a3a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003a3c:	f842 3b04 	str.w	r3, [r2], #4

08003a40 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003a40:	4b09      	ldr	r3, [pc, #36]	; (8003a68 <LoopForever+0x16>)
	cmp	r2, r3
 8003a42:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003a44:	d3f9      	bcc.n	8003a3a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003a46:	f7ff ff9f 	bl	8003988 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a4a:	f000 f811 	bl	8003a70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003a4e:	f7ff fc5d 	bl	800330c <main>

08003a52 <LoopForever>:

LoopForever:
    b LoopForever
 8003a52:	e7fe      	b.n	8003a52 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003a54:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8003a58:	08003b20 	.word	0x08003b20
	ldr	r0, =_sdata
 8003a5c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003a60:	2000001c 	.word	0x2000001c
	ldr	r2, =_sbss
 8003a64:	2000001c 	.word	0x2000001c
	ldr	r3, = _ebss
 8003a68:	20000194 	.word	0x20000194

08003a6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003a6c:	e7fe      	b.n	8003a6c <ADC1_2_IRQHandler>
	...

08003a70 <__libc_init_array>:
 8003a70:	b570      	push	{r4, r5, r6, lr}
 8003a72:	4e0d      	ldr	r6, [pc, #52]	; (8003aa8 <__libc_init_array+0x38>)
 8003a74:	4c0d      	ldr	r4, [pc, #52]	; (8003aac <__libc_init_array+0x3c>)
 8003a76:	1ba4      	subs	r4, r4, r6
 8003a78:	10a4      	asrs	r4, r4, #2
 8003a7a:	2500      	movs	r5, #0
 8003a7c:	42a5      	cmp	r5, r4
 8003a7e:	d109      	bne.n	8003a94 <__libc_init_array+0x24>
 8003a80:	4e0b      	ldr	r6, [pc, #44]	; (8003ab0 <__libc_init_array+0x40>)
 8003a82:	4c0c      	ldr	r4, [pc, #48]	; (8003ab4 <__libc_init_array+0x44>)
 8003a84:	f000 f820 	bl	8003ac8 <_init>
 8003a88:	1ba4      	subs	r4, r4, r6
 8003a8a:	10a4      	asrs	r4, r4, #2
 8003a8c:	2500      	movs	r5, #0
 8003a8e:	42a5      	cmp	r5, r4
 8003a90:	d105      	bne.n	8003a9e <__libc_init_array+0x2e>
 8003a92:	bd70      	pop	{r4, r5, r6, pc}
 8003a94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003a98:	4798      	blx	r3
 8003a9a:	3501      	adds	r5, #1
 8003a9c:	e7ee      	b.n	8003a7c <__libc_init_array+0xc>
 8003a9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003aa2:	4798      	blx	r3
 8003aa4:	3501      	adds	r5, #1
 8003aa6:	e7f2      	b.n	8003a8e <__libc_init_array+0x1e>
 8003aa8:	08003b18 	.word	0x08003b18
 8003aac:	08003b18 	.word	0x08003b18
 8003ab0:	08003b18 	.word	0x08003b18
 8003ab4:	08003b1c 	.word	0x08003b1c

08003ab8 <memset>:
 8003ab8:	4402      	add	r2, r0
 8003aba:	4603      	mov	r3, r0
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d100      	bne.n	8003ac2 <memset+0xa>
 8003ac0:	4770      	bx	lr
 8003ac2:	f803 1b01 	strb.w	r1, [r3], #1
 8003ac6:	e7f9      	b.n	8003abc <memset+0x4>

08003ac8 <_init>:
 8003ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aca:	bf00      	nop
 8003acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ace:	bc08      	pop	{r3}
 8003ad0:	469e      	mov	lr, r3
 8003ad2:	4770      	bx	lr

08003ad4 <_fini>:
 8003ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ad6:	bf00      	nop
 8003ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ada:	bc08      	pop	{r3}
 8003adc:	469e      	mov	lr, r3
 8003ade:	4770      	bx	lr
