Running: xsim.dir/uart_receiver_tb_time_synth/xsimk -simmode gui -wdb uart_receiver_tb_time_synth.wdb -simrunnum 0 -socket 52171
Design successfully loaded
Design Loading Memory Usage: 34928 KB (Peak: 34928 KB)
Design Loading CPU Usage: 60 ms
Simulation completed
Simulation Memory Usage: 117184 KB (Peak: 182200 KB)
Simulation CPU Usage: 27700 ms
