Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Aug 24 00:26:24 2020
| Host         : LAPTOP-INQB0GMU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Input_Controller_control_sets_placed.rpt
| Design       : Input_Controller
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|     10 |            1 |
|     14 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |            9 |
| Yes          | No                    | No                     |             240 |           33 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-----------------------+---------------------------------+------------------+----------------+
|   Clock Signal  |     Enable Signal     |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------+-----------------------+---------------------------------+------------------+----------------+
|  mclk_IBUF_BUFG |                       |                                 |                1 |              2 |
|  sclk           | CONTROLLER_ENT/sel    | CONTROLLER_ENT/count_rst        |                1 |              8 |
|  mclk_IBUF_BUFG |                       | sclkdiv[4]_i_1_n_0              |                2 |             10 |
|  sclk           |                       |                                 |                3 |             14 |
|  sclk           |                       | display/cdcount[10]_i_1_n_0     |                3 |             22 |
|  sclk           | FILTER_ENT_0/tc       |                                 |                5 |             24 |
|  sclk           | FILTER_ENT_1/tc       |                                 |                3 |             24 |
|  sclk           |                       | take_sample_counter[12]_i_1_n_0 |                4 |             26 |
|  sclk           | CONTROLLER_ENT/out[1] |                                 |                5 |             48 |
|  sclk           | CONTROLLER_ENT/out[0] |                                 |                6 |             48 |
|  sclk           | FILTER_ENT_0/count    |                                 |                7 |             48 |
|  sclk           | FILTER_ENT_1/count    |                                 |                7 |             48 |
+-----------------+-----------------------+---------------------------------+------------------+----------------+


