ASIC_NUM_SCRATCH
CCE_ERR_INT_CNT
CCE_MISC_INT_CNT
CCE_NUM_32_BIT_COUNTERS
CCE_NUM_32_BIT_INT_COUNTERS
CCE_NUM_INT_CSRS
CCE_NUM_INT_MAP_CSRS
CCE_NUM_MSIX_PBAS
CCE_NUM_MSIX_VECTORS
CCE_NUM_SCRATCH
CCE_PCIE_POSTED_CRDT_STALL_CNT
CCE_PCIE_TRGT_STALL_CNT
CCE_PIO_WR_STALL_CNT
CCE_RCV_AVAIL_INT_CNT
CCE_RCV_URGENT_INT_CNT
CCE_SDMA_INT_CNT
CCE_SEND_CREDIT_INT_CNT
DCC_CFG_LED_CNTRL
DCC_CFG_LED_CNTRL_LED_CNTRL_SMASK
DCC_CFG_LED_CNTRL_LED_SW_BLINK_RATE_SHIFT
DCC_CFG_LED_CNTRL_LED_SW_BLINK_RATE_SMASK
DCC_CFG_PORT_CONFIG
DCC_CFG_PORT_CONFIG1
DCC_CFG_PORT_CONFIG1_DLID_MASK_MASK
DCC_CFG_PORT_CONFIG1_DLID_MASK_SHIFT
DCC_CFG_PORT_CONFIG1_DLID_MASK_SMASK
DCC_CFG_PORT_CONFIG1_TARGET_DLID_MASK
DCC_CFG_PORT_CONFIG1_TARGET_DLID_SHIFT
DCC_CFG_PORT_CONFIG1_TARGET_DLID_SMASK
DCC_CFG_PORT_CONFIG_LINK_STATE_MASK
DCC_CFG_PORT_CONFIG_LINK_STATE_SHIFT
DCC_CFG_PORT_CONFIG_LINK_STATE_SMASK
DCC_CFG_PORT_CONFIG_MTU_CAP_MASK
DCC_CFG_PORT_CONFIG_MTU_CAP_SHIFT
DCC_CFG_PORT_CONFIG_MTU_CAP_SMASK
DCC_CFG_RESET
DCC_CFG_RESET_RESET_LCB_SHIFT
DCC_CFG_RESET_RESET_RX_FPE_SHIFT
DCC_CFG_SC_VL_TABLE_15_0
DCC_CFG_SC_VL_TABLE_15_0_ENTRY0_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY10_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY11_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY12_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY13_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY14_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY15_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY1_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY2_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY3_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY4_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY5_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY6_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY7_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY8_SHIFT
DCC_CFG_SC_VL_TABLE_15_0_ENTRY9_SHIFT
DCC_CFG_SC_VL_TABLE_31_16
DCC_CFG_SC_VL_TABLE_31_16_ENTRY16_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY17_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY18_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY19_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY20_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY21_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY22_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY23_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY24_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY25_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY26_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY27_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY28_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY29_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY30_SHIFT
DCC_CFG_SC_VL_TABLE_31_16_ENTRY31_SHIFT
DCC_ERR_DROPPED_PKT_CNT
DCC_ERR_FLG
DCC_ERR_FLG_BAD_CRDT_ACK_ERR_SMASK
DCC_ERR_FLG_BAD_CTRL_DIST_ERR_SMASK
DCC_ERR_FLG_BAD_CTRL_FLIT_ERR_SMASK
DCC_ERR_FLG_BAD_DLID_TARGET_ERR_SMASK
DCC_ERR_FLG_BAD_HEAD_DIST_ERR_SMASK
DCC_ERR_FLG_BAD_L2_ERR_SMASK
DCC_ERR_FLG_BAD_LVER_ERR_SMASK
DCC_ERR_FLG_BAD_MID_TAIL_ERR_SMASK
DCC_ERR_FLG_BAD_PKT_LENGTH_ERR_SMASK
DCC_ERR_FLG_BAD_PREEMPTION_ERR_SMASK
DCC_ERR_FLG_BAD_SC_ERR_SMASK
DCC_ERR_FLG_BAD_TAIL_DIST_ERR_SMASK
DCC_ERR_FLG_BAD_VL_MARKER_ERR_SMASK
DCC_ERR_FLG_CLR
DCC_ERR_FLG_CSR_ACCESS_BLOCKED_HOST_SMASK
DCC_ERR_FLG_CSR_ACCESS_BLOCKED_UC_SMASK
DCC_ERR_FLG_CSR_INVAL_ADDR_SMASK
DCC_ERR_FLG_CSR_PARITY_ERR_SMASK
DCC_ERR_FLG_DLID_ZERO_ERR_SMASK
DCC_ERR_FLG_EN
DCC_ERR_FLG_EN_CSR_ACCESS_BLOCKED_HOST_SMASK
DCC_ERR_FLG_EN_CSR_ACCESS_BLOCKED_UC_SMASK
DCC_ERR_FLG_EVENT_CNTR_PARITY_ERR_SMASK
DCC_ERR_FLG_EVENT_CNTR_ROLLOVER_ERR_SMASK
DCC_ERR_FLG_FMCONFIG_ERR_SMASK
DCC_ERR_FLG_FPE_TX_FIFO_OVFLW_ERR_SMASK
DCC_ERR_FLG_FPE_TX_FIFO_UNFLW_ERR_SMASK
DCC_ERR_FLG_LATE_EBP_ERR_SMASK
DCC_ERR_FLG_LATE_LONG_ERR_SMASK
DCC_ERR_FLG_LATE_SHORT_ERR_SMASK
DCC_ERR_FLG_LENGTH_MTU_ERR_SMASK
DCC_ERR_FLG_LINK_ERR_SMASK
DCC_ERR_FLG_MISC_CNTR_ROLLOVER_ERR_SMASK
DCC_ERR_FLG_NONVL15_STATE_ERR_SMASK
DCC_ERR_FLG_PERM_NVL15_ERR_SMASK
DCC_ERR_FLG_PREEMPTION_ERR_SMASK
DCC_ERR_FLG_PREEMPTIONVL15_ERR_SMASK
DCC_ERR_FLG_RCVPORT_ERR_SMASK
DCC_ERR_FLG_RX_BYTE_SHFT_PARITY_ERR_SMASK
DCC_ERR_FLG_RX_CTRL_PARITY_MBE_ERR_SMASK
DCC_ERR_FLG_RX_EARLY_DROP_ERR_SMASK
DCC_ERR_FLG_SLID_ZERO_ERR_SMASK
DCC_ERR_FLG_TX_BYTE_SHFT_PARITY_ERR_SMASK
DCC_ERR_FLG_TX_CTRL_PARITY_ERR_SMASK
DCC_ERR_FLG_TX_CTRL_PARITY_MBE_ERR_SMASK
DCC_ERR_FLG_TX_SC_PARITY_ERR_SMASK
DCC_ERR_FLG_UNCORRECTABLE_ERR_SMASK
DCC_ERR_FLG_UNSUP_PKT_TYPE_SMASK
DCC_ERR_FLG_UNSUP_VL_ERR_SMASK
DCC_ERR_FLG_VL15_MULTI_ERR_SMASK
DCC_ERR_FMCONFIG_ERR_CNT
DCC_ERR_INFO_FMCONFIG
DCC_ERR_INFO_PORTRCV
DCC_ERR_INFO_PORTRCV_HDR0
DCC_ERR_INFO_PORTRCV_HDR1
DCC_ERR_INFO_UNCORRECTABLE
DCC_ERR_PORTRCV_ERR_CNT
DCC_ERR_RCVREMOTE_PHY_ERR_CNT
DCC_ERR_UNCORRECTABLE_CNT
DCC_PRF_PORT_MARK_FECN_CNT
DCC_PRF_PORT_RCV_BECN_CNT
DCC_PRF_PORT_RCV_BUBBLE_CNT
DCC_PRF_PORT_RCV_CORRECTABLE_CNT
DCC_PRF_PORT_RCV_DATA_CNT
DCC_PRF_PORT_RCV_FECN_CNT
DCC_PRF_PORT_RCV_MULTICAST_PKT_CNT
DCC_PRF_PORT_RCV_PKTS_CNT
DCC_PRF_PORT_VL_MARK_FECN_CNT
DCC_PRF_PORT_VL_RCV_BECN_CNT
DCC_PRF_PORT_VL_RCV_BUBBLE_CNT
DCC_PRF_PORT_VL_RCV_DATA_CNT
DCC_PRF_PORT_VL_RCV_FECN_CNT
DCC_PRF_PORT_VL_RCV_PKTS_CNT
DCC_PRF_PORT_XMIT_CORRECTABLE_CNT
DCC_PRF_PORT_XMIT_DATA_CNT
DCC_PRF_PORT_XMIT_MULTICAST_CNT
DCC_PRF_PORT_XMIT_PKTS_CNT
DCC_PRF_RX_FLOW_CRTL_CNT
DCC_PRF_TX_FLOW_CRTL_CNT
DC_DC8051_CFG_CSR_ACCESS_SEL
DC_DC8051_CFG_CSR_ACCESS_SEL_DCC_SMASK
DC_DC8051_CFG_CSR_ACCESS_SEL_LCB_SMASK
DC_DC8051_CFG_EXT_DEV_0
DC_DC8051_CFG_EXT_DEV_0_COMPLETED_SMASK
DC_DC8051_CFG_EXT_DEV_0_RETURN_CODE_SHIFT
DC_DC8051_CFG_EXT_DEV_0_RSP_DATA_SHIFT
DC_DC8051_CFG_EXT_DEV_1
DC_DC8051_CFG_EXT_DEV_1_REQ_DATA_MASK
DC_DC8051_CFG_EXT_DEV_1_REQ_DATA_SHIFT
DC_DC8051_CFG_EXT_DEV_1_REQ_DATA_SMASK
DC_DC8051_CFG_EXT_DEV_1_REQ_NEW_SMASK
DC_DC8051_CFG_EXT_DEV_1_REQ_TYPE_MASK
DC_DC8051_CFG_EXT_DEV_1_REQ_TYPE_SHIFT
DC_DC8051_CFG_HOST_CMD_0
DC_DC8051_CFG_HOST_CMD_0_REQ_DATA_MASK
DC_DC8051_CFG_HOST_CMD_0_REQ_DATA_SHIFT
DC_DC8051_CFG_HOST_CMD_0_REQ_NEW_SMASK
DC_DC8051_CFG_HOST_CMD_0_REQ_TYPE_MASK
DC_DC8051_CFG_HOST_CMD_0_REQ_TYPE_SHIFT
DC_DC8051_CFG_HOST_CMD_1
DC_DC8051_CFG_HOST_CMD_1_COMPLETED_SMASK
DC_DC8051_CFG_HOST_CMD_1_RETURN_CODE_MASK
DC_DC8051_CFG_HOST_CMD_1_RETURN_CODE_SHIFT
DC_DC8051_CFG_HOST_CMD_1_RSP_DATA_MASK
DC_DC8051_CFG_HOST_CMD_1_RSP_DATA_SHIFT
DC_DC8051_CFG_LOCAL_GUID
DC_DC8051_CFG_MODE
DC_DC8051_CFG_RAM_ACCESS_CTRL
DC_DC8051_CFG_RAM_ACCESS_CTRL_ADDRESS_MASK
DC_DC8051_CFG_RAM_ACCESS_CTRL_ADDRESS_SHIFT
DC_DC8051_CFG_RAM_ACCESS_CTRL_WRITE_ENA_SMASK
DC_DC8051_CFG_RAM_ACCESS_CTRL_READ_ENA_SMASK
DC_DC8051_CFG_RAM_ACCESS_SETUP
DC_DC8051_CFG_RAM_ACCESS_SETUP_AUTO_INCR_ADDR_SMASK
DC_DC8051_CFG_RAM_ACCESS_SETUP_RAM_SEL_SMASK
DC_DC8051_CFG_RAM_ACCESS_STATUS
DC_DC8051_CFG_RAM_ACCESS_STATUS_ACCESS_COMPLETED_SMASK
DC_DC8051_CFG_RAM_ACCESS_WR_DATA
DC_DC8051_CFG_RAM_ACCESS_RD_DATA
DC_DC8051_CFG_RST
DC_DC8051_CFG_RST_CRAM_SMASK
DC_DC8051_CFG_RST_DRAM_SMASK
DC_DC8051_CFG_RST_IRAM_SMASK
DC_DC8051_CFG_RST_M8051W_SMASK
DC_DC8051_CFG_RST_SFR_SMASK
DC_DC8051_DBG_ERR_INFO_SET_BY_8051
DC_DC8051_DBG_ERR_INFO_SET_BY_8051_ERROR_MASK
DC_DC8051_DBG_ERR_INFO_SET_BY_8051_ERROR_SHIFT
DC_DC8051_DBG_ERR_INFO_SET_BY_8051_HOST_MSG_MASK
DC_DC8051_DBG_ERR_INFO_SET_BY_8051_HOST_MSG_SHIFT
DC_DC8051_ERR_CLR
DC_DC8051_ERR_EN
DC_DC8051_ERR_EN_LOST_8051_HEART_BEAT_SMASK
DC_DC8051_ERR_FLG
DC_DC8051_ERR_FLG_CRAM_MBE_SMASK
DC_DC8051_ERR_FLG_CRAM_SBE_SMASK
DC_DC8051_ERR_FLG_DRAM_MBE_SMASK
DC_DC8051_ERR_FLG_DRAM_SBE_SMASK
DC_DC8051_ERR_FLG_INVALID_CSR_ADDR_SMASK
DC_DC8051_ERR_FLG_IRAM_MBE_SMASK
DC_DC8051_ERR_FLG_IRAM_SBE_SMASK
DC_DC8051_ERR_FLG_LOST_8051_HEART_BEAT_SMASK
DC_DC8051_ERR_FLG_SET_BY_8051_SMASK
DC_DC8051_ERR_FLG_UNMATCHED_SECURE_MSG_ACROSS_BCC_LANES_SMASK
DC_DC8051_STS_CUR_STATE
DC_DC8051_STS_CUR_STATE_FIRMWARE_MASK
DC_DC8051_STS_CUR_STATE_FIRMWARE_SHIFT
DC_DC8051_STS_CUR_STATE_PORT_MASK
DC_DC8051_STS_CUR_STATE_PORT_SHIFT
DC_DC8051_STS_LOCAL_FM_SECURITY
DC_DC8051_STS_LOCAL_FM_SECURITY_DISABLED_MASK
DC_DC8051_STS_REMOTE_FM_SECURITY
DC_DC8051_STS_REMOTE_GUID
DC_DC8051_STS_REMOTE_NODE_TYPE
DC_DC8051_STS_REMOTE_NODE_TYPE_VAL_MASK
DC_DC8051_STS_REMOTE_PORT_NO
DC_DC8051_STS_REMOTE_PORT_NO_VAL_SMASK
DC_LCB_CFG_ALLOW_LINK_UP
DC_LCB_CFG_ALLOW_LINK_UP_VAL_SHIFT
DC_LCB_CFG_CRC_MODE
DC_LCB_CFG_CRC_MODE_TX_VAL_SHIFT
DC_LCB_CFG_IGNORE_LOST_RCLK
DC_LCB_CFG_IGNORE_LOST_RCLK_EN_SMASK
DC_LCB_CFG_LANE_WIDTH
DC_LCB_CFG_LINK_KILL_EN
DC_LCB_CFG_LINK_KILL_EN_FLIT_INPUT_BUF_MBE_SMASK
DC_LCB_CFG_LINK_KILL_EN_REPLAY_BUF_MBE_SMASK
DC_LCB_CFG_LN_DCLK
DC_LCB_CFG_LOOPBACK
DC_LCB_CFG_LOOPBACK_VAL_SHIFT
DC_LCB_CFG_RUN
DC_LCB_CFG_RUN_EN_SHIFT
DC_LCB_CFG_RX_FIFOS_RADR
DC_LCB_CFG_RX_FIFOS_RADR_DO_NOT_JUMP_VAL_SHIFT
DC_LCB_CFG_RX_FIFOS_RADR_OK_TO_JUMP_VAL_SHIFT
DC_LCB_CFG_RX_FIFOS_RADR_RST_VAL_SHIFT
DC_LCB_CFG_TX_FIFOS_RADR
DC_LCB_CFG_TX_FIFOS_RADR_RST_VAL_SHIFT
DC_LCB_CFG_TX_FIFOS_RESET
DC_LCB_CFG_TX_FIFOS_RESET_VAL_SHIFT
DC_LCB_CFG_REINIT_AS_SLAVE
DC_LCB_CFG_CNT_FOR_SKIP_STALL
DC_LCB_CFG_CLK_CNTR
DC_LCB_ERR_CLR
DC_LCB_ERR_EN
DC_LCB_ERR_FLG
DC_LCB_ERR_FLG_REDUNDANT_FLIT_PARITY_ERR_SMASK
DC_LCB_ERR_FLG_NEG_EDGE_LINK_TRANSFER_ACTIVE_SMASK
DC_LCB_ERR_FLG_HOLD_REINIT_SMASK
DC_LCB_ERR_FLG_RST_FOR_INCOMPLT_RND_TRIP_SMASK
DC_LCB_ERR_FLG_RST_FOR_LINK_TIMEOUT_SMASK
DC_LCB_ERR_FLG_CREDIT_RETURN_FLIT_MBE_SMASK
DC_LCB_ERR_FLG_REPLAY_BUF_SBE_SMASK
DC_LCB_ERR_FLG_REPLAY_BUF_MBE_SMASK
DC_LCB_ERR_FLG_FLIT_INPUT_BUF_SBE_SMASK
DC_LCB_ERR_FLG_FLIT_INPUT_BUF_MBE_SMASK
DC_LCB_ERR_FLG_VL_ACK_INPUT_WRONG_CRC_MODE_SMASK
DC_LCB_ERR_FLG_VL_ACK_INPUT_PARITY_ERR_SMASK
DC_LCB_ERR_FLG_VL_ACK_INPUT_BUF_OFLW_SMASK
DC_LCB_ERR_FLG_FLIT_INPUT_BUF_OFLW_SMASK
DC_LCB_ERR_FLG_ILLEGAL_FLIT_ENCODING_SMASK
DC_LCB_ERR_FLG_ILLEGAL_NULL_LTP_SMASK
DC_LCB_ERR_FLG_UNEXPECTED_ROUND_TRIP_MARKER_SMASK
DC_LCB_ERR_FLG_UNEXPECTED_REPLAY_MARKER_SMASK
DC_LCB_ERR_FLG_RCLK_STOPPED_SMASK
DC_LCB_ERR_FLG_CRC_ERR_CNT_HIT_LIMIT_SMASK
DC_LCB_ERR_FLG_REINIT_FOR_LN_DEGRADE_SMASK
DC_LCB_ERR_FLG_REINIT_FROM_PEER_SMASK
DC_LCB_ERR_FLG_SEQ_CRC_ERR_SMASK
DC_LCB_ERR_FLG_RX_LESS_THAN_FOUR_LNS_SMASK
DC_LCB_ERR_FLG_TX_LESS_THAN_FOUR_LNS_SMASK
DC_LCB_ERR_FLG_LOST_REINIT_STALL_OR_TOS_SMASK
DC_LCB_ERR_FLG_ALL_LNS_FAILED_REINIT_TEST_SMASK
DC_LCB_ERR_FLG_RST_FOR_FAILED_DESKEW_SMASK
DC_LCB_ERR_FLG_INVALID_CSR_ADDR_SMASK
DC_LCB_ERR_FLG_CSR_PARITY_ERR_SMASK
DC_LCB_ERR_INFO_CRC_ERR_LN0
DC_LCB_ERR_INFO_CRC_ERR_LN1
DC_LCB_ERR_INFO_CRC_ERR_LN2
DC_LCB_ERR_INFO_CRC_ERR_LN3
DC_LCB_ERR_INFO_CRC_ERR_MULTI_LN
DC_LCB_ERR_INFO_ESCAPE_0_ONLY_CNT
DC_LCB_ERR_INFO_ESCAPE_0_PLUS1_CNT
DC_LCB_ERR_INFO_ESCAPE_0_PLUS2_CNT
DC_LCB_ERR_INFO_MISC_FLG_CNT
DC_LCB_ERR_INFO_REINIT_FROM_PEER_CNT
DC_LCB_ERR_INFO_RX_REPLAY_CNT
DC_LCB_ERR_INFO_SBE_CNT
DC_LCB_ERR_INFO_SEQ_CRC_CNT
DC_LCB_ERR_INFO_TOTAL_CRC_ERR
DC_LCB_ERR_INFO_TX_REPLAY_CNT
DC_LCB_PG_DBG_FLIT_CRDTS_CNT
DC_LCB_PG_STS_PAUSE_COMPLETE_CNT
DC_LCB_PG_STS_TX_MBE_CNT
DC_LCB_PG_STS_TX_SBE_CNT
DC_LCB_PRF_ACCEPTED_LTP_CNT
DC_LCB_PRF_CLK_CNTR
DC_LCB_PRF_GOOD_LTP_CNT
DC_LCB_PRF_RX_FLIT_CNT
DC_LCB_PRF_TX_FLIT_CNT
DC_LCB_STS_LINK_TRANSFER_ACTIVE
DC_LCB_STS_ROUND_TRIP_LTP_CNT
RCV_BUF_OVFL_CNT
RCV_CONTEXT_EGR_STALL
RCV_DATA_PKT_CNT
RCV_DWORD_CNT
RCV_TID_FLOW_GEN_MISMATCH_CNT
RCV_TID_FLOW_SEQ_MISMATCH_CNT
RCV_TID_FULL_ERR_CNT
RCV_TID_VALID_ERR_CNT
RXE_NUM_32_BIT_COUNTERS
RXE_NUM_64_BIT_COUNTERS
RXE_NUM_RSM_INSTANCES
RXE_NUM_TID_FLOWS
RXE_PER_CONTEXT_OFFSET
SEND_DATA_PKT_CNT
SEND_DATA_PKT_VL0_CNT
SEND_DATA_VL0_CNT
SEND_DROPPED_PKT_CNT
SEND_DWORD_CNT
SEND_FLOW_STALL_CNT
SEND_HEADERS_ERR_CNT
SEND_LEN_ERR_CNT
SEND_MAX_MIN_LEN_ERR_CNT
SEND_UNDERRUN_CNT
SEND_UNSUP_VL_ERR_CNT
SEND_WAIT_CNT
SEND_WAIT_VL0_CNT
TXE_PIO_SEND_OFFSET
WFR_ASIC_CFG_DRV_STR
WFR_ASIC_CFG_MUTEX
WFR_ASIC_CFG_SBUS_EXECUTE
WFR_ASIC_CFG_SBUS_EXECUTE_EXECUTE_SMASK
WFR_ASIC_CFG_SBUS_EXECUTE_FAST_MODE_SMASK
WFR_ASIC_CFG_SBUS_REQUEST
WFR_ASIC_CFG_SBUS_REQUEST_COMMAND_SHIFT
WFR_ASIC_CFG_SBUS_REQUEST_DATA_ADDR_SHIFT
WFR_ASIC_CFG_SBUS_REQUEST_DATA_IN_SHIFT
WFR_ASIC_CFG_SBUS_REQUEST_RECEIVER_ADDR_SHIFT
WFR_ASIC_CFG_SCRATCH
WFR_ASIC_CFG_THERM_POLL_EN
WFR_ASIC_EEP_ADDR_CMD
WFR_ASIC_EEP_ADDR_CMD_EP_ADDR_MASK
WFR_ASIC_EEP_CTL_STAT
WFR_ASIC_EEP_CTL_STAT_EP_RESET_SMASK
WFR_ASIC_EEP_CTL_STAT_RATE_SPI_SHIFT
WFR_ASIC_EEP_CTL_STAT_RESETCSR
WFR_ASIC_EEP_DATA
WFR_ASIC_GPIO_CLEAR
WFR_ASIC_GPIO_FORCE
WFR_ASIC_GPIO_IN
WFR_ASIC_GPIO_INVERT
WFR_ASIC_GPIO_MASK
WFR_ASIC_GPIO_OE
WFR_ASIC_GPIO_OUT
WFR_ASIC_PCIE_SD_HOST_CMD
WFR_ASIC_PCIE_SD_HOST_CMD_INTRPT_CMD_SHIFT
WFR_ASIC_PCIE_SD_HOST_CMD_SBR_MODE_SMASK
WFR_ASIC_PCIE_SD_HOST_CMD_SBUS_RCVR_ADDR_SHIFT
WFR_ASIC_PCIE_SD_HOST_CMD_TIMER_MASK
WFR_ASIC_PCIE_SD_HOST_CMD_TIMER_SHIFT
WFR_ASIC_PCIE_SD_HOST_STATUS
WFR_ASIC_PCIE_SD_HOST_STATUS_FW_DNLD_ERR_MASK
WFR_ASIC_PCIE_SD_HOST_STATUS_FW_DNLD_ERR_SHIFT
WFR_ASIC_PCIE_SD_HOST_STATUS_FW_DNLD_STS_MASK
WFR_ASIC_PCIE_SD_HOST_STATUS_FW_DNLD_STS_SHIFT
WFR_ASIC_PCIE_SD_INTRPT_DATA_CODE
WFR_ASIC_PCIE_SD_INTRPT_ENABLE
WFR_ASIC_PCIE_SD_INTRPT_LIST
WFR_ASIC_PCIE_SD_INTRPT_LIST_INTRPT_CODE_SHIFT
WFR_ASIC_PCIE_SD_INTRPT_LIST_INTRPT_DATA_SHIFT
WFR_ASIC_PCIE_SD_INTRPT_STATUS
WFR_ASIC_QSFP1_CLEAR
WFR_ASIC_QSFP1_FORCE
WFR_ASIC_QSFP1_IN
WFR_ASIC_QSFP1_INVERT
WFR_ASIC_QSFP1_MASK
WFR_ASIC_QSFP1_OE
WFR_ASIC_QSFP1_OUT
WFR_ASIC_QSFP1_STATUS
WFR_ASIC_QSFP2_CLEAR
WFR_ASIC_QSFP2_FORCE
WFR_ASIC_QSFP2_IN
WFR_ASIC_QSFP2_INVERT
WFR_ASIC_QSFP2_MASK
WFR_ASIC_QSFP2_OE
WFR_ASIC_QSFP2_OUT
WFR_ASIC_QSFP2_STATUS
WFR_ASIC_STS_SBUS_COUNTERS
WFR_ASIC_STS_SBUS_COUNTERS_EXECUTE_CNT_MASK
WFR_ASIC_STS_SBUS_COUNTERS_EXECUTE_CNT_SHIFT
WFR_ASIC_STS_SBUS_COUNTERS_RCV_DATA_VALID_CNT_MASK
WFR_ASIC_STS_SBUS_COUNTERS_RCV_DATA_VALID_CNT_SHIFT
WFR_ASIC_STS_SBUS_RESULT
WFR_ASIC_STS_SBUS_RESULT_DONE_SMASK
WFR_ASIC_STS_SBUS_RESULT_RCV_DATA_VALID_SMASK
WFR_ASIC_STS_THERM
WFR_ASIC_STS_THERM_CRIT_TEMP_MASK
WFR_ASIC_STS_THERM_CRIT_TEMP_SHIFT
WFR_ASIC_STS_THERM_CURR_TEMP_MASK
WFR_ASIC_STS_THERM_CURR_TEMP_SHIFT
WFR_ASIC_STS_THERM_HI_TEMP_MASK
WFR_ASIC_STS_THERM_HI_TEMP_SHIFT
WFR_ASIC_STS_THERM_LO_TEMP_MASK
WFR_ASIC_STS_THERM_LO_TEMP_SHIFT
WFR_ASIC_STS_THERM_LOW_SHIFT
WFR_CCE_COUNTER_ARRAY32
WFR_CCE_CTRL
WFR_CCE_CTRL_RXE_RESUME_SMASK
WFR_CCE_CTRL_SPC_FREEZE_SMASK
WFR_CCE_CTRL_SPC_UNFREEZE_SMASK
WFR_CCE_CTRL_TXE_RESUME_SMASK
WFR_CCE_DC_CTRL
WFR_CCE_DC_CTRL_DC_RESET_SMASK
WFR_CCE_DC_CTRL_RESETCSR
WFR_CCE_ERR_CLEAR
WFR_CCE_ERR_MASK
WFR_CCE_ERR_STATUS
WFR_CCE_ERR_STATUS_CCE_CLI0_ASYNC_FIFO_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_DBG_PARITY_ERROR_SMASK
WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_PIO_CRDT_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_RXDMA_PARITY_ERROR_SMASK
WFR_CCE_ERR_STATUS_CCE_CLI1_ASYNC_FIFO_SDMA_HD_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_CLI2_ASYNC_FIFO_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_CSR_CFG_BUS_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_CSR_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_CSR_READ_BAD_ADDR_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_CSR_WRITE_BAD_ADDR_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_INT_MAP_COR_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_INT_MAP_UNC_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_MSIX_CSR_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_MSIX_TABLE_COR_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_MSIX_TABLE_UNC_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_RCPL_ASYNC_FIFO_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_RSPD_DATA_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_RXDMA_CONV_FIFO_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_SEG_READ_BAD_ADDR_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_SEG_WRITE_BAD_ADDR_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_TRGT_ACCESS_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_TRGT_ASYNC_FIFO_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_CCE_TRGT_CPL_TIMEOUT_ERR_SMASK
WFR_CCE_ERR_STATUS_LA_TRIGGERED_SMASK
WFR_CCE_ERR_STATUS_PCIC_CPL_DAT_QCOR_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_CPL_DAT_QUNC_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_CPL_HD_QCOR_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_CPL_HD_QUNC_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_NPOST_DAT_QPARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_NPOST_HQ_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_POST_DAT_QCOR_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_POST_DAT_QUNC_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_POST_HD_QCOR_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_POST_HD_QUNC_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_RECEIVE_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_RETRY_MEM_COR_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_RETRY_MEM_UNC_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_RETRY_SOT_MEM_COR_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_RETRY_SOT_MEM_UNC_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_TRANSMIT_BACK_PARITY_ERR_SMASK
WFR_CCE_ERR_STATUS_PCIC_TRANSMIT_FRONT_PARITY_ERR_SMASK
WFR_CCE_INT_CLEAR
WFR_CCE_INT_COUNTER_ARRAY32
WFR_CCE_INT_FORCE
WFR_CCE_INT_MAP
WFR_CCE_INT_MASK
WFR_CCE_INT_STATUS
WFR_CCE_MSIX_INT_GRANTED
WFR_CCE_MSIX_TABLE_LOWER
WFR_CCE_MSIX_TABLE_UPPER
WFR_CCE_MSIX_TABLE_UPPER_RESETCSR
WFR_CCE_MSIX_VEC_CLR_WITHOUT_INT
WFR_CCE_PCIE_CTRL
WFR_CCE_PCIE_CTRL_PCIE_LANE_BUNDLE_MASK
WFR_CCE_PCIE_CTRL_PCIE_LANE_BUNDLE_SHIFT
WFR_CCE_PCIE_CTRL_PCIE_LANE_DELAY_MASK
WFR_CCE_PCIE_CTRL_PCIE_LANE_DELAY_SHIFT
WFR_CCE_PCIE_CTRL_XMT_MARGIN_OVERWRITE_ENABLE_SHIFT
WFR_CCE_PCIE_CTRL_XMT_MARGIN_SHIFT
WFR_CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_OVERWRITE_ENABLE_MASK
WFR_CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_OVERWRITE_ENABLE_SHIFT
WFR_CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_MASK
WFR_CCE_PCIE_CTRL_XMT_MARGIN_GEN1_GEN2_SHIFT
WFR_CCE_REVISION
WFR_CCE_REVISION2
WFR_CCE_REVISION2_HFI_ID_MASK
WFR_CCE_REVISION2_HFI_ID_SHIFT
WFR_CCE_REVISION2_IMPL_CODE_SHIFT
WFR_CCE_REVISION2_IMPL_REVISION_SHIFT
WFR_CCE_REVISION_BOARD_ID_LOWER_NIBBLE_MASK
WFR_CCE_REVISION_BOARD_ID_LOWER_NIBBLE_SHIFT
WFR_CCE_REVISION_CHIP_REV_MAJOR_MASK
WFR_CCE_REVISION_CHIP_REV_MAJOR_SHIFT
WFR_CCE_REVISION_CHIP_REV_MINOR_MASK
WFR_CCE_REVISION_CHIP_REV_MINOR_SHIFT
WFR_CCE_REVISION_SW_MASK
WFR_CCE_REVISION_SW_SHIFT
WFR_CCE_SCRATCH
WFR_CCE_STATUS
WFR_CCE_STATUS_RXE_FROZE_SMASK
WFR_CCE_STATUS_RXE_PAUSED_SMASK
WFR_CCE_STATUS_SDMA_FROZE_SMASK
WFR_CCE_STATUS_SDMA_PAUSED_SMASK
WFR_CCE_STATUS_TXE_FROZE_SMASK
WFR_CCE_STATUS_TXE_PAUSED_SMASK
WFR_CCE_STATUS_TXE_PIO_FROZE_SMASK
WFR_CCE_STATUS_TXE_PIO_PAUSED_SMASK
WFR_MISC_CFG_FW_CTRL
WFR_MISC_CFG_FW_CTRL_FW_8051_LOADED_SMASK
WFR_MISC_CFG_FW_CTRL_RSA_STATUS_SHIFT
WFR_MISC_CFG_FW_CTRL_RSA_STATUS_SMASK
WFR_MISC_CFG_RSA_CMD
WFR_MISC_CFG_RSA_MODULUS
WFR_MISC_CFG_RSA_MU
WFR_MISC_CFG_RSA_R2
WFR_MISC_CFG_RSA_SIGNATURE
WFR_MISC_CFG_SHA_PRELOAD
WFR_MISC_ERR_CLEAR
WFR_MISC_ERR_MASK
WFR_MISC_ERR_STATUS
WFR_MISC_ERR_STATUS_MISC_PLL_LOCK_FAIL_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_MBIST_FAIL_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_INVALID_EEP_CMD_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_EFUSE_DONE_PARITY_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_EFUSE_WRITE_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_EFUSE_READ_BAD_ADDR_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_EFUSE_CSR_PARITY_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_FW_AUTH_FAILED_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_KEY_MISMATCH_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_SBUS_WRITE_FAILED_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_CSR_WRITE_BAD_ADDR_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_CSR_READ_BAD_ADDR_ERR_SMASK
WFR_MISC_ERR_STATUS_MISC_CSR_PARITY_ERR_SMASK
WFR_PCI_CFG_MSIX0
WFR_PCI_CFG_REG1
WFR_PCI_CFG_REG11
WFR_PCIE_CFG_SPCIE1
WFR_PCIE_CFG_SPCIE2
WFR_PCIE_CFG_TPH2
WFR_RCV_ARRAY
WFR_RCV_ARRAY_CNT
WFR_RCV_ARRAY_RT_ADDR_MASK
WFR_RCV_ARRAY_RT_ADDR_SHIFT
WFR_RCV_ARRAY_RT_BUF_SIZE_SHIFT
WFR_RCV_ARRAY_RT_WRITE_ENABLE_SMASK
WFR_RCV_AVAIL_TIME_OUT
WFR_RCV_AVAIL_TIME_OUT_TIME_OUT_RELOAD_MASK
WFR_RCV_AVAIL_TIME_OUT_TIME_OUT_RELOAD_SHIFT
WFR_RCV_BTH_QP
WFR_RCV_BTH_QP_KDETH_QP_MASK
WFR_RCV_BTH_QP_KDETH_QP_SHIFT
WFR_RCV_BYPASS
WFR_RCV_CONTEXTS
WFR_RCV_COUNTER_ARRAY32
WFR_RCV_COUNTER_ARRAY64
WFR_RCV_CTRL
WFR_RCV_CTRL_RCV_BYPASS_ENABLE_SMASK
WFR_RCV_CTRL_RCV_EXTENDED_PSN_ENABLE_SMASK
WFR_RCV_CTRL_RCV_PARTITION_KEY_ENABLE_SMASK
WFR_RCV_CTRL_RCV_PORT_ENABLE_SMASK
WFR_RCV_CTRL_RCV_QP_MAP_ENABLE_SMASK
WFR_RCV_CTRL_RCV_RSM_ENABLE_SMASK
WFR_RCV_CTRL_RX_RBUF_INIT_SMASK
WFR_RCV_CTXT_CTRL
WFR_RCV_CTXT_CTRL_DONT_DROP_EGR_FULL_SMASK
WFR_RCV_CTXT_CTRL_DONT_DROP_RHQ_FULL_SMASK
WFR_RCV_CTXT_CTRL_EGR_BUF_SIZE_MASK
WFR_RCV_CTXT_CTRL_EGR_BUF_SIZE_SHIFT
WFR_RCV_CTXT_CTRL_EGR_BUF_SIZE_SMASK
WFR_RCV_CTXT_CTRL_ENABLE_SMASK
WFR_RCV_CTXT_CTRL_INTR_AVAIL_SMASK
WFR_RCV_CTXT_CTRL_ONE_PACKET_PER_EGR_BUFFER_SMASK
WFR_RCV_CTXT_CTRL_TAIL_UPD_SMASK
WFR_RCV_CTXT_CTRL_TID_FLOW_ENABLE_SMASK
WFR_RCV_CTXT_STATUS
WFR_RCV_EGR_CTRL
WFR_RCV_EGR_CTRL_EGR_BASE_INDEX_MASK
WFR_RCV_EGR_CTRL_EGR_BASE_INDEX_SHIFT
WFR_RCV_EGR_CTRL_EGR_CNT_MASK
WFR_RCV_EGR_CTRL_EGR_CNT_SHIFT
WFR_RCV_EGR_INDEX_HEAD
WFR_RCV_EGR_INDEX_HEAD_HEAD_MASK
WFR_RCV_EGR_INDEX_HEAD_HEAD_SHIFT
WFR_RCV_ERR_CLEAR
WFR_RCV_ERR_INFO
WFR_RCV_ERR_INFO_RCV_EXCESS_BUFFER_OVERRUN_SC_SMASK
WFR_RCV_ERR_INFO_RCV_EXCESS_BUFFER_OVERRUN_SMASK
WFR_RCV_ERR_MASK
WFR_RCV_ERR_STATUS
WFR_RCV_ERR_STATUS_RX_CSR_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_CSR_READ_BAD_ADDR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_CSR_WRITE_BAD_ADDR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DC_INTF_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DC_SOP_EOP_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DMA_CSR_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DMA_CSR_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DMA_CSR_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DMA_DATA_FIFO_RD_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DMA_DATA_FIFO_RD_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DMA_DQ_FSM_ENCODING_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DMA_EQ_FSM_ENCODING_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DMA_FLAG_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DMA_FLAG_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DMA_HDR_FIFO_RD_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_DMA_HDR_FIFO_RD_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_HQ_INTR_CSR_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_HQ_INTR_FSM_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_LOOKUP_CSR_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_LOOKUP_DES_PART1_UNC_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_LOOKUP_DES_PART1_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_LOOKUP_DES_PART2_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_LOOKUP_RCV_ARRAY_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_LOOKUP_RCV_ARRAY_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_BAD_LOOKUP_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_BLOCK_LIST_READ_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_BLOCK_LIST_READ_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_CSR_QENT_CNT_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_CSR_QEOPDW_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_CSR_QHD_PTR_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_CSR_QHEAD_BUF_NUM_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_CSR_QNEXT_BUF_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_CSR_QNUM_OF_PKT_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_CSR_QTL_PTR_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_CSR_QVLD_BIT_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_CTX_ID_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_DATA_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_DATA_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_DESC_PART1_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_DESC_PART1_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_DESC_PART2_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_DESC_PART2_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_EMPTY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_FL_INITDONE_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_FL_INIT_WR_ADDR_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_FL_RD_ADDR_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_FL_WR_ADDR_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_FREE_LIST_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_FREE_LIST_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_FULL_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_LOOKUP_DES_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_LOOKUP_DES_REG_UNC_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_LOOKUP_DES_REG_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_LOOKUP_DES_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_NEXT_FREE_BUF_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RBUF_NEXT_FREE_BUF_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RCV_CSR_PARITY_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RCV_DATA_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RCV_DATA_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RCV_FSM_ENCODING_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RCV_HDR_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RCV_HDR_UNC_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RCV_QP_MAP_TABLE_COR_ERR_SMASK
WFR_RCV_ERR_STATUS_RX_RCV_QP_MAP_TABLE_UNC_ERR_SMASK
WFR_RCV_HDR_ADDR
WFR_RCV_HDR_CNT
WFR_RCV_HDR_CNT_CNT_MASK
WFR_RCV_HDR_CNT_CNT_SHIFT
WFR_RCV_HDR_ENT_SIZE
WFR_RCV_HDR_ENT_SIZE_ENT_SIZE_MASK
WFR_RCV_HDR_ENT_SIZE_ENT_SIZE_SHIFT
WFR_RCV_HDR_HEAD
WFR_RCV_HDR_HEAD_COUNTER_MASK
WFR_RCV_HDR_HEAD_COUNTER_SHIFT
WFR_RCV_HDR_HEAD_HEAD_MASK
WFR_RCV_HDR_HEAD_HEAD_SHIFT
WFR_RCV_HDR_HEAD_HEAD_SMASK
WFR_RCV_HDR_OVFL_CNT
WFR_RCV_HDR_SIZE
WFR_RCV_HDR_SIZE_HDR_SIZE_MASK
WFR_RCV_HDR_SIZE_HDR_SIZE_SHIFT
WFR_RCV_HDR_TAIL
WFR_RCV_HDR_TAIL_ADDR
WFR_RCV_KEY_CTRL
WFR_RCV_KEY_CTRL_JOB_KEY_ENABLE_SMASK
WFR_RCV_KEY_CTRL_JOB_KEY_VALUE_MASK
WFR_RCV_KEY_CTRL_JOB_KEY_VALUE_SHIFT
WFR_RCV_MULTICAST
WFR_RCV_PARTITION_KEY
WFR_RCV_PARTITION_KEY_PARTITION_KEY_A_MASK
WFR_RCV_PARTITION_KEY_PARTITION_KEY_B_SHIFT
WFR_RCV_QP_MAP_TABLE
WFR_RCV_RSM_CFG
WFR_RCV_RSM_CFG_ENABLE_OR_CHAIN_RSM0_MASK
WFR_RCV_RSM_CFG_ENABLE_OR_CHAIN_RSM0_SHIFT
WFR_RCV_RSM_CFG_PACKET_TYPE_SHIFT
WFR_RCV_RSM_CFG_OFFSET_SHIFT
WFR_RCV_RSM_MAP_TABLE
WFR_RCV_RSM_MAP_TABLE_RCV_CONTEXT_A_MASK
WFR_RCV_RSM_MATCH
WFR_RCV_RSM_MATCH_MASK1_SHIFT
WFR_RCV_RSM_MATCH_MASK2_SHIFT
WFR_RCV_RSM_MATCH_VALUE1_SHIFT
WFR_RCV_RSM_MATCH_VALUE2_SHIFT
WFR_RCV_RSM_SELECT
WFR_RCV_RSM_SELECT_FIELD1_OFFSET_SHIFT
WFR_RCV_RSM_SELECT_FIELD2_OFFSET_SHIFT
WFR_RCV_RSM_SELECT_INDEX1_OFFSET_SHIFT
WFR_RCV_RSM_SELECT_INDEX1_WIDTH_SHIFT
WFR_RCV_RSM_SELECT_INDEX2_OFFSET_SHIFT
WFR_RCV_RSM_SELECT_INDEX2_WIDTH_SHIFT
WFR_RCV_STATUS
WFR_RCV_STATUS_RX_PKT_IN_PROGRESS_SMASK
WFR_RCV_STATUS_RX_RBUF_INIT_DONE_SMASK
WFR_RCV_STATUS_RX_RBUF_PKT_PENDING_SMASK
WFR_RCV_TID_CTRL
WFR_RCV_TID_CTRL_TID_BASE_INDEX_MASK
WFR_RCV_TID_CTRL_TID_BASE_INDEX_SHIFT
WFR_RCV_TID_CTRL_TID_PAIR_CNT_MASK
WFR_RCV_TID_CTRL_TID_PAIR_CNT_SHIFT
WFR_RCV_TID_FLOW_TABLE
WFR_RCV_VL15
WFR_SEND_BTH_QP
WFR_SEND_BTH_QP_KDETH_QP_MASK
WFR_SEND_BTH_QP_KDETH_QP_SHIFT
WFR_SEND_CM_CREDIT_USED_STATUS
WFR_SEND_CM_CREDIT_USED_STATUS_VL0_RETURN_CREDIT_STATUS_SMASK
WFR_SEND_CM_CREDIT_USED_STATUS_VL15_RETURN_CREDIT_STATUS_SMASK
WFR_SEND_CM_CREDIT_USED_STATUS_VL1_RETURN_CREDIT_STATUS_SMASK
WFR_SEND_CM_CREDIT_USED_STATUS_VL2_RETURN_CREDIT_STATUS_SMASK
WFR_SEND_CM_CREDIT_USED_STATUS_VL3_RETURN_CREDIT_STATUS_SMASK
WFR_SEND_CM_CREDIT_USED_STATUS_VL4_RETURN_CREDIT_STATUS_SMASK
WFR_SEND_CM_CREDIT_USED_STATUS_VL5_RETURN_CREDIT_STATUS_SMASK
WFR_SEND_CM_CREDIT_USED_STATUS_VL6_RETURN_CREDIT_STATUS_SMASK
WFR_SEND_CM_CREDIT_USED_STATUS_VL7_RETURN_CREDIT_STATUS_SMASK
WFR_SEND_CM_CREDIT_VL
WFR_SEND_CM_CREDIT_VL15
WFR_SEND_CM_CREDIT_VL15_DEDICATED_LIMIT_VL_SHIFT
WFR_SEND_CM_CREDIT_VL_DEDICATED_LIMIT_VL_MASK
WFR_SEND_CM_CREDIT_VL_DEDICATED_LIMIT_VL_SHIFT
WFR_SEND_CM_CREDIT_VL_DEDICATED_LIMIT_VL_SMASK
WFR_SEND_CM_CREDIT_VL_SHARED_LIMIT_VL_MASK
WFR_SEND_CM_CREDIT_VL_SHARED_LIMIT_VL_SHIFT
WFR_SEND_CM_CREDIT_VL_SHARED_LIMIT_VL_SMASK
WFR_SEND_CM_CTRL
WFR_SEND_CM_CTRL_FORCE_CREDIT_MODE_SMASK
WFR_SEND_CM_CTRL_RESETCSR
WFR_SEND_CM_GLOBAL_CREDIT
WFR_SEND_CM_GLOBAL_CREDIT_AU_SHIFT
WFR_SEND_CM_GLOBAL_CREDIT_RESETCSR
WFR_SEND_CM_GLOBAL_CREDIT_SHARED_LIMIT_MASK
WFR_SEND_CM_GLOBAL_CREDIT_SHARED_LIMIT_SHIFT
WFR_SEND_CM_GLOBAL_CREDIT_SHARED_LIMIT_SMASK
WFR_SEND_CM_GLOBAL_CREDIT_TOTAL_CREDIT_LIMIT_MASK
WFR_SEND_CM_GLOBAL_CREDIT_TOTAL_CREDIT_LIMIT_SHIFT
WFR_SEND_CM_GLOBAL_CREDIT_TOTAL_CREDIT_LIMIT_SMASK
WFR_SEND_CM_LOCAL_AU_TABLE0_TO3
WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE0_SHIFT
WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE1_SHIFT
WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE2_SHIFT
WFR_SEND_CM_LOCAL_AU_TABLE0_TO3_LOCAL_AU_TABLE3_SHIFT
WFR_SEND_CM_LOCAL_AU_TABLE4_TO7
WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE4_SHIFT
WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE5_SHIFT
WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE6_SHIFT
WFR_SEND_CM_LOCAL_AU_TABLE4_TO7_LOCAL_AU_TABLE7_SHIFT
WFR_SEND_CM_REMOTE_AU_TABLE0_TO3
WFR_SEND_CM_REMOTE_AU_TABLE4_TO7
WFR_SEND_CM_TIMER_CTRL
WFR_SEND_CONTEXTS
WFR_SEND_CONTEXT_SET_CTRL
WFR_SEND_COUNTER_ARRAY32
WFR_SEND_COUNTER_ARRAY64
WFR_SEND_CTRL
WFR_SEND_CTRL_CM_RESET_SMASK
WFR_SEND_CTRL_SEND_ENABLE_SMASK
WFR_SEND_CTRL_VL_ARBITER_ENABLE_SMASK
WFR_SEND_CTXT_CHECK_ENABLE
WFR_SEND_CTXT_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_CHECK_ENABLE_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_CHECK_JOB_KEY_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_CHECK_OPCODE_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_CHECK_PARTITION_KEY_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_CHECK_SLID_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_CHECK_VL_MAPPING_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_CHECK_VL_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_BYPASS_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_GRH_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_KDETH_PACKETS_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_NON_KDETH_PACKETS_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_PBC_TEST_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_IPV6_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_RAW_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SMASK
WFR_SEND_CTXT_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SMASK
WFR_SEND_CTXT_CHECK_JOB_KEY
WFR_SEND_CTXT_CHECK_JOB_KEY_ALLOW_PERMISSIVE_SMASK
WFR_SEND_CTXT_CHECK_JOB_KEY_MASK_SMASK
WFR_SEND_CTXT_CHECK_JOB_KEY_VALUE_MASK
WFR_SEND_CTXT_CHECK_JOB_KEY_VALUE_SHIFT
WFR_SEND_CTXT_CHECK_OPCODE
WFR_SEND_CTXT_CHECK_OPCODE_MASK_SHIFT
WFR_SEND_CTXT_CHECK_OPCODE_VALUE_SHIFT
WFR_SEND_CTXT_CHECK_PARTITION_KEY
WFR_SEND_CTXT_CHECK_PARTITION_KEY_VALUE_MASK
WFR_SEND_CTXT_CHECK_PARTITION_KEY_VALUE_SHIFT
WFR_SEND_CTXT_CHECK_SLID
WFR_SEND_CTXT_CHECK_SLID_MASK_MASK
WFR_SEND_CTXT_CHECK_SLID_MASK_SHIFT
WFR_SEND_CTXT_CHECK_SLID_VALUE_MASK
WFR_SEND_CTXT_CHECK_SLID_VALUE_SHIFT
WFR_SEND_CTXT_CHECK_VL
WFR_SEND_CTXT_CREDIT_CTRL
WFR_SEND_CTXT_CREDIT_CTRL_CREDIT_INTR_SMASK
WFR_SEND_CTXT_CREDIT_CTRL_EARLY_RETURN_SMASK
WFR_SEND_CTXT_CREDIT_CTRL_THRESHOLD_MASK
WFR_SEND_CTXT_CREDIT_CTRL_THRESHOLD_SHIFT
WFR_SEND_CTXT_CREDIT_CTRL_THRESHOLD_SMASK
WFR_SEND_CTXT_CREDIT_FORCE
WFR_SEND_CTXT_CREDIT_FORCE_FORCE_RETURN_SMASK
WFR_SEND_CTXT_CREDIT_RETURN_ADDR
WFR_SEND_CTXT_CREDIT_RETURN_ADDR_ADDRESS_SMASK
WFR_SEND_CTXT_CTRL
WFR_SEND_CTXT_CTRL_CTXT_BASE_MASK
WFR_SEND_CTXT_CTRL_CTXT_BASE_SHIFT
WFR_SEND_CTXT_CTRL_CTXT_DEPTH_MASK
WFR_SEND_CTXT_CTRL_CTXT_DEPTH_SHIFT
WFR_SEND_CTXT_CTRL_CTXT_ENABLE_SMASK
WFR_SEND_CTXT_ERR_CLEAR
WFR_SEND_CTXT_ERR_MASK
WFR_SEND_CTXT_ERR_STATUS
WFR_SEND_CTXT_ERR_STATUS_PIO_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_CTXT_ERR_STATUS_PIO_INCONSISTENT_SOP_ERR_SMASK
WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_CROSSES_BOUNDARY_ERR_SMASK
WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_OUT_OF_BOUNDS_ERR_SMASK
WFR_SEND_CTXT_ERR_STATUS_PIO_WRITE_OVERFLOW_ERR_SMASK
WFR_SEND_CTXT_STATUS
WFR_SEND_CTXT_STATUS_CTXT_HALTED_SMASK
WFR_SEND_DMA_BASE_ADDR
WFR_SEND_DMA_CHECK_ENABLE
WFR_SEND_DMA_CHECK_ENABLE_CHECK_BYPASS_VL_MAPPING_SMASK
WFR_SEND_DMA_CHECK_ENABLE_CHECK_ENABLE_SMASK
WFR_SEND_DMA_CHECK_ENABLE_CHECK_JOB_KEY_SMASK
WFR_SEND_DMA_CHECK_ENABLE_CHECK_OPCODE_SMASK
WFR_SEND_DMA_CHECK_ENABLE_CHECK_PARTITION_KEY_SMASK
WFR_SEND_DMA_CHECK_ENABLE_CHECK_SLID_SMASK
WFR_SEND_DMA_CHECK_ENABLE_CHECK_VL_MAPPING_SMASK
WFR_SEND_DMA_CHECK_ENABLE_CHECK_VL_SMASK
WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_BAD_PKT_LEN_SMASK
WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_BYPASS_BAD_PKT_LEN_SMASK
WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_PBC_STATIC_RATE_CONTROL_SMASK
WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_IPV6_SMASK
WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_RAW_SMASK
WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_BYPASS_PACKETS_SMASK
WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_LONG_IB_PACKETS_SMASK
WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_BYPASS_PACKETS_SMASK
WFR_SEND_DMA_CHECK_ENABLE_DISALLOW_TOO_SMALL_IB_PACKETS_SMASK
WFR_SEND_DMA_CHECK_JOB_KEY
WFR_SEND_DMA_CHECK_OPCODE
WFR_SEND_DMA_CHECK_PARTITION_KEY
WFR_SEND_DMA_CHECK_SLID
WFR_SEND_DMA_CHECK_SLID_MASK_MASK
WFR_SEND_DMA_CHECK_SLID_MASK_SHIFT
WFR_SEND_DMA_CHECK_SLID_VALUE_MASK
WFR_SEND_DMA_CHECK_SLID_VALUE_SHIFT
WFR_SEND_DMA_CHECK_VL
WFR_SEND_DMA_CTRL
WFR_SEND_DMA_CTRL_SDMA_CLEANUP_SMASK
WFR_SEND_DMA_CTRL_SDMA_ENABLE_SMASK
WFR_SEND_DMA_CTRL_SDMA_HALT_SMASK
WFR_SEND_DMA_CTRL_SDMA_INT_ENABLE_SMASK
WFR_SEND_DMA_DESC_CNT
WFR_SEND_DMA_DESC_CNT_CNT_MASK
WFR_SEND_DMA_DESC_CNT_CNT_SHIFT
WFR_SEND_DMA_ENG_ERR_CLEAR
WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_MASK
WFR_SEND_DMA_ENG_ERR_CLEAR_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_SHIFT
WFR_SEND_DMA_ENG_ERR_MASK
WFR_SEND_DMA_ENG_ERR_STATUS
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_ASSEMBLY_UNC_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_DESC_TABLE_UNC_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_FIRST_DESC_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_GEN_MISMATCH_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HALT_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_ADDRESS_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_LENGTH_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_REQUEST_FIFO_UNC_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_SELECT_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_HEADER_STORAGE_UNC_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_LENGTH_MISMATCH_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_MEM_READ_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_PACKET_DESC_OVERFLOW_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_PACKET_TRACKING_UNC_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TAIL_OUT_OF_BOUNDS_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TIMEOUT_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_TOO_LONG_ERR_SMASK
WFR_SEND_DMA_ENG_ERR_STATUS_SDMA_WRONG_DW_ERR_SMASK
WFR_SEND_DMA_ENGINES
WFR_SEND_DMA_ERR_CLEAR
WFR_SEND_DMA_ERR_MASK
WFR_SEND_DMA_ERR_STATUS
WFR_SEND_DMA_ERR_STATUS_SDMA_CSR_PARITY_ERR_SMASK
WFR_SEND_DMA_ERR_STATUS_SDMA_PCIE_REQ_TRACKING_COR_ERR_SMASK
WFR_SEND_DMA_ERR_STATUS_SDMA_PCIE_REQ_TRACKING_UNC_ERR_SMASK
WFR_SEND_DMA_ERR_STATUS_SDMA_RPY_TAG_ERR_SMASK
WFR_SEND_DMA_HEAD
WFR_SEND_DMA_HEAD_ADDR
WFR_SEND_DMA_LEN_GEN
WFR_SEND_DMA_LEN_GEN_GENERATION_SHIFT
WFR_SEND_DMA_LEN_GEN_LENGTH_SHIFT
WFR_SEND_DMA_MEMORY
WFR_SEND_DMA_MEMORY_SDMA_MEMORY_CNT_SHIFT
WFR_SEND_DMA_MEMORY_SDMA_MEMORY_INDEX_SHIFT
WFR_SEND_DMA_MEM_SIZE
WFR_SEND_DMA_PRIORITY_THLD
WFR_SEND_DMA_RELOAD_CNT
WFR_SEND_DMA_STATUS
WFR_SEND_DMA_STATUS_ENG_CLEANED_UP_SMASK
WFR_SEND_DMA_STATUS_ENG_HALTED_SMASK
WFR_SEND_DMA_TAIL
WFR_SEND_EGRESS_CTXT_STATUS
WFR_SEND_EGRESS_CTXT_STATUS_CTXT_EGRESS_HALT_STATUS_SMASK
WFR_SEND_EGRESS_CTXT_STATUS_CTXT_EGRESS_PACKET_OCCUPANCY_SHIFT
WFR_SEND_EGRESS_CTXT_STATUS_CTXT_EGRESS_PACKET_OCCUPANCY_SMASK
WFR_SEND_EGRESS_ERR_CLEAR
WFR_SEND_EGRESS_ERR_INFO
WFR_SEND_EGRESS_ERR_INFO_BAD_PKT_LEN_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_BYPASS_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_GRH_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_JOB_KEY_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_KDETH_PACKETS_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_NON_KDETH_PACKETS_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_OPCODE_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_PARTITION_KEY_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_PBC_STATIC_RATE_CONTROL_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_PBC_TEST_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_RAW_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_RAW_IPV6_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_SLID_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_TOO_LONG_BYPASS_PACKETS_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_TOO_LONG_IB_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_TOO_SMALL_BYPASS_PACKETS_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_TOO_SMALL_IB_PACKETS_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_VL_ERR_SMASK
WFR_SEND_EGRESS_ERR_INFO_VL_MAPPING_ERR_SMASK
WFR_SEND_EGRESS_ERR_MASK
WFR_SEND_EGRESS_ERR_SOURCE
WFR_SEND_EGRESS_ERR_STATUS
WFR_SEND_EGRESS_ERR_STATUS_TX_CONFIG_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_OVERRUN_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_RETURN_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_CREDIT_RETURN_VL_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_UNC_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_EGRESS_FIFO_UNDERRUN_OR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_HCRC_INSERTION_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_ILLEGAL_VL_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_INCORRECT_LINK_STATE_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_CSR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO0_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO0_UNC_OR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO1_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO1_UNC_OR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO2_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO2_UNC_OR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO3_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO3_UNC_OR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO4_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO4_UNC_OR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO5_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO5_UNC_OR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO6_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO6_UNC_OR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO7_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO7_UNC_OR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO8_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LAUNCH_FIFO8_UNC_OR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_LINKDOWN_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_PIO_LAUNCH_INTF_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_PKT_INTEGRITY_MEM_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_PKT_INTEGRITY_MEM_UNC_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_CSR_UNC_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_READ_PIO_MEMORY_UNC_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_CSR_UNC_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_READ_SDMA_MEMORY_UNC_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SB_HDR_COR_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SB_HDR_UNC_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SBRD_CTL_CSR_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SBRD_CTL_STATE_MACHINE_PARITY_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA0_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA10_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA11_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA12_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA13_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA14_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA15_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA1_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA2_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA3_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA4_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA5_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA6_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA7_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA8_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA9_DISALLOWED_PACKET_ERR_SMASK
WFR_SEND_EGRESS_ERR_STATUS_TX_SDMA_LAUNCH_INTF_PARITY_ERR_SMASK
WFR_SEND_EGRESS_SEND_DMA_STATUS
WFR_SEND_EGRESS_SEND_DMA_STATUS_SDMA_EGRESS_PACKET_OCCUPANCY_SHIFT
WFR_SEND_EGRESS_SEND_DMA_STATUS_SDMA_EGRESS_PACKET_OCCUPANCY_SMASK
WFR_SEND_ERR_CLEAR
WFR_SEND_ERR_MASK
WFR_SEND_ERR_STATUS
WFR_SEND_ERR_STATUS_SEND_CSR_PARITY_ERR_SMASK
WFR_SEND_ERR_STATUS_SEND_CSR_READ_BAD_ADDR_ERR_SMASK
WFR_SEND_ERR_STATUS_SEND_CSR_WRITE_BAD_ADDR_ERR_SMASK
WFR_SEND_HIGH_PRIORITY_LIMIT
WFR_SEND_HIGH_PRIORITY_LIMIT_LIMIT_MASK
WFR_SEND_HIGH_PRIORITY_LIMIT_LIMIT_SHIFT
WFR_SEND_HIGH_PRIORITY_LIST
WFR_SEND_LEN_CHECK0
WFR_SEND_LEN_CHECK0_LEN_VL0_MASK
WFR_SEND_LEN_CHECK0_LEN_VL1_SHIFT
WFR_SEND_LEN_CHECK1
WFR_SEND_LEN_CHECK1_LEN_VL15_MASK
WFR_SEND_LEN_CHECK1_LEN_VL15_SHIFT
WFR_SEND_LEN_CHECK1_LEN_VL4_MASK
WFR_SEND_LEN_CHECK1_LEN_VL5_SHIFT
WFR_SEND_LOW_PRIORITY_LIST
WFR_SEND_LOW_PRIORITY_LIST_VL_MASK
WFR_SEND_LOW_PRIORITY_LIST_VL_SHIFT
WFR_SEND_LOW_PRIORITY_LIST_WEIGHT_MASK
WFR_SEND_LOW_PRIORITY_LIST_WEIGHT_SHIFT
WFR_SEND_PIO_ERR_CLEAR
WFR_SEND_PIO_ERR_CLEAR_PIO_INIT_SM_IN_ERR_SMASK
WFR_SEND_PIO_ERR_MASK
WFR_SEND_PIO_ERR_STATUS
WFR_SEND_PIO_ERR_STATUS_PIO_BLOCK_QW_COUNT_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_CREDIT_RET_FIFO_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_CSR_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_CURRENT_FREE_CNT_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_HOST_ADDR_MEM_COR_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_HOST_ADDR_MEM_UNC_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_INIT_SM_IN_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_LAST_RETURNED_CNT_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_PCC_FIFO_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_PCC_SOP_HEAD_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_PEC_FIFO_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_PEC_SOP_HEAD_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_PKT_EVICT_FIFO_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_PKT_EVICT_SM_OR_ARB_SM_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_BQC_MEM_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_PBL_FIFO_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_PPMC_SOP_LEN_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_SB_MEM_FIFO0_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_SB_MEM_FIFO1_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_SBRDCTL_CRREL_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_SBRDCTRL_CRREL_FIFO_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_SM_PKT_RESET_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_STATE_MACHINE_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_VL_FIFO_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_VLF_SOP_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_VLF_VL_LEN_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK0_COR_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK0_UNC_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK1_COR_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_VL_LEN_MEM_BANK1_UNC_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_ADDR_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_BAD_CTXT_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_DATA_PARITY_ERR_SMASK
WFR_SEND_PIO_ERR_STATUS_PIO_WRITE_QW_VALID_PARITY_ERR_SMASK
WFR_SEND_PIO_INIT_CTXT
WFR_SEND_PIO_INIT_CTXT_PIO_ALL_CTXT_INIT_SMASK
WFR_SEND_PIO_INIT_CTXT_PIO_CTXT_NUM_MASK
WFR_SEND_PIO_INIT_CTXT_PIO_CTXT_NUM_SHIFT
WFR_SEND_PIO_INIT_CTXT_PIO_INIT_ERR_SMASK
WFR_SEND_PIO_INIT_CTXT_PIO_INIT_IN_PROGRESS_SMASK
WFR_SEND_PIO_INIT_CTXT_PIO_SINGLE_CTXT_INIT_SMASK
WFR_SEND_PIO_MEM_SIZE
WFR_SEND_SC2VLT0
WFR_SEND_SC2VLT0_SC0_SHIFT
WFR_SEND_SC2VLT0_SC1_SHIFT
WFR_SEND_SC2VLT0_SC2_SHIFT
WFR_SEND_SC2VLT0_SC3_SHIFT
WFR_SEND_SC2VLT0_SC4_SHIFT
WFR_SEND_SC2VLT0_SC5_SHIFT
WFR_SEND_SC2VLT0_SC6_SHIFT
WFR_SEND_SC2VLT0_SC7_SHIFT
WFR_SEND_SC2VLT1
WFR_SEND_SC2VLT1_SC10_SHIFT
WFR_SEND_SC2VLT1_SC11_SHIFT
WFR_SEND_SC2VLT1_SC12_SHIFT
WFR_SEND_SC2VLT1_SC13_SHIFT
WFR_SEND_SC2VLT1_SC14_SHIFT
WFR_SEND_SC2VLT1_SC15_SHIFT
WFR_SEND_SC2VLT1_SC8_SHIFT
WFR_SEND_SC2VLT1_SC9_SHIFT
WFR_SEND_SC2VLT2
WFR_SEND_SC2VLT2_SC16_SHIFT
WFR_SEND_SC2VLT2_SC17_SHIFT
WFR_SEND_SC2VLT2_SC18_SHIFT
WFR_SEND_SC2VLT2_SC19_SHIFT
WFR_SEND_SC2VLT2_SC20_SHIFT
WFR_SEND_SC2VLT2_SC21_SHIFT
WFR_SEND_SC2VLT2_SC22_SHIFT
WFR_SEND_SC2VLT2_SC23_SHIFT
WFR_SEND_SC2VLT3
WFR_SEND_SC2VLT3_SC24_SHIFT
WFR_SEND_SC2VLT3_SC25_SHIFT
WFR_SEND_SC2VLT3_SC26_SHIFT
WFR_SEND_SC2VLT3_SC27_SHIFT
WFR_SEND_SC2VLT3_SC28_SHIFT
WFR_SEND_SC2VLT3_SC29_SHIFT
WFR_SEND_SC2VLT3_SC30_SHIFT
WFR_SEND_SC2VLT3_SC31_SHIFT
WFR_SEND_STATIC_RATE_CONTROL
WFR_SEND_STATIC_RATE_CONTROL_CSR_SRC_RELOAD_SHIFT
WFR_SEND_STATIC_RATE_CONTROL_CSR_SRC_RELOAD_SMASK
WFR_PCIE_CFG_REG_PL2
WFR_PCIE_CFG_REG_PL3
WFR_PCIE_CFG_REG_PL3_L1_ENT_LATENCY_SHIFT
WFR_PCIE_CFG_REG_PL3_L1_ENT_LATENCY_SMASK
WFR_PCIE_CFG_REG_PL102
WFR_PCIE_CFG_REG_PL102_GEN3_EQ_POST_CURSOR_PSET_SHIFT
WFR_PCIE_CFG_REG_PL102_GEN3_EQ_CURSOR_PSET_SHIFT
WFR_PCIE_CFG_REG_PL102_GEN3_EQ_PRE_CURSOR_PSET_SHIFT
WFR_PCIE_CFG_REG_PL103
WFR_PCIE_CFG_REG_PL105
WFR_PCIE_CFG_REG_PL105_GEN3_EQ_VIOLATE_COEF_RULES_SMASK
WFR_PCIE_CFG_REG_PL2_LOW_PWR_ENT_CNT_SHIFT
WFR_PCIE_CFG_REG_PL100
WFR_PCIE_CFG_REG_PL100_EQ_EIEOS_CNT_SMASK
WFR_PCIE_CFG_REG_PL101
WFR_PCIE_CFG_REG_PL101_GEN3_EQ_LOCAL_FS_SHIFT
WFR_PCIE_CFG_REG_PL101_GEN3_EQ_LOCAL_LF_SHIFT
WFR_PCIE_CFG_REG_PL106
WFR_PCIE_CFG_REG_PL106_GEN3_EQ_PSET_REQ_VEC_SHIFT
WFR_PCIE_CFG_REG_PL106_GEN3_EQ_EVAL2MS_DISABLE_SMASK
WFR_PCIE_CFG_REG_PL106_GEN3_EQ_PHASE23_EXIT_MODE_SMASK
WFR_CCE_INT_BLOCKED
WFR_SEND_DMA_IDLE_CNT
WFR_SEND_DMA_DESC_FETCHED_CNT
CCE_MSIX_PBA_OFFSET
