1
module
(
input wire clk,
input wire rst_n
);

reg [31:0] cnt;
always@(posedge clk, negedge rst_n)
begin
  if (!rst_n)
    cnt <= 32'd0;
   else 
  cnt <= cnt + 1'd1;

end

enmodule
