--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml one_bit_alu.twx one_bit_alu.ncd -o one_bit_alu.twr
one_bit_alu.pcf -ucf one_bit_ALU.ucf

Design file:              one_bit_alu.ncd
Physical constraint file: one_bit_alu.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sel<0>
------------+------------+------------+------------+------------+----------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                      | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)     | Phase  |
------------+------------+------------+------------+------------+----------------------+--------+
a           |   -0.668(F)|      FAST  |    2.731(F)|      SLOW  |sel[1]_PWR_4_o_Mux_3_o|   0.000|
b           |   -0.644(F)|      FAST  |    2.593(F)|      SLOW  |sel[1]_PWR_4_o_Mux_3_o|   0.000|
cin         |   -0.671(F)|      FAST  |    2.735(F)|      SLOW  |sel[1]_PWR_4_o_Mux_3_o|   0.000|
------------+------------+------------+------------+------------+----------------------+--------+

Setup/Hold to clock sel<1>
------------+------------+------------+------------+------------+----------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                      | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)     | Phase  |
------------+------------+------------+------------+------------+----------------------+--------+
a           |   -0.630(F)|      FAST  |    2.845(F)|      SLOW  |sel[1]_PWR_4_o_Mux_3_o|   0.000|
b           |   -0.606(F)|      FAST  |    2.707(F)|      SLOW  |sel[1]_PWR_4_o_Mux_3_o|   0.000|
cin         |   -0.633(F)|      FAST  |    2.849(F)|      SLOW  |sel[1]_PWR_4_o_Mux_3_o|   0.000|
------------+------------+------------+------------+------------+----------------------+--------+

Clock sel<0> to Pad
------------+-----------------+------------+-----------------+------------+----------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                      | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)     | Phase  |
------------+-----------------+------------+-----------------+------------+----------------------+--------+
carry       |        11.894(F)|      SLOW  |         5.530(F)|      FAST  |sel[1]_PWR_4_o_Mux_3_o|   0.000|
------------+-----------------+------------+-----------------+------------+----------------------+--------+

Clock sel<1> to Pad
------------+-----------------+------------+-----------------+------------+----------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                      | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)     | Phase  |
------------+-----------------+------------+-----------------+------------+----------------------+--------+
carry       |        12.008(F)|      SLOW  |         5.492(F)|      FAST  |sel[1]_PWR_4_o_Mux_3_o|   0.000|
------------+-----------------+------------+-----------------+------------+----------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a              |o              |   10.379|
b              |o              |   10.524|
cin            |o              |   10.372|
sel<0>         |o              |   12.217|
sel<1>         |o              |   12.634|
---------------+---------------+---------+


Analysis completed Tue Jan 26 00:20:45 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



