/*
 * stm32f407xx.h
 *
 *  Created on: Jun 16, 2025
 *      Author: DELL
 */

#ifndef INC_STM32F407XX_H_
#define INC_STM32F407XX_H_

#include<stdio.h>

#include<stddef.h>

#include<stdint.h>

#define __vo volatile

#define __weak __attribute__((weak))

/*
 * processor specific details
 * ARM Cortex M4 processor NVIC ISERx and ICERx register addresses
 */
#define NVIC_ISER0      ((__vo uint32_t*)0xE000E100)
#define NVIC_ISER1      ((__vo uint32_t*)0xE000E104)
#define NVIC_ISER2      ((__vo uint32_t*)0xE000E108)
#define NVIC_ISER3      ((__vo uint32_t*)0xE000E10C)

#define NVIC_ICER0      ((__vo uint32_t*)0XE000E180)
#define NVIC_ICER1      ((__vo uint32_t*)0XE000E184)
#define NVIC_ICER2      ((__vo uint32_t*)0XE000E188)
#define NVIC_ICER3      ((__vo uint32_t*)0XE000E18C)

// ARM Cortex M4 processor NVIC register addresses
#define NVIC_PR_BASE_ADDR      ((__vo uint32_t*)0xE000E400)

#define NO_PR_BITS_IMPLEMENTED   4

// base addresses of flash memory and ROM
#define FLASH_ADDRESSES      0x08000000U			// Where your program is stored (code, constants)
#define SRAM1_BASE_ADDR      0x20000000U			// Main system RAM (stack, variables)
#define SRAM_BASE_ADDR	     SRAM1_BASE_ADDR
#define ROM_BASE_ADDR		 0x1FFF0000U			// A bootloader is a small piece of code that runs before your main program. Its job is to initialize the system and load the main application code (your firmware).
#define SRAM2_BASE_ADDR      0x2001C000				// Additional RAM

// AHBx and APBx bus peripheral addresses
#define PERIPH_BASE_ADDR         0x40000000U
#define APB1_PERIPH_BASE_ADDR    PERIPH_BASE_ADDR
#define APB2_PERIPH_BASE_ADDR    0x40010000U
#define AHB1_PERIPH_BASE_ADDR    0x40020000U
#define AHB2_PERIPH_BASE_ADDR    0x50000000U

// Base addresses of peripheral which are hanging on AHB1 Bus
#define GPIOA_BASE_ADDR (AHB1_PERIPH_BASE_ADDR+0x0000)
#define GPIOB_BASE_ADDR (AHB1_PERIPH_BASE_ADDR+0x0400)
#define GPIOC_BASE_ADDR (AHB1_PERIPH_BASE_ADDR+0x0800)
#define GPIOD_BASE_ADDR (AHB1_PERIPH_BASE_ADDR+0x0C00)
#define GPIOE_BASE_ADDR (AHB1_PERIPH_BASE_ADDR+0x1000)
#define GPIOF_BASE_ADDR (AHB1_PERIPH_BASE_ADDR+0x1400)
#define GPIOG_BASE_ADDR (AHB1_PERIPH_BASE_ADDR+0x1800)
#define GPIOH_BASE_ADDR (AHB1_PERIPH_BASE_ADDR+0x1C00)
#define GPIOI_BASE_ADDR (AHB1_PERIPH_BASE_ADDR+0x2000)
#define RCC_BASE_ADDR   (AHB1_PERIPH_BASE_ADDR+0X3800)

// Base addresses of peripheral which are hanging on APB1 Bus
#define I2C1_BASE_ADDR    (APB1_PERIPH_BASE_ADDR+0x5400)
#define I2C2_BASE_ADDR    (APB1_PERIPH_BASE_ADDR+0x5800)
#define I2C3_BASE_ADDR    (APB1_PERIPH_BASE_ADDR+0x5C00)

#define SPI2_BASE_ADDR    (APB1_PERIPH_BASE_ADDR+0x3800)
#define SPI3_BASE_ADDR    (APB1_PERIPH_BASE_ADDR+0x3C00)

#define USART2_BASE_ADDR  (APB1_PERIPH_BASE_ADDR+0x4400)
#define USART3_BASE_ADDR  (APB1_PERIPH_BASE_ADDR+0x4800)

#define UART4_BASE_ADDR   (APB1_PERIPH_BASE_ADDR+0x4C00)
#define UART5_BASE_ADDR   (APB1_PERIPH_BASE_ADDR+0x5000)

// Base addresses of peripheral which are hanging on APB2
#define SPI1_BASE_ADDR    (APB2_PERIPH_BASE_ADDR+0x3000)

#define USART1_BASE_ADDR  (APB2_PERIPH_BASE_ADDR+0x1000)
#define USART6_BASE_ADDR  (APB2_PERIPH_BASE_ADDR+0x1400)

#define EXTI_BASE_ADDR    (APB2_PERIPH_BASE_ADDR+0x3C00)

#define SYSCFG_BASE_ADDR  (APB2_PERIPH_BASE_ADDR+0x3800)

// peripheral register for GPIO
typedef struct
{
	__vo uint32_t MODER;
	__vo uint32_t OTYPER;
	__vo uint32_t OSPEEDR;
	__vo uint32_t PUPDR;
	__vo uint32_t IDR;
	__vo uint32_t ODR;
	__vo uint32_t BSRR;
	__vo uint32_t LCKR;
	__vo uint32_t AFR[2];    //GPIO alternate function for AFR[0]--> low level AFR[1] --> high level
}GPIO_REGDEF_t;

// RCC
typedef struct
{
	__vo uint32_t CR;
	__vo uint32_t PLLCFGR;
	__vo uint32_t CFGR;
	__vo uint32_t CIR;
	__vo uint32_t AHB1RSTR;
	__vo uint32_t AHB2RSTR;
	__vo uint32_t AHB3RSTR;
	uint32_t RESERVED0;
	__vo uint32_t APB1RSTR;
	__vo uint32_t APB2RSTR;
	uint32_t RESERVED1[2];
	__vo uint32_t AHB1ENR;
	__vo uint32_t AHB2ENR;
	__vo uint32_t AHB3ENR;
	uint32_t RESERVED2;
	__vo uint32_t APB1ENR;
	__vo uint32_t APB2ENR;
	uint32_t RESERVED3[2];
	__vo uint32_t AHB1LPENR;
	__vo uint32_t AHB2LPENR;
	__vo uint32_t AHB3LPENR;
    uint32_t RESERVED4;
	__vo uint32_t APB1LPENR;
	__vo uint32_t APB2LPENR;
	uint32_t RESERVED5[2];
	__vo uint32_t BDCR;
	__vo uint32_t CSR;
	uint32_t RESERVED6[2];
	__vo uint32_t SSCGR;
	__vo uint32_t PLLI2SCFGR;
	__vo uint32_t PLLSAICFGR;
	__vo uint32_t DCKCFGR;
}RCC_REGDEF_t;

// peripheral register for SPI
typedef struct{
	__vo uint32_t CR1;
	__vo uint32_t CR2;
	__vo uint32_t SR;
	__vo uint32_t DR;
	__vo uint32_t CRCPR;
	__vo uint32_t RXCRCR;
	__vo uint32_t TXCRCR;
	__vo uint32_t I2SCFGR;
	__vo uint32_t I2SPR;
}SPI_REGDEF_t;

// Peripheral register for I2C
typedef struct{
	__vo uint32_t CR1;
	__vo uint32_t CR2;
	__vo uint32_t OAR1;
	__vo uint32_t OAR2;
	__vo uint32_t DR;
	__vo uint32_t SR1;
	__vo uint32_t SR2;
	__vo uint32_t CCR;
	__vo uint32_t TRISE;
	__vo uint32_t FLTR;
}I2C_REGDEF_t;

// Peripheral register for USART
typedef struct
{
	__vo uint32_t SR;
	__vo uint32_t DR;
	__vo uint32_t BRR;
	__vo uint32_t CR1;
	__vo uint32_t CR2;
	__vo uint32_t CR3;
	__vo uint32_t GTPR;
}USART_REGDEF_t;

typedef struct
{
	__vo uint32_t IMR;
	__vo uint32_t EMR;
	__vo uint32_t RTSR;
	__vo uint32_t FTSR;
	__vo uint32_t SWIER;
	__vo uint32_t PR;
}EXTI_REGDEF_t;

typedef struct
{
	__vo uint32_t MEMRMP;
	__vo uint32_t PMC;
	__vo uint32_t EXTICR[4];
	uint32_t RESERVED1[2];
	__vo uint32_t CMPCR;
	uint32_t RESERVED2[2];
	__vo uint32_t CFGR;
}SYSCFG_REGDEF_t;

// Peripheral base addresses typecasted to GPIO_REGDEF_t
#define GPIOA ((GPIO_REGDEF_t*)GPIOA_BASE_ADDR)   //doing in the shortcut way --> GPIOA->MODER |= (1 << 10);
#define GPIOB ((GPIO_REGDEF_t*)GPIOB_BASE_ADDR)
#define GPIOC ((GPIO_REGDEF_t*)GPIOC_BASE_ADDR)
#define GPIOD ((GPIO_REGDEF_t*)GPIOD_BASE_ADDR)
#define GPIOE ((GPIO_REGDEF_t*)GPIOE_BASE_ADDR)
#define GPIOF ((GPIO_REGDEF_t*)GPIOF_BASE_ADDR)
#define GPIOG ((GPIO_REGDEF_t*)GPIOG_BASE_ADDR)
#define GPIOH ((GPIO_REGDEF_t*)GPIOH_BASE_ADDR)
#define GPIOI ((GPIO_REGDEF_t*)GPIOI_BASE_ADDR)

// Peripheral base addresses typecasted to SPI_REGDEF_t
#define SPI1 ((SPI_REGDEF_t*)SPI1_BASE_ADDR)
#define SPI2 ((SPI_REGDEF_t*)SPI2_BASE_ADDR)
#define SPI3 ((SPI_REGDEF_t*)SPI3_BASE_ADDR)

// Peripheral base addresses typecasted to I2C_REGDEF_t
#define I2C1 ((I2C_REGDEF_t*)I2C1_BASE_ADDR)
#define I2C2 ((I2C_REGDEF_t*)I2C2_BASE_ADDR)
#define I2C3 ((I2C_REGDEF_t*)I2C3_BASE_ADDR)

// Peripheral base addresses typecasted to USART_REGDEF_t
#define USART1 ((USART_REGDEF_t*)USART1_BASE_ADDR)
#define USART2 ((USART_REGDEF_t*)USART2_BASE_ADDR)
#define USART3 ((USART_REGDEF_t*)USART3_BASE_ADDR)
#define UART4  ((USART_REGDEF_t*)UART4_BASE_ADDR)
#define UART5  ((USART_REGDEF_t*)UART5_BASE_ADDR)
#define USART6 ((USART_REGDEF_t*)USART6_BASE_ADDR)

#define RCC   ((RCC_REGDEF_t*)RCC_BASE_ADDR)

#define EXTI  ((EXTI_REGDEF_t*)EXTI_BASE_ADDR)

#define SYSCFG  ((SYSCFG_REGDEF_t*)SYSCFG_BASE_ADDR)

// clock enable macros for GPIOx peripheral
#define GPIOA_PCLK_EN() (RCC->AHB1ENR|=(1<<0))
#define GPIOB_PCLK_EN() (RCC->AHB1ENR|=(1<<1))
#define GPIOC_PCLK_EN() (RCC->AHB1ENR|=(1<<2))
#define GPIOD_PCLK_EN() (RCC->AHB1ENR|=(1<<3))
#define GPIOE_PCLK_EN() (RCC->AHB1ENR|=(1<<4))
#define GPIOF_PCLK_EN() (RCC->AHB1ENR|=(1<<5))
#define GPIOG_PCLK_EN() (RCC->AHB1ENR|=(1<<6))
#define GPIOH_PCLK_EN() (RCC->AHB1ENR|=(1<<7))
#define GPIOI_PCLK_EN() (RCC->AHB1ENR|=(1<<8))

// clock enable macros for I2Cx peripheral
#define I2C1_PCLK_EN() (RCC->APB1ENR|=(1<<21))
#define I2C2_PCLK_EN() (RCC->APB1ENR|=(1<<22))
#define I2C3_PCLK_EN() (RCC->APB1ENR|=(1<<23))

// clock enable macros for SPIx peripheral
#define SPI1_PCLK_EN() (RCC->APB2ENR|=(1<<12))
#define SPI2_PCLK_EN() (RCC->APB1ENR|=(1<<14))
#define SPI3_PCLK_EN() (RCC->APB1ENR|=(1<<15))

// clock enable macros for UARTx peripheral
#define UART4_PCLK_EN() (RCC->APB1ENR|=(1<<19))
#define UART5_PCLK_EN() (RCC->APB1ENR|=(1<<20))

// clock enable macros for USARTx peripheral
#define USART1_PCLK_EN() (RCC->APB2ENR|=(1<<4))
#define USART2_PCLK_EN() (RCC->APB1ENR|=(1<<17))
#define USART3_PCLK_EN() (RCC->APB1ENR|=(1<<18))
#define USART6_PCLK_EN() (RCC->APB2ENR|=(1<<5))

// clock enable macros for SYSCFG peripheral
#define SYSCFG_PCLK_EN() (RCC->APB2ENR|=(1<<14))

// clock disable macros for GPIOx peripheral
#define GPIOA_PCLK_DI() ( RCC->AHB1ENR &= ~( 1 << 0) )
#define GPIOB_PCLK_DI() ( RCC->AHB1ENR &= ~( 1 << 1) )
#define GPIOC_PCLK_DI() ( RCC->AHB1ENR &= ~( 1 << 2) )
#define GPIOD_PCLK_DI() ( RCC->AHB1ENR &= ~( 1 << 3) )
#define GPIOE_PCLK_DI() ( RCC->AHB1ENR &= ~( 1 << 4) )
#define GPIOF_PCLK_DI() ( RCC->AHB1ENR &= ~( 1 << 5) )
#define GPIOG_PCLK_DI() ( RCC->AHB1ENR &= ~( 1 << 6) )
#define GPIOH_PCLK_DI() ( RCC->AHB1ENR &= ~( 1 << 7) )
#define GPIOI_PCLK_DI() ( RCC->AHB1ENR &= ~( 1 << 8) )

// clock disable macros for I2Cx peripheral
#define I2C1_PCLK_DI() ( RCC->APB1ENR &= ~( 1 << 21) )
#define I2C2_PCLK_DI() ( RCC->APB1ENR &= ~( 1 << 22) )
#define I2C3_PCLK_DI() ( RCC->APB1ENR &= ~( 1 << 23) )

// clock disable macros for SPIx peripheral
#define SPI1_PCLK_DI() ( RCC->APB2ENR &= ~( 1 << 12) )
#define SPI2_PCLK_DI() ( RCC->APB1ENR &= ~( 1 << 14) )
#define SPI3_PCLK_DI() ( RCC->APB1ENR &= ~( 1 << 15) )

// clock disable macros for UARTx peripheral
#define UART4_PCLK_DI() ( RCC->APB1ENR &= ~( 1 << 19) )
#define UART5_PCLK_DI() ( RCC->APB1ENR &= ~( 1 << 20) )

// clock disable macros for USARTx peripheral
#define USART1_PCLK_DI() ( RCC->APB2ENR &= ~( 1 << 4) )
#define USART2_PCLK_DI() ( RCC->APB1ENR &= ~( 1 << 17) )
#define USART3_PCLK_DI() ( RCC->APB1ENR &= ~( 1 << 18) )
#define USART6_PCLK_DI() ( RCC->APB2ENR &= ~( 1 << 5) )

// clock disable macros for SYSCFG peripheral
#define SYSCFG_PCLK_DI() (RCC->APB2ENR &= ~( 1 << 14) )

// macro reset for GPIOx peripheral
#define GPIOA_REG_RESET()              do { ( RCC->AHB1RSTR |= ( 1 << 0) ); ( RCC->AHB1RSTR &= ~( 1 << 0) ); }while(0)
#define GPIOB_REG_RESET()              do { ( RCC->AHB1RSTR |= ( 1 << 1) ); ( RCC->AHB1RSTR &= ~( 1 << 1) ); }while(0)
#define GPIOC_REG_RESET()              do { ( RCC->AHB1RSTR |= ( 1 << 2) ); ( RCC->AHB1RSTR &= ~( 1 << 2) ); }while(0)
#define GPIOD_REG_RESET()              do { ( RCC->AHB1RSTR |= ( 1 << 3) ); ( RCC->AHB1RSTR &= ~( 1 << 3) ); }while(0)
#define GPIOE_REG_RESET()              do { ( RCC->AHB1RSTR |= ( 1 << 4) ); ( RCC->AHB1RSTR &= ~( 1 << 4) ); }while(0)
#define GPIOF_REG_RESET()              do { ( RCC->AHB1RSTR |= ( 1 << 5) ); ( RCC->AHB1RSTR &= ~( 1 << 5) ); }while(0)
#define GPIOG_REG_RESET()              do { ( RCC->AHB1RSTR |= ( 1 << 6) ); ( RCC->AHB1RSTR &= ~( 1 << 6) ); }while(0)
#define GPIOH_REG_RESET()              do { ( RCC->AHB1RSTR |= ( 1 << 7) ); ( RCC->AHB1RSTR &= ~( 1 << 7) ); }while(0)
#define GPIOI_REG_RESET()              do { ( RCC->AHB1RSTR |= ( 1 << 8) ); ( RCC->AHB1RSTR &= ~( 1 << 8) ); }while(0)

// macro reset for SPIx peripheral
#define SPI1_REG_RESET()              do { ( RCC->APB2RSTR |= ( 1 << 12) ); ( RCC->APB2RSTR &= ~( 1 << 12) ); }while(0)
#define SPI2_REG_RESET()              do { ( RCC->APB1RSTR |= ( 1 << 14) ); ( RCC->APB1RSTR &= ~( 1 << 14) ); }while(0)
#define SPI3_REG_RESET()              do { ( RCC->APB1RSTR |= ( 1 << 15) ); ( RCC->APB1RSTR &= ~( 1 << 15) ); }while(0)

// macro reset for I2Cx peripheral
#define I2C1_REG_RESET()              do { ( RCC->APB1RSTR |= ( 1 << 21) ); ( RCC->APB1RSTR &= ~( 1 << 21) ); }while(0)
#define I2C2_REG_RESET()              do { ( RCC->APB1RSTR |= ( 1 << 22) ); ( RCC->APB1RSTR &= ~( 1 << 22) ); }while(0)
#define I2C3_REG_RESET()              do { ( RCC->APB1RSTR |= ( 1 << 23) ); ( RCC->APB1RSTR &= ~( 1 << 23) ); }while(0)

// macro reset for USARTx peripheral
#define USART1_REG_RESET()            do { ( RCC->APB2RSTR |= ( 1 << 4) );  ( RCC->AHB1RSTR &= ~( 1 << 4)  ); }while(0)
#define USART2_REG_RESET()            do { ( RCC->APB1RSTR |= ( 1 << 17) ); ( RCC->AHB1RSTR &= ~( 1 << 17) ); }while(0)
#define USART3_REG_RESET()            do { ( RCC->APB1RSTR |= ( 1 << 18) ); ( RCC->AHB1RSTR &= ~( 1 << 18) ); }while(0)
#define UART4_REG_RESET()             do { ( RCC->APB1RSTR |= ( 1 << 19) ); ( RCC->AHB1RSTR &= ~( 1 << 19) ); }while(0)
#define UART5_REG_RESET()             do { ( RCC->APB1RSTR |= ( 1 << 20) ); ( RCC->AHB1RSTR &= ~( 1 << 20) ); }while(0)
#define USART6_REG_RESET()            do { ( RCC->APB2RSTR |= ( 1 << 5)  ); ( RCC->AHB1RSTR &= ~( 1 << 5)  ); }while(0)

/*
 * returns port code for given GPIOx base addresses
 * this macro returns a code from(0 to 7) for the given GPIO base addresses(x)
*/
#define GPIO_BASE_ADDR_TO_CODE(x)     ( (x == GPIOA) ? 0 : \
                                        (x == GPIOB) ? 1 : \
                                        (x == GPIOC) ? 2 : \
                                        (x == GPIOD) ? 3 : \
                                        (x == GPIOE) ? 4 : \
                                        (x == GPIOF) ? 5 : \
                                        (x == GPIOG) ? 6 : \
                                        (x == GPIOH) ? 7 : \
                                        (x == GPIOI) ? 8 : 0 )


// IRQ Numbers for GPIO
#define IRQ_NO_EXTI0           6
#define IRQ_NO_EXTI1           7
#define IRQ_NO_EXTI2           8
#define IRQ_NO_EXTI3           9
#define IRQ_NO_EXTI4           10
#define IRQ_NO_EXTI9_5         23
#define IRQ_NO_EXTI15_10       40

// IRQ Numbers for SPI
#define IRQ_NO_SPI1            35
#define IRQ_NO_SPI2			   36
#define IRQ_NO_SPI3			   51

// IRQ Numbers for I2C
#define IRQ_NO_I2C1_EV         31
#define IRQ_NO_I2C1_ER 		   32
#define IRQ_NO_I2C2_EV     	   33
#define IRQ_NO_I2C2_ER 		   34
#define IRQ_NO_I2C3_EV     	   72
#define IRQ_NO_I2C3_ER 		   73

// IRQ Number for USART
#define IRQ_NO_USART1 		   37
#define IRQ_NO_USART2 		   38
#define IRQ_NO_USART3 		   39
#define IRQ_NO_UART4           52
#define IRQ_NO_UART5 		   53
#define IRQ_NO_USART6 		   71

// Macros for the priority config
#define NVIC_IRQ_PRI0       0
#define NVIC_IRQ_PRI1       1
#define NVIC_IRQ_PRI2       2
#define NVIC_IRQ_PRI3       3
#define NVIC_IRQ_PRI4       4
#define NVIC_IRQ_PRI5       5
#define NVIC_IRQ_PRI6       6
#define NVIC_IRQ_PRI7       7
#define NVIC_IRQ_PRI8       8
#define NVIC_IRQ_PRI9       9
#define NVIC_IRQ_PRI10      10
#define NVIC_IRQ_PRI11      11
#define NVIC_IRQ_PRI12      12
#define NVIC_IRQ_PRI13      13
#define NVIC_IRQ_PRI14      14
#define NVIC_IRQ_PRI15      15

/*
 * Bit position definition for SPI peripheral
 */

// bit position definition for SPI_CR1
#define SPI_CR1_CPHA          0
#define SPI_CR1_CPOL          1
#define SPI_CR1_MSTR		  2
#define SPI_CR1_BR			  3
#define SPI_CR1_SPE 		  6
#define SPI_CR1_LSB_FIRST 	  7
#define SPI_CR1_SSI			  8
#define SPI_CR1_SSM			  9
#define SPI_CR1_RXONLY		  10
#define SPI_CR1_DFF			  11
#define SPI_CR1_CRCNEXT       12
#define SPI_CR1_CRCEN         13
#define SPI_CR1_BIDIOE        14
#define SPI_CR1_BIDIMODE      15

// bit position definition for SPI_CR2
#define SPI_CR2_RXDMAEN       0
#define SPI_CR2_TXDMAEN       1
#define SPI_CR2_SSOE 	      2
#define SPI_CR2_FRF			  4
#define SPI_CR2_ERRIE 		  5
#define SPI_CR2_RXNEIE 	      6
#define SPI_CR2_TXEIE		  7

// bit position definition for SPI_SR
#define SPI_SR_RXNE      0
#define SPI_SR_TXE       1
#define SPI_SR_CHSIDE 	 2
#define SPI_SR_UDR		 3
#define SPI_SR_CRCERR    4
#define SPI_SR_MODF 	 5
#define SPI_SR_OVR		 6
#define SPI_SR_BSY		 7
#define SPI_SR_FRE		 8

/*
 * Bit position definition for I2C peripheral
 */

// bit position definition for I2C_CR1
#define I2C_CR1_PE           0
#define I2C_CR1_SMBUS        1
#define I2C_CR1_SMBTYPE		 3
#define I2C_CR1_ENARP		 4
#define I2C_CR1_ENPEC		 5
#define I2C_CR1_ENGC 	     6
#define I2C_CR1_NOSTRETCH	 7
#define I2C_CR1_START		 8
#define I2C_CR1_STOP		 9
#define I2C_CR1_ACK		     10
#define I2C_CR1_POS          11
#define I2C_CR1_PEC          12
#define I2C_CR1_ALERT        13
#define I2C_CR1_SWRST        15

// bit position definition for I2C_CR2
#define I2C_CR2_FREQ         0
#define I2C_CR2_ITERREN      8
#define I2C_CR2_ITEVTEN		 9
#define I2C_CR2_ITBUFEN	     10
#define I2C_CR2_DMAEN		 11
#define I2C_CR2_LAST	     12

// bit position definition for I2C_SR1
#define I2C_SR1_SB           0
#define I2C_SR1_ADDR         1
#define I2C_SR1_BTF		     2
#define I2C_SR1_ADD10		 3
#define I2C_SR1_STOPF		 4
#define I2C_SR1_RxNE	     6
#define I2C_SR1_TxE	         7
#define I2C_SR1_BERR		 8
#define I2C_SR1_ARLO		 9
#define I2C_SR1_AF	         10
#define I2C_SR1_OVR          11
#define I2C_SR1_PECERR       12
#define I2C_SR1_TIMEOUT      14
#define I2C_SR1_SMBALERT     15

// bit position definition for I2C_SR2
#define I2C_SR2_MSL           0
#define I2C_SR2_BUSY          1
#define I2C_SR2_TRA		      2
#define I2C_SR2_GENCALL		  4
#define I2C_SR2_SMBDEFAULT    5
#define I2C_SR2_SMBHOST	      6
#define I2C_SR2_DUALF	      7
#define I2C_SR2_PEC		      8

// bit position definition for I2C_CCR
#define I2C_CCR_CCR         0
#define I2C_CCR_DUTY        14
#define I2C_CCR_FS          15

// bit position definition I2C_OAR1
#define I2C_OAR1_ADD0		0
#define I2C_OAR1_ADD71		1
#define I2C_OAR1_ADD98		8
#define I2C_OAR1_ADDMODE	15

// bit position definition for USART_SR
#define USART_SR_PE          0
#define USART_SR_FE          1
#define USART_SR_NF          2
#define USART_SR_ORE 	  	 3
#define USART_SR_IDLE  		 4
#define USART_SR_RXNE 		 5
#define USART_SR_TC			 6
#define USART_SR_TXE		 7
#define USART_SR_LBD		 8
#define USART_SR_CTS		 9

// bit position definition for USART_CR1
#define USART_CR1_SBK          0
#define USART_CR1_RWU          1
#define USART_CR1_RE           2
#define USART_CR1_TE           3
#define USART_CR1_IDLEIE       4
#define USART_CR1_RXNEIE       5
#define USART_CR1_TCIE         6
#define USART_CR1_TXEIE        7
#define USART_CR1_PEIE         8
#define USART_CR1_PS           9
#define USART_CR1_PCE          10
#define USART_CR1_WAKE         11
#define USART_CR1_M            12
#define USART_CR1_UE           13
#define USART_CR1_OVER8        15

// bit position definition for USART_CR2
#define USART_CR2_ADD           0
#define USART_CR2_LBDL          5
#define USART_CR2_LBDIE         6
#define USART_CR2_LBCL          8
#define USART_CR2_CPHA          9
#define USART_CR2_CPOL          10
#define USART_CR2_CLKEN         11
#define USART_CR2_STOP          12
#define USART_CR2_LINEN         14

// bit position definition for USART_CR3
#define USART_CR3_EIE           0
#define USART_CR3_IREN          1
#define USART_CR3_IRLP          2
#define USART_CR3_HDSEL         3
#define USART_CR3_NACK          4
#define USART_CR3_SCEN          5
#define USART_CR3_DMAR          6
#define USART_CR3_DMAT          7
#define USART_CR3_RTSE          8
#define USART_CR3_CTSE          9
#define USART_CR3_CTSIE         10
#define USART_CR3_ONEBIT        11

// Some generic macros
#define ENABLE           1
#define DISABLE          0
#define SET              ENABLE
#define RESET            DISABLE
#define GPIO_PIN_SET     SET
#define GPIO_PIN_RESET   RESET
#define FLAG_RESET       RESET
#define FLAG_SET         SET

#include "stm32f407xx_gpio_driver.h"

#include "stm32f407xx_spi_driver.h"

#include "stm32f407xx_i2c_driver.h"

#include "stm32f407xx_usart_driver.h"

#include "stm32f407xx_rcc_driver.h"

#endif /* INC_STM32F407XX_H_ */
