
---------- Begin Simulation Statistics ----------
final_tick                                  416385000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191648                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866228                       # Number of bytes of host memory used
host_op_rate                                   237492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.22                       # Real time elapsed on the host
host_tick_rate                               79796356                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000003                       # Number of instructions simulated
sim_ops                                       1239249                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000416                       # Number of seconds simulated
sim_ticks                                   416385000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.811959                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   80048                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                82684                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3321                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            140680                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              14779                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           15898                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1119                       # Number of indirect misses.
system.cpu.branchPred.lookups                  212494                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   28223                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          366                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    223053                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   214777                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2564                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     198266                       # Number of branches committed
system.cpu.commit.bw_lim_events                 88048                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            8314                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           44568                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1005125                       # Number of instructions committed
system.cpu.commit.committedOps                1244371                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       731721                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.700609                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.685497                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       385591     52.70%     52.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       135096     18.46%     71.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        51559      7.05%     78.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        31923      4.36%     82.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        15719      2.15%     84.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         8183      1.12%     85.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         7001      0.96%     86.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         8601      1.18%     87.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        88048     12.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       731721                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                26776                       # Number of function calls committed.
system.cpu.commit.int_insts                   1167502                       # Number of committed integer instructions.
system.cpu.commit.loads                        233266                       # Number of loads committed
system.cpu.commit.membars                        8272                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          199      0.02%      0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           771380     61.99%     62.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4167      0.33%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             473      0.04%     62.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             999      0.08%     62.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             796      0.06%     62.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            576      0.05%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          233266     18.75%     81.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         232508     18.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1244371                       # Class of committed instruction
system.cpu.commit.refs                         465774                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      6366                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000003                       # Number of Instructions Simulated
system.cpu.committedOps                       1239249                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.832769                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.832769                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                337882                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   772                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                79789                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1306171                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   177411                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    201307                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2694                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2135                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 19579                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      212494                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    171463                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        495296                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2193                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          226                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1073684                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6902                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.255165                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             239874                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             123050                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.289291                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             738873                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.790948                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.869589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   487138     65.93%     65.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    18835      2.55%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    27503      3.72%     72.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    29187      3.95%     76.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    25195      3.41%     79.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    23689      3.21%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    28872      3.91%     86.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    18208      2.46%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    80246     10.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               738873                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           93898                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3040                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   202946                       # Number of branches executed
system.cpu.iew.exec_nop                          5233                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.548023                       # Inst execution rate
system.cpu.iew.exec_refs                       493388                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     235319                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6503                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                240126                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               8363                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               618                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               238160                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1289261                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                258069                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4252                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1289149                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7702                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2694                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7737                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1564                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            16038                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        19178                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         6857                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5643                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             69                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2498                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            542                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1028504                       # num instructions consuming a value
system.cpu.iew.wb_count                       1264896                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.559069                       # average fanout of values written-back
system.cpu.iew.wb_producers                    575005                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.518900                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1267453                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1578016                       # number of integer regfile reads
system.cpu.int_regfile_writes                  926907                       # number of integer regfile writes
system.cpu.ipc                               1.200814                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.200814                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               216      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                790906     61.15%     61.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 4194      0.32%     61.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     61.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   1      0.00%     61.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     61.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     61.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     61.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     61.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  514      0.04%     61.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1117      0.09%     61.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  858      0.07%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 618      0.05%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               258920     20.02%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              236044     18.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1293401                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       18526                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014323                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2628     14.19%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     38      0.21%     14.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     28      0.15%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     14.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7861     42.43%     56.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7971     43.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1304470                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3329922                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1257969                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1319805                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1275665                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1293401                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                8363                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           44749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               443                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             49                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        29320                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        738873                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.750505                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.211041                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              342748     46.39%     46.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              101131     13.69%     60.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               71202      9.64%     69.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               56462      7.64%     77.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               73572      9.96%     87.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               36473      4.94%     92.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               21856      2.96%     95.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               10741      1.45%     96.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               24688      3.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          738873                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.553129                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   7241                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              14722                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         6927                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              9036                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             21307                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            24330                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               240126                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              238160                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  992493                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  33093                       # number of misc regfile writes
system.cpu.numCycles                           832771                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                       1                       # number of predicate regfile reads
system.cpu.rename.BlockCycles                   11319                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1134988                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    124                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   184271                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     72                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    53                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1871317                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1298555                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1188498                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    213931                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  29229                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2694                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 47558                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    53485                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1586528                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         279100                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              13564                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     80611                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           8361                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups            1                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups             8969                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1931507                       # The number of ROB reads
system.cpu.rob.rob_writes                     2585128                       # The number of ROB writes
system.cpu.timesIdled                            1904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     7763                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    4602                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    41                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3864                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5424                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        12129                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1554                       # Transaction distribution
system.membus.trans_dist::ReadExReq               498                       # Transaction distribution
system.membus.trans_dist::ReadExResp              498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1554                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1812                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       131328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  131328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3864                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3864    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3864                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4567000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10868750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4362                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1648                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3476                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             299                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             530                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3733                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          629                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1812                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1812                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 18832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       461184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       179648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 640832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               3                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6706                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001193                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034521                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6698     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6706                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           11188500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2646498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5599500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  268                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2837                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2569                       # number of overall hits
system.l2.overall_hits::.cpu.data                 268                       # number of overall hits
system.l2.overall_hits::total                    2837                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1161                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                891                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2052                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1161                       # number of overall misses
system.l2.overall_misses::.cpu.data               891                       # number of overall misses
system.l2.overall_misses::total                  2052                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     90181500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     72282000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        162463500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     90181500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     72282000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       162463500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1159                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4889                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1159                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4889                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.311260                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.768766                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.419718                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.311260                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.768766                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.419718                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77675.710594                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81124.579125                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79173.245614                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77675.710594                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81124.579125                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79173.245614                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2052                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     78571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     63370503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    141942003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     78571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     63370503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    141942003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.311260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.768766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.419718                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.311260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.768766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.419718                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67675.710594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71122.898990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69172.516082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67675.710594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71122.898990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69172.516082                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1648                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1648                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1648                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1648                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3471                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3471                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3471                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3471                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                32                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    32                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             498                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 498                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     39294500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39294500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.939623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.939623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78904.618474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78904.618474                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            498                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34313003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34313003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.939623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.939623                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68901.612450                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68901.612450                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     90181500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     90181500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.311260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.311260                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77675.710594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77675.710594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1161                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1161                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     78571500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     78571500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.311260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.311260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67675.710594                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67675.710594                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     32987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.624801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.624801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83937.659033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83937.659033                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     29057500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29057500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.624801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.624801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73937.659033                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73937.659033                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         1812                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1812                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1812                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1812                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1812                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1812                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     34789000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     34789000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19199.227373                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19199.227373                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2259.201180                       # Cycle average of tags in use
system.l2.tags.total_refs                       10309                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3159                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.263374                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     601.749813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1007.010524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       650.440843                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.019850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.068945                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3051                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.096405                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    100127                       # Number of tag accesses
system.l2.tags.data_accesses                   100127                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          74304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          57024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             131328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        74304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         74304                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2052                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         178450232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         136950178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             315400411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    178450232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        178450232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        178450232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        136950178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            315400411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1161.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4151                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2052                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2052                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     18998500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                57473500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9258.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28008.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1620                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2052                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    304.408353                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.141691                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.607342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          126     29.23%     29.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           95     22.04%     51.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           86     19.95%     71.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           40      9.28%     80.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           17      3.94%     84.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      4.41%     88.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      2.09%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      1.86%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           31      7.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          431                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 131328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  131328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       315.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    315.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     416066000                       # Total gap between requests
system.mem_ctrls.avgGap                     202761.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        74304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        57024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 178450232.357073366642                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 136950178.320544689894                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30796250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     26677250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26525.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29940.80                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1392300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               740025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6411720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        120701490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         58248480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          220069935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.525127                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    150419500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     13780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    252185500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1692180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               895620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8239560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        168944010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         17623200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          229970490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        552.302533                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     44407000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     13780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    358198000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       167288                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           167288                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       167288                       # number of overall hits
system.cpu.icache.overall_hits::total          167288                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4174                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4174                       # number of overall misses
system.cpu.icache.overall_misses::total          4174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    148926497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    148926497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    148926497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    148926497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       171462                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171462                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171462                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171462                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024344                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024344                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024344                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024344                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35679.563249                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35679.563249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35679.563249                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35679.563249                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2201                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.486486                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3476                       # number of writebacks
system.cpu.icache.writebacks::total              3476                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          441                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          441                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          441                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          441                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3733                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3733                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3733                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3733                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    126090497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    126090497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    126090497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    126090497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021772                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021772                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021772                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021772                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 33777.256094                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33777.256094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 33777.256094                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33777.256094                       # average overall mshr miss latency
system.cpu.icache.replacements                   3476                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       167288                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          167288                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4174                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    148926497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    148926497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171462                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171462                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35679.563249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35679.563249                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          441                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          441                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3733                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    126090497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    126090497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021772                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021772                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 33777.256094                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33777.256094                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.110741                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171021                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3733                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.813287                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.110741                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.973089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973089                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            346657                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           346657                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       428938                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           428938                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       433168                       # number of overall hits
system.cpu.dcache.overall_hits::total          433168                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         4808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4808                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5097                       # number of overall misses
system.cpu.dcache.overall_misses::total          5097                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    243134972                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    243134972                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    243134972                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    243134972                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       433746                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       433746                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       438265                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       438265                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011085                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011085                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011630                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50568.837770                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50568.837770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47701.583677                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47701.583677                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        32327                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1854                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.436354                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1648                       # number of writebacks
system.cpu.dcache.writebacks::total              1648                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2021                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2021                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2973                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2973                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    121825023                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    121825023                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    134064523                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    134064523                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006425                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006784                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006784                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43711.884822                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43711.884822                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45094.020518                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45094.020518                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1947                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       208449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          208449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1047                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1047                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     52605000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     52605000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       209496                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       209496                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50243.553009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50243.553009                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          467                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26095500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26095500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002229                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55879.014989                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55879.014989                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       220489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220489                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1955                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    131775905                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    131775905                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       222444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       222444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67404.554987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67404.554987                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     38781456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     38781456                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75450.303502                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75450.303502                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         4230                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          4230                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          289                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          289                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         4519                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4519                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.063952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063952                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          186                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          186                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12239500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12239500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.041160                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.041160                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 65803.763441                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 65803.763441                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total         1806                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     58754067                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     58754067                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1806                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32532.705980                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32532.705980                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total         1806                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     56948067                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     56948067                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31532.705980                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31532.705980                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8288                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        14000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        14000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         8289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         8289                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000121                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        14000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        14000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8272                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8272                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8272                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8272                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           886.266596                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              452701                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2971                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            152.373275                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   886.266596                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.865495                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.865495                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          955                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            912623                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           912623                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    416385000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    416385000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
