INFO-FLOW: Workspace C:/Users/Dj/Desktop/HLS/solution1 opened at Fri Mar 05 18:20:35 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.193 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.102 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.266 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.283 sec.
Command     ap_source done; 0.289 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.701 sec.
Execute   set_part xc7z010clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z010 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'HLS/Top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling HLS/Top.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted HLS/Top.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "HLS/Top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E HLS/Top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp
Command       clang done; 2.041 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.533 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp"  -o "C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 3.687 sec.
INFO-FLOW: Done: GCC PP time: 7.3 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp std=gnu++98 -directive=C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.979 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp std=gnu++98 -directive=C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.969 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.Top.pp.0.cpp.diag.yml C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.Top.pp.0.cpp.out.log 2> C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.Top.pp.0.cpp.err.log 
Command       ap_eval done; 1.271 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/tidy-3.1.Top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/tidy-3.1.Top.pp.0.cpp.out.log 2> C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/tidy-3.1.Top.pp.0.cpp.err.log 
Command         ap_eval done; 1.317 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.Top.pp.0.cpp.out.log 2> C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/xilinx-legacy-rewriter.Top.pp.0.cpp.err.log 
Command         ap_eval done; 1.359 sec.
Command       tidy_31 done; 2.707 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.368 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.bc
Command       clang done; 3.597 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Top.g.bc -hls-opt -except-internalize hls_fast_corner -LC:/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 4.152 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 104.980 ; gain = 18.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 104.980 ; gain = 18.352
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.pp.bc -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.416 sec.
Execute         llvm-ld C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.93 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hls_fast_corner -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.g.0.bc -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat<1080, 1920, 0>::read()' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Mat<1080, 1920, 0>::write(hls::Scalar<1, unsigned char>)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::init' into 'hls::Mat<1080, 1920, 4096>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::init' into 'hls::Mat<1080, 1920, 0>::Mat.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:642).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>.1' into 'hls::AXIGetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<32, unsigned char>' into 'hls::AXIvideo2Mat<32, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:92).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::write' into 'hls::Mat<1080, 1920, 4096>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::PaintMask<4096, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:486).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::Duplicate<1080, 1920, 4096, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1563).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::Duplicate<1080, 1920, 4096, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1562).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator<<' into 'hls::AXIvideo2Mat<32, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:94).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::read' into 'hls::Mat<1080, 1920, 4096>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Mat2AXIvideo<32, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::PaintMask<4096, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:476).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1971).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 4096>::operator>>' into 'hls::Duplicate<1080, 1920, 4096, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1561).
INFO: [XFORM 203-603] Inlining function 'hls::ColorConverter<unsigned char, unsigned char>::convert<3>' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1534).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::write' into 'hls::Mat<1080, 1920, 0>::operator<<' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:311).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator<<' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1973).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::read' into 'hls::Mat<1080, 1920, 0>::operator>>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:261).
INFO: [XFORM 203-603] Inlining function 'hls::Mat<1080, 1920, 0>::operator>>' into 'hls::PaintMask<4096, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:477).
INFO: [XFORM 203-603] Inlining function 'hls::fast_pixel_diff<16, 7, 25, ap_uint<8>, int>' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:166).
INFO: [XFORM 203-603] Inlining function 'hls::coreScore<16, 25, int, ap_uint<8> >' into 'hls::fast_judge<16, 7, ap_uint<8>, int>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:184).
INFO: [XFORM 203-603] Inlining function 'hls::fast_judge<16, 7, ap_uint<8>, int>' into 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:285).
INFO: [XFORM 203-603] Inlining function 'hls::fast_nonmax<3, ap_int<16> >' into 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:301).
INFO: [XFORM 203-603] Inlining function 'hls::FASTX<0, 1080, 1920>' into 'hls_fast_corner' (HLS/Top.cpp:32).
INFO: [XFORM 203-603] Inlining function 'hls::getStructuringElement<unsigned char, int, int, 3, 3>' into 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1182).
INFO: [XFORM 203-603] Inlining function 'hls::normalizeAnchor<int, int>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:424).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::get_parameters<3, 3, int>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:434).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:470).
INFO: [XFORM 203-603] Inlining function 'hls::borderInterpolate' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::getval' into 'hls::Window<3, 3, unsigned char>::operator()' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::getval' into 'hls::Window<3, 1, unsigned char>::operator()' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:503).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 1, unsigned char>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::getval' into 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<6, 1920, unsigned char, 0>::operator()' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_pixels_right' into 'hls::Window<3, 3, unsigned char>::shift_right' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, unsigned char>::shift_right' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499).
INFO: [XFORM 203-603] Inlining function 'hls::dilate_kernel::apply<unsigned char, unsigned char, unsigned char, 3, 3>' into 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514).
INFO: [XFORM 203-603] Inlining function 'hls::filter_opr<hls::dilate_kernel, hls::BORDER_REPLICATE>::filter<0, 0, unsigned char, int, 1080, 1920, 3, 3>' into 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184).
INFO: [XFORM 203-603] Inlining function 'hls::morp_opr<hls::dilate_kernel, hls::BORDER_REPLICATE, 0, 0, 1080, 1920>' into 'hls::Dilate<0, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>.1' into 'hls::AXISetBitFields<32, unsigned char>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100).
INFO: [XFORM 203-603] Inlining function 'hls::AXISetBitFields<32, unsigned char>' into 'hls::Mat2AXIvideo<32, 1080, 1920, 4096>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143).
Command         transform done; 2.07 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 178.160 ; gain = 91.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.g.1.bc -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1534) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::max' into 'hls::numeric_limits<int>::max' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot\utils/x_hls_utils.h:73) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<int>::min' into 'hls::numeric_limits<int>::min' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot\utils/x_hls_utils.h:74) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::min<int>' into 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:105->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:285) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::max<int>' into 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:106->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:285) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::max' into 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:125->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:285) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<int>::min' into 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:138->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:285) automatically.
INFO: [XFORM 203-602] Inlining function 'std::numeric_limits<unsigned char>::min' into 'hls::numeric_limits<unsigned char>::min' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot\utils/x_hls_utils.h:74) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::numeric_limits<unsigned char>::min' into 'hls::Dilate<0, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:179->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1184->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1258) automatically.
Command         transform done; 0.97 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.286 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 226.004 ; gain = 139.375
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.g.1.bc to C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.o.1.bc -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_dst.data_stream.V' (HLS/Top.cpp:19).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'mask.data_stream.V' (HLS/Top.cpp:22).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src0.data_stream.V' (HLS/Top.cpp:20).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'src1.data_stream.V' (HLS/Top.cpp:21).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'gray.data_stream.V' (HLS/Top.cpp:24).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable '_src.data_stream.V' (HLS/Top.cpp:18).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:473) in function 'hls::PaintMask<4096, 0, 1080, 1920>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126) in function 'hls::Mat2AXIvideo<32, 1080, 1920, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:245) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1558) in function 'hls::Duplicate<1080, 1920, 4096, 4096>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Dilate<0, 0, 1080, 1920>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Dilate<0, 0, 1080, 1920>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Dilate<0, 0, 1080, 1920>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Dilate<0, 0, 1080, 1920>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444) in function 'hls::Dilate<0, 0, 1080, 1920>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1968) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:73) in function 'hls::AXIvideo2Mat<32, 1080, 1920, 4096>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::PaintMask<4096, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::PaintMask<4096, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Mat2AXIvideo<32, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142) in function 'hls::Mat2AXIvideo<32, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:250) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:251) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:256) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:266) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:268) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:274) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:55) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.6' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:168) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.7' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:104) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.8' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:108) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.9' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:113) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 18.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.10' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:124) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.11' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:137) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.12' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:195) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.13' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:201) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::Duplicate<1080, 1920, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Duplicate<1080, 1920, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::Duplicate<1080, 1920, 4096, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:456) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:469) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:478) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:487) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.5' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:161) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.5.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:163) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-6.1.6' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:501) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_height' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:181) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_width' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:183) in function 'hls::Dilate<0, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:677) in function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_channels' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:91) in function 'hls::AXIvideo2Mat<32, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:701) in function 'hls::AXIvideo2Mat<32, 1080, 1920, 4096>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 's.val.assign' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.3' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_min8' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:97) automatically.
INFO: [XFORM 203-102] Partitioning array 'flag_d_max8' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:98) automatically.
INFO: [XFORM 203-102] Partitioning array 's.val.assign.2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:589) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array '_src.data_stream.V' (HLS/Top.cpp:18) .
INFO: [XFORM 203-102] Automatically partitioning streamed array '_dst.data_stream.V' (HLS/Top.cpp:19) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src0.data_stream.V' (HLS/Top.cpp:20) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'src1.data_stream.V' (HLS/Top.cpp:21) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'mask.data_stream.V' (HLS/Top.cpp:22) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dmask.data_stream.V' (HLS/Top.cpp:23) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'gray.data_stream.V' (HLS/Top.cpp:24) .
INFO: [XFORM 203-101] Partitioning array 'color.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:470) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'm.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:471) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.1' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:115) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val.V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_buf.val.V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:223) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:225) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:226) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:227) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_val.V.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d.assign'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max2' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_min4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flag_d_max4' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 's.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:1556) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_kernel.val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_opr.par.val.V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1960) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_s.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1965) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_d.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1966) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:670) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_src.data_stream.V' (HLS/Top.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array '_dst.data_stream.V' (HLS/Top.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src0.data_stream.V' (HLS/Top.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'src1.data_stream.V' (HLS/Top.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mask.data_stream.V' (HLS/Top.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dmask.data_stream.V' (HLS/Top.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'gray.data_stream.V' (HLS/Top.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'core_win.val.V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:224) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.val.V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:225) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'temp_kernel.val'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'k_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'src_kernel_win.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:398) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'right_border_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:403) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'col_buf.val' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:405) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast_class<ap_uint<8> >::operator()<35, 13, (ap_q_mode)5, (ap_o_mode)3>' into 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sr_cast<unsigned char, ap_fixed<35, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1498->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1534) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::kernel_CvtColor<HLS_BGR2GRAY, unsigned char, unsigned char>::apply<3, 1>' into 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_fast_corner', detected/extracted 7 process function(s): 
	 'hls::AXIvideo2Mat<32, 1080, 1920, 4096>'
	 'hls::Duplicate<1080, 1920, 4096, 4096>'
	 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>'
	 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>'
	 'hls::Dilate<0, 0, 1080, 1920>'
	 'hls::PaintMask<4096, 0, 1080, 1920>'
	 'hls::Mat2AXIvideo<32, 1080, 1920, 4096>'.
Command         transform done; 4.004 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:291:16) to (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:309:16) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:285:31) to (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:183:5) in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>'... converting 67 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444:57) to (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465:21) in function 'hls::Dilate<0, 0, 1080, 1920>'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165:17) to (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512:24) in function 'hls::Dilate<0, 0, 1080, 1920>'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:216)...26 expression(s) balanced.
Command         transform done; 1.299 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 295.688 ; gain = 209.059
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.o.2.bc -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::min<int>' to 'min<int>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_math.h:255)
WARNING: [XFORM 203-631] Renaming function 'hls::max<int>' to 'max<int>' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_math.h:249)
WARNING: [XFORM 203-631] Renaming function 'hls::PaintMask<4096, 0, 1080, 1920>' to 'PaintMask' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:472:43)
WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo<32, 1080, 1920, 4096>' to 'Mat2AXIvideo' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:78:50)
WARNING: [XFORM 203-631] Renaming function 'hls::FAST_t_opr<16, 7, 0, 1080, 1920>' to 'FAST_t_opr' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:32:5)
WARNING: [XFORM 203-631] Renaming function 'hls::Duplicate<1080, 1920, 4096, 4096>' to 'Duplicate' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_arithm.h:672:50)
WARNING: [XFORM 203-631] Renaming function 'hls::Dilate<0, 0, 1080, 1920>' to 'Dilate' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:118:33)
WARNING: [XFORM 203-631] Renaming function 'hls::CvtColor<HLS_BGR2GRAY, 4096, 0, 1080, 1920>' to 'CvtColor' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:409:39)
WARNING: [XFORM 203-631] Renaming function 'hls::AXIvideo2Mat<32, 1080, 1920, 4096>' to 'AXIvideo2Mat' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[5].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[0].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[3].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[4].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[2].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf.val[1].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[5].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[0].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[3].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[4].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[2].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'k_buf.val[1].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:222).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[1].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:223).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'core_buf.val[0].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:223).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[1].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:223).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'core_buf.val[0].V' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_fast.h:223).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[4]' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[3]' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'k_buf[0].val[5]' (C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400).
Command         transform done; 2.843 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:38 . Memory (MB): peak = 408.746 ; gain = 322.117
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 12.927 sec.
Command     elaborate done; 36.874 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hls_fast_corner' ...
Execute       ap_set_top_model hls_fast_corner 
WARNING: [SYN 201-103] Legalizing function name 'min<int>' to 'min_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'max<int>' to 'max_int_s'.
Execute       get_model_list hls_fast_corner -filter all-wo-channel -topdown 
Execute       preproc_iomode -model hls_fast_corner 
Execute       preproc_iomode -model Mat2AXIvideo 
Execute       preproc_iomode -model PaintMask 
Execute       preproc_iomode -model Dilate 
Execute       preproc_iomode -model FAST_t_opr 
Execute       preproc_iomode -model max<int> 
Execute       preproc_iomode -model reg<int> 
Execute       preproc_iomode -model min<int> 
Execute       preproc_iomode -model CvtColor 
Execute       preproc_iomode -model Duplicate 
Execute       preproc_iomode -model AXIvideo2Mat 
Execute       get_model_list hls_fast_corner -filter all-wo-channel 
INFO-FLOW: Model list for configure: AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner
INFO-FLOW: Configuring Module : AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       apply_spec_resource_limit AXIvideo2Mat 
INFO-FLOW: Configuring Module : Duplicate ...
Execute       set_default_model Duplicate 
Execute       apply_spec_resource_limit Duplicate 
INFO-FLOW: Configuring Module : CvtColor ...
Execute       set_default_model CvtColor 
Execute       apply_spec_resource_limit CvtColor 
INFO-FLOW: Configuring Module : min<int> ...
Execute       set_default_model min<int> 
Execute       apply_spec_resource_limit min<int> 
INFO-FLOW: Configuring Module : reg<int> ...
Execute       set_default_model reg<int> 
Execute       apply_spec_resource_limit reg<int> 
INFO-FLOW: Configuring Module : max<int> ...
Execute       set_default_model max<int> 
Execute       apply_spec_resource_limit max<int> 
INFO-FLOW: Configuring Module : FAST_t_opr ...
Execute       set_default_model FAST_t_opr 
Execute       apply_spec_resource_limit FAST_t_opr 
INFO-FLOW: Configuring Module : Dilate ...
Execute       set_default_model Dilate 
Execute       apply_spec_resource_limit Dilate 
INFO-FLOW: Configuring Module : PaintMask ...
Execute       set_default_model PaintMask 
Execute       apply_spec_resource_limit PaintMask 
INFO-FLOW: Configuring Module : Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       apply_spec_resource_limit Mat2AXIvideo 
INFO-FLOW: Configuring Module : hls_fast_corner ...
Execute       set_default_model hls_fast_corner 
Execute       apply_spec_resource_limit hls_fast_corner 
INFO-FLOW: Model list for preprocess: AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner
INFO-FLOW: Preprocessing Module: AXIvideo2Mat ...
Execute       set_default_model AXIvideo2Mat 
Execute       cdfg_preprocess -model AXIvideo2Mat 
Execute       rtl_gen_preprocess AXIvideo2Mat 
INFO-FLOW: Preprocessing Module: Duplicate ...
Execute       set_default_model Duplicate 
Execute       cdfg_preprocess -model Duplicate 
Execute       rtl_gen_preprocess Duplicate 
INFO-FLOW: Preprocessing Module: CvtColor ...
Execute       set_default_model CvtColor 
Execute       cdfg_preprocess -model CvtColor 
Execute       rtl_gen_preprocess CvtColor 
INFO-FLOW: Preprocessing Module: min<int> ...
Execute       set_default_model min<int> 
Execute       cdfg_preprocess -model min<int> 
Execute       rtl_gen_preprocess min<int> 
INFO-FLOW: Preprocessing Module: reg<int> ...
Execute       set_default_model reg<int> 
Execute       cdfg_preprocess -model reg<int> 
Execute       rtl_gen_preprocess reg<int> 
INFO-FLOW: Preprocessing Module: max<int> ...
Execute       set_default_model max<int> 
Execute       cdfg_preprocess -model max<int> 
Execute       rtl_gen_preprocess max<int> 
INFO-FLOW: Preprocessing Module: FAST_t_opr ...
Execute       set_default_model FAST_t_opr 
Execute       cdfg_preprocess -model FAST_t_opr 
Execute       rtl_gen_preprocess FAST_t_opr 
INFO-FLOW: Preprocessing Module: Dilate ...
Execute       set_default_model Dilate 
Execute       cdfg_preprocess -model Dilate 
Execute       rtl_gen_preprocess Dilate 
INFO-FLOW: Preprocessing Module: PaintMask ...
Execute       set_default_model PaintMask 
Execute       cdfg_preprocess -model PaintMask 
Execute       rtl_gen_preprocess PaintMask 
INFO-FLOW: Preprocessing Module: Mat2AXIvideo ...
Execute       set_default_model Mat2AXIvideo 
Execute       cdfg_preprocess -model Mat2AXIvideo 
Execute       rtl_gen_preprocess Mat2AXIvideo 
INFO-FLOW: Preprocessing Module: hls_fast_corner ...
Execute       set_default_model hls_fast_corner 
Execute       cdfg_preprocess -model hls_fast_corner 
Execute       rtl_gen_preprocess hls_fast_corner 
INFO-FLOW: Model list for synthesis: AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2Mat 
Execute       schedule -model AXIvideo2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.335 sec.
INFO: [HLS 200-111]  Elapsed time: 38.853 seconds; current allocated memory: 345.441 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2Mat.
Execute       set_default_model AXIvideo2Mat 
Execute       bind -model AXIvideo2Mat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2Mat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 345.755 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Duplicate 
Execute       schedule -model Duplicate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.382 sec.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 345.887 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.sched.adb -f 
INFO-FLOW: Finish scheduling Duplicate.
Execute       set_default_model Duplicate 
Execute       bind -model Duplicate 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Duplicate
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 346.134 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.bind.adb -f 
INFO-FLOW: Finish binding Duplicate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model CvtColor 
Execute       schedule -model CvtColor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.4ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'CvtColor' consists of the following:
	'mul' operation of DSP[53] ('r.V', C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1493->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1534->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [47]  (3.36 ns)
	'add' operation of DSP[53] ('ret.V', C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1534->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [53]  (3.02 ns)
	'add' operation of DSP[55] ('ret.V', C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1497->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1534->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1972) [55]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.251 sec.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 346.386 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.sched.adb -f 
INFO-FLOW: Finish scheduling CvtColor.
Execute       set_default_model CvtColor 
Execute       bind -model CvtColor 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=CvtColor
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 346.637 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.bind.adb -f 
INFO-FLOW: Finish binding CvtColor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model min<int> 
Execute       schedule -model min<int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'min<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 346.701 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling min<int>.
Execute       set_default_model min<int> 
Execute       bind -model min<int> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=min<int>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 346.737 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.bind.adb -f 
INFO-FLOW: Finish binding min<int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reg<int> 
Execute       schedule -model reg<int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 346.751 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling reg<int>.
Execute       set_default_model reg<int> 
Execute       bind -model reg<int> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=reg<int>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 346.789 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.bind.adb -f 
INFO-FLOW: Finish binding reg<int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max<int> 
Execute       schedule -model max<int> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'max<int>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 346.806 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.sched.adb -f 
INFO-FLOW: Finish scheduling max<int>.
Execute       set_default_model max<int> 
Execute       bind -model max<int> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=max<int>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 346.842 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.bind.adb -f 
INFO-FLOW: Finish binding max<int>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FAST_t_opr 
Execute       schedule -model FAST_t_opr 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.629 sec.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 349.039 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.verbose.sched.rpt -verbose -f 
Command       report done; 0.335 sec.
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.sched.adb -f 
Command       db_write done; 0.239 sec.
INFO-FLOW: Finish scheduling FAST_t_opr.
Execute       set_default_model FAST_t_opr 
Execute       bind -model FAST_t_opr 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FAST_t_opr
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.486 sec.
INFO: [HLS 200-111]  Elapsed time: 1.111 seconds; current allocated memory: 351.665 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.verbose.bind.rpt -verbose -f 
Command       report done; 0.813 sec.
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.bind.adb -f 
Command       db_write done; 0.262 sec.
INFO-FLOW: Finish binding FAST_t_opr.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dilate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dilate 
Execute       schedule -model Dilate 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 352.777 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.verbose.sched.rpt -verbose -f 
Command       report done; 0.113 sec.
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.sched.adb -f 
INFO-FLOW: Finish scheduling Dilate.
Execute       set_default_model Dilate 
Execute       bind -model Dilate 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Dilate
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.104 sec.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 353.387 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.verbose.bind.rpt -verbose -f 
Command       report done; 0.151 sec.
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.bind.adb -f 
INFO-FLOW: Finish binding Dilate.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PaintMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PaintMask 
Execute       schedule -model PaintMask 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.422 sec.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 353.625 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.sched.adb -f 
INFO-FLOW: Finish scheduling PaintMask.
Execute       set_default_model PaintMask 
Execute       bind -model PaintMask 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=PaintMask
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 353.858 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.bind.adb -f 
INFO-FLOW: Finish binding PaintMask.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AXIvideo 
Execute       schedule -model Mat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.192 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 353.975 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AXIvideo.
Execute       set_default_model Mat2AXIvideo 
Execute       bind -model Mat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Mat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 354.201 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding Mat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_fast_corner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_fast_corner 
Execute       schedule -model hls_fast_corner 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 354.361 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.sched.adb -f 
INFO-FLOW: Finish scheduling hls_fast_corner.
Execute       set_default_model hls_fast_corner 
Execute       bind -model hls_fast_corner 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=hls_fast_corner
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.562 sec.
INFO: [HLS 200-111]  Elapsed time: 1.715 seconds; current allocated memory: 356.116 MB.
Execute       report -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.verbose.bind.rpt -verbose -f 
Command       report done; 0.729 sec.
Execute       db_write -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.bind.adb -f 
INFO-FLOW: Finish binding hls_fast_corner.
Execute       get_model_list hls_fast_corner -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess AXIvideo2Mat 
Execute       rtl_gen_preprocess Duplicate 
Execute       rtl_gen_preprocess CvtColor 
Execute       rtl_gen_preprocess min<int> 
Execute       rtl_gen_preprocess reg<int> 
Execute       rtl_gen_preprocess max<int> 
Execute       rtl_gen_preprocess FAST_t_opr 
Execute       rtl_gen_preprocess Dilate 
Execute       rtl_gen_preprocess PaintMask 
Execute       rtl_gen_preprocess Mat2AXIvideo 
Execute       rtl_gen_preprocess hls_fast_corner 
INFO-FLOW: Model list for RTL generation: AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2Mat -vendor xilinx -mg_file C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2Mat'.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 357.654 MB.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2Mat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dj/Desktop/HLS/solution1/syn/systemc/AXIvideo2Mat -synmodules AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vhdl -o C:/Users/Dj/Desktop/HLS/solution1/syn/vhdl/AXIvideo2Mat 
Execute       gen_rtl AXIvideo2Mat -style xilinx -f -lang vlog -o C:/Users/Dj/Desktop/HLS/solution1/syn/verilog/AXIvideo2Mat 
Execute       gen_tb_info AXIvideo2Mat -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat -p C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db 
Execute       report -model AXIvideo2Mat -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/AXIvideo2Mat_csynth.rpt -f 
Execute       report -model AXIvideo2Mat -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/AXIvideo2Mat_csynth.xml -f -x 
Execute       report -model AXIvideo2Mat -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.verbose.rpt -verbose -f 
Execute       db_write -model AXIvideo2Mat -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Duplicate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Duplicate -vendor xilinx -mg_file C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Duplicate'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 358.119 MB.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       gen_rtl Duplicate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dj/Desktop/HLS/solution1/syn/systemc/Duplicate -synmodules AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner 
Execute       gen_rtl Duplicate -style xilinx -f -lang vhdl -o C:/Users/Dj/Desktop/HLS/solution1/syn/vhdl/Duplicate 
Execute       gen_rtl Duplicate -style xilinx -f -lang vlog -o C:/Users/Dj/Desktop/HLS/solution1/syn/verilog/Duplicate 
Execute       gen_tb_info Duplicate -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate -p C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db 
Execute       report -model Duplicate -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/Duplicate_csynth.rpt -f 
Execute       report -model Duplicate -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/Duplicate_csynth.xml -f -x 
Execute       report -model Duplicate -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.verbose.rpt -verbose -f 
Execute       db_write -model Duplicate -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CvtColor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model CvtColor -vendor xilinx -mg_file C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'hls_fast_corner_mul_mul_22ns_8ns_29_1_1' to 'hls_fast_corner_mbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_fast_corner_mac_muladd_20ns_8ns_29ns_29_1_1' to 'hls_fast_corner_mcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_fast_corner_mac_muladd_23ns_8ns_29ns_30_1_1' to 'hls_fast_corner_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_fast_corner_mbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls_fast_corner_mcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hls_fast_corner_mdEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'CvtColor'.
Command       create_rtl_model done; 0.122 sec.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 358.657 MB.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       gen_rtl CvtColor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dj/Desktop/HLS/solution1/syn/systemc/CvtColor -synmodules AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner 
Execute       gen_rtl CvtColor -style xilinx -f -lang vhdl -o C:/Users/Dj/Desktop/HLS/solution1/syn/vhdl/CvtColor 
Execute       gen_rtl CvtColor -style xilinx -f -lang vlog -o C:/Users/Dj/Desktop/HLS/solution1/syn/verilog/CvtColor 
Execute       gen_tb_info CvtColor -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor -p C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db 
Execute       report -model CvtColor -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/CvtColor_csynth.rpt -f 
Execute       report -model CvtColor -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/CvtColor_csynth.xml -f -x 
Execute       report -model CvtColor -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.verbose.rpt -verbose -f 
Execute       db_write -model CvtColor -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'min_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model min<int> -vendor xilinx -mg_file C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'min_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 358.780 MB.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       gen_rtl min<int> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dj/Desktop/HLS/solution1/syn/systemc/min_int_s -synmodules AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner 
Execute       gen_rtl min<int> -style xilinx -f -lang vhdl -o C:/Users/Dj/Desktop/HLS/solution1/syn/vhdl/min_int_s 
Execute       gen_rtl min<int> -style xilinx -f -lang vlog -o C:/Users/Dj/Desktop/HLS/solution1/syn/verilog/min_int_s 
Execute       gen_tb_info min<int> -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s -p C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db 
Execute       report -model min<int> -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/min_int_s_csynth.rpt -f 
Execute       report -model min<int> -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/min_int_s_csynth.xml -f -x 
Execute       report -model min<int> -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.verbose.rpt -verbose -f 
Execute       db_write -model min<int> -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model reg<int> -vendor xilinx -mg_file C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 358.922 MB.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       gen_rtl reg<int> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dj/Desktop/HLS/solution1/syn/systemc/reg_int_s -synmodules AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner 
Execute       gen_rtl reg<int> -style xilinx -f -lang vhdl -o C:/Users/Dj/Desktop/HLS/solution1/syn/vhdl/reg_int_s 
Execute       gen_rtl reg<int> -style xilinx -f -lang vlog -o C:/Users/Dj/Desktop/HLS/solution1/syn/verilog/reg_int_s 
Execute       gen_tb_info reg<int> -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s -p C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db 
Execute       report -model reg<int> -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/reg_int_s_csynth.rpt -f 
Execute       report -model reg<int> -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/reg_int_s_csynth.xml -f -x 
Execute       report -model reg<int> -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.verbose.rpt -verbose -f 
Execute       db_write -model reg<int> -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model max<int> -vendor xilinx -mg_file C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_int_s'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 359.011 MB.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       gen_rtl max<int> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dj/Desktop/HLS/solution1/syn/systemc/max_int_s -synmodules AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner 
Execute       gen_rtl max<int> -style xilinx -f -lang vhdl -o C:/Users/Dj/Desktop/HLS/solution1/syn/vhdl/max_int_s 
Execute       gen_rtl max<int> -style xilinx -f -lang vlog -o C:/Users/Dj/Desktop/HLS/solution1/syn/verilog/max_int_s 
Execute       gen_tb_info max<int> -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s -p C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db 
Execute       report -model max<int> -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/max_int_s_csynth.rpt -f 
Execute       report -model max<int> -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/max_int_s_csynth.xml -f -x 
Execute       report -model max<int> -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.verbose.rpt -verbose -f 
Execute       db_write -model max<int> -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FAST_t_opr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model FAST_t_opr -vendor xilinx -mg_file C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_0_V' to 'FAST_t_opr_k_buf_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_1_V' to 'FAST_t_opr_k_buf_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_2_V' to 'FAST_t_opr_k_buf_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_3_V' to 'FAST_t_opr_k_buf_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_4_V' to 'FAST_t_opr_k_buf_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_k_buf_val_5_V' to 'FAST_t_opr_k_buf_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_0_V' to 'FAST_t_opr_core_bkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FAST_t_opr_core_buf_val_1_V' to 'FAST_t_opr_core_blbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'FAST_t_opr'.
Command       create_rtl_model done; 1.542 sec.
INFO: [HLS 200-111]  Elapsed time: 1.762 seconds; current allocated memory: 366.226 MB.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       gen_rtl FAST_t_opr -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dj/Desktop/HLS/solution1/syn/systemc/FAST_t_opr -synmodules AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner 
Execute       gen_rtl FAST_t_opr -style xilinx -f -lang vhdl -o C:/Users/Dj/Desktop/HLS/solution1/syn/vhdl/FAST_t_opr 
Execute       gen_rtl FAST_t_opr -style xilinx -f -lang vlog -o C:/Users/Dj/Desktop/HLS/solution1/syn/verilog/FAST_t_opr 
Execute       gen_tb_info FAST_t_opr -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr -p C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db 
Command       gen_tb_info done; 0.233 sec.
Execute       report -model FAST_t_opr -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/FAST_t_opr_csynth.rpt -f 
Command       report done; 0.253 sec.
Execute       report -model FAST_t_opr -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/FAST_t_opr_csynth.xml -f -x 
Command       report done; 0.195 sec.
Execute       report -model FAST_t_opr -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.verbose.rpt -verbose -f 
Command       report done; 0.973 sec.
Execute       db_write -model FAST_t_opr -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.adb -f 
Command       db_write done; 0.612 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dilate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Dilate -vendor xilinx -mg_file C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_3' to 'Dilate_k_buf_0_vamb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_4' to 'Dilate_k_buf_0_vancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Dilate_k_buf_0_val_5' to 'Dilate_k_buf_0_vaocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'hls_fast_corner_mux_32_8_1_1' to 'hls_fast_corner_mpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'hls_fast_corner_mpcA': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dilate'.
Command       create_rtl_model done; 0.224 sec.
INFO: [HLS 200-111]  Elapsed time: 3.445 seconds; current allocated memory: 369.494 MB.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dilate -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dj/Desktop/HLS/solution1/syn/systemc/Dilate -synmodules AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner 
Execute       gen_rtl Dilate -style xilinx -f -lang vhdl -o C:/Users/Dj/Desktop/HLS/solution1/syn/vhdl/Dilate 
Execute       gen_rtl Dilate -style xilinx -f -lang vlog -o C:/Users/Dj/Desktop/HLS/solution1/syn/verilog/Dilate 
Execute       gen_tb_info Dilate -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate -p C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db 
Execute       report -model Dilate -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/Dilate_csynth.rpt -f 
Execute       report -model Dilate -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/Dilate_csynth.xml -f -x 
Execute       report -model Dilate -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.verbose.rpt -verbose -f 
Command       report done; 0.19 sec.
Execute       db_write -model Dilate -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.adb -f 
Command       db_write done; 0.197 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PaintMask' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model PaintMask -vendor xilinx -mg_file C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PaintMask'.
INFO: [HLS 200-111]  Elapsed time: 0.876 seconds; current allocated memory: 370.202 MB.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       gen_rtl PaintMask -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dj/Desktop/HLS/solution1/syn/systemc/PaintMask -synmodules AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner 
Execute       gen_rtl PaintMask -style xilinx -f -lang vhdl -o C:/Users/Dj/Desktop/HLS/solution1/syn/vhdl/PaintMask 
Execute       gen_rtl PaintMask -style xilinx -f -lang vlog -o C:/Users/Dj/Desktop/HLS/solution1/syn/verilog/PaintMask 
Execute       gen_tb_info PaintMask -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask -p C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db 
Execute       report -model PaintMask -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/PaintMask_csynth.rpt -f 
Execute       report -model PaintMask -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/PaintMask_csynth.xml -f -x 
Execute       report -model PaintMask -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.verbose.rpt -verbose -f 
Execute       db_write -model PaintMask -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.adb -f 
Command       db_write done; 0.12 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Mat2AXIvideo -vendor xilinx -mg_file C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 371.050 MB.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dj/Desktop/HLS/solution1/syn/systemc/Mat2AXIvideo -synmodules AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vhdl -o C:/Users/Dj/Desktop/HLS/solution1/syn/vhdl/Mat2AXIvideo 
Execute       gen_rtl Mat2AXIvideo -style xilinx -f -lang vlog -o C:/Users/Dj/Desktop/HLS/solution1/syn/verilog/Mat2AXIvideo 
Execute       gen_tb_info Mat2AXIvideo -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo -p C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db 
Execute       report -model Mat2AXIvideo -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/Mat2AXIvideo_csynth.rpt -f 
Execute       report -model Mat2AXIvideo -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/Mat2AXIvideo_csynth.xml -f -x 
Execute       report -model Mat2AXIvideo -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model Mat2AXIvideo -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.adb -f 
Command       db_write done; 0.131 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_fast_corner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model hls_fast_corner -vendor xilinx -mg_file C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/INPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/INPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/INPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/INPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/INPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/INPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/INPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/OUTPUT_STREAM_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/OUTPUT_STREAM_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/OUTPUT_STREAM_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/OUTPUT_STREAM_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/OUTPUT_STREAM_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/OUTPUT_STREAM_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/OUTPUT_STREAM_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/rows' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/cols' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_fast_corner/threhold' to 'ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_fast_corner' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_Duplicate_U0' to 'start_for_DuplicaqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_CvtColor_U0' to 'start_for_CvtColorcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_PaintMask_U0' to 'start_for_PaintMasc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FAST_t_opr_U0' to 'start_for_FAST_t_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Mat2AXIvideo_U0' to 'start_for_Mat2AXIudo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_fast_corner'.
Command       create_rtl_model done; 0.451 sec.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 372.127 MB.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_fast_corner -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/Dj/Desktop/HLS/solution1/syn/systemc/hls_fast_corner -synmodules AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner 
Execute       gen_rtl hls_fast_corner -istop -style xilinx -f -lang vhdl -o C:/Users/Dj/Desktop/HLS/solution1/syn/vhdl/hls_fast_corner 
Execute       gen_rtl hls_fast_corner -istop -style xilinx -f -lang vlog -o C:/Users/Dj/Desktop/HLS/solution1/syn/verilog/hls_fast_corner 
Execute       export_constraint_db -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.constraint.tcl -f -tool general 
Execute       report -model hls_fast_corner -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.design.xml -verbose -f -dv 
Command       report done; 0.622 sec.
Execute       report -model hls_fast_corner -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info hls_fast_corner -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner -p C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db 
Execute       report -model hls_fast_corner -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/hls_fast_corner_csynth.rpt -f 
Execute       report -model hls_fast_corner -o C:/Users/Dj/Desktop/HLS/solution1/syn/report/hls_fast_corner_csynth.xml -f -x 
Execute       report -model hls_fast_corner -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.verbose.rpt -verbose -f 
Command       report done; 0.76 sec.
Execute       db_write -model hls_fast_corner -o C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.adb -f 
Command       db_write done; 0.15 sec.
Execute       sc_get_clocks hls_fast_corner 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain hls_fast_corner 
INFO-FLOW: Model list for RTL component generation: AXIvideo2Mat Duplicate CvtColor min<int> reg<int> max<int> FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner
INFO-FLOW: Handling components in module [AXIvideo2Mat] ... 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Duplicate] ... 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.compgen.tcl 
INFO-FLOW: Handling components in module [CvtColor] ... 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.compgen.tcl 
INFO-FLOW: Found component hls_fast_corner_mbkb.
INFO-FLOW: Append model hls_fast_corner_mbkb
INFO-FLOW: Found component hls_fast_corner_mcud.
INFO-FLOW: Append model hls_fast_corner_mcud
INFO-FLOW: Found component hls_fast_corner_mdEe.
INFO-FLOW: Append model hls_fast_corner_mdEe
INFO-FLOW: Handling components in module [min_int_s] ... 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.compgen.tcl 
INFO-FLOW: Handling components in module [reg_int_s] ... 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.compgen.tcl 
INFO-FLOW: Handling components in module [max_int_s] ... 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.compgen.tcl 
INFO-FLOW: Handling components in module [FAST_t_opr] ... 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
INFO-FLOW: Found component FAST_t_opr_k_buf_eOg.
INFO-FLOW: Append model FAST_t_opr_k_buf_eOg
INFO-FLOW: Found component FAST_t_opr_core_bkbM.
INFO-FLOW: Append model FAST_t_opr_core_bkbM
INFO-FLOW: Handling components in module [Dilate] ... 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.compgen.tcl 
INFO-FLOW: Found component hls_fast_corner_mpcA.
INFO-FLOW: Append model hls_fast_corner_mpcA
INFO-FLOW: Handling components in module [PaintMask] ... 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AXIvideo] ... 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [hls_fast_corner] ... 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.compgen.tcl 
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d20000_A.
INFO-FLOW: Append model fifo_w8_d20000_A
INFO-FLOW: Found component fifo_w8_d20000_A.
INFO-FLOW: Append model fifo_w8_d20000_A
INFO-FLOW: Found component fifo_w8_d20000_A.
INFO-FLOW: Append model fifo_w8_d20000_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_DuplicaqcK.
INFO-FLOW: Append model start_for_DuplicaqcK
INFO-FLOW: Found component start_for_CvtColorcU.
INFO-FLOW: Append model start_for_CvtColorcU
INFO-FLOW: Found component start_for_PaintMasc4.
INFO-FLOW: Append model start_for_PaintMasc4
INFO-FLOW: Found component start_for_FAST_t_tde.
INFO-FLOW: Append model start_for_FAST_t_tde
INFO-FLOW: Found component start_for_Dilate_U0.
INFO-FLOW: Append model start_for_Dilate_U0
INFO-FLOW: Found component start_for_Mat2AXIudo.
INFO-FLOW: Append model start_for_Mat2AXIudo
INFO-FLOW: Append model AXIvideo2Mat
INFO-FLOW: Append model Duplicate
INFO-FLOW: Append model CvtColor
INFO-FLOW: Append model min_int_s
INFO-FLOW: Append model reg_int_s
INFO-FLOW: Append model max_int_s
INFO-FLOW: Append model FAST_t_opr
INFO-FLOW: Append model Dilate
INFO-FLOW: Append model PaintMask
INFO-FLOW: Append model Mat2AXIvideo
INFO-FLOW: Append model hls_fast_corner
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: hls_fast_corner_mbkb hls_fast_corner_mcud hls_fast_corner_mdEe FAST_t_opr_k_buf_eOg FAST_t_opr_core_bkbM hls_fast_corner_mpcA fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d20000_A fifo_w8_d20000_A fifo_w8_d20000_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A start_for_DuplicaqcK start_for_CvtColorcU start_for_PaintMasc4 start_for_FAST_t_tde start_for_Dilate_U0 start_for_Mat2AXIudo AXIvideo2Mat Duplicate CvtColor min_int_s reg_int_s max_int_s FAST_t_opr Dilate PaintMask Mat2AXIvideo hls_fast_corner
INFO-FLOW: To file: write model hls_fast_corner_mbkb
INFO-FLOW: To file: write model hls_fast_corner_mcud
INFO-FLOW: To file: write model hls_fast_corner_mdEe
INFO-FLOW: To file: write model FAST_t_opr_k_buf_eOg
INFO-FLOW: To file: write model FAST_t_opr_core_bkbM
INFO-FLOW: To file: write model hls_fast_corner_mpcA
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d20000_A
INFO-FLOW: To file: write model fifo_w8_d20000_A
INFO-FLOW: To file: write model fifo_w8_d20000_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_DuplicaqcK
INFO-FLOW: To file: write model start_for_CvtColorcU
INFO-FLOW: To file: write model start_for_PaintMasc4
INFO-FLOW: To file: write model start_for_FAST_t_tde
INFO-FLOW: To file: write model start_for_Dilate_U0
INFO-FLOW: To file: write model start_for_Mat2AXIudo
INFO-FLOW: To file: write model AXIvideo2Mat
INFO-FLOW: To file: write model Duplicate
INFO-FLOW: To file: write model CvtColor
INFO-FLOW: To file: write model min_int_s
INFO-FLOW: To file: write model reg_int_s
INFO-FLOW: To file: write model max_int_s
INFO-FLOW: To file: write model FAST_t_opr
INFO-FLOW: To file: write model Dilate
INFO-FLOW: To file: write model PaintMask
INFO-FLOW: To file: write model Mat2AXIvideo
INFO-FLOW: To file: write model hls_fast_corner
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/Dj/Desktop/HLS/solution1
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.159 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.166 sec.
Command       ap_source done; 0.168 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.compgen.tcl 
Command       ap_source done; 0.249 sec.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_k_buf_eOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'FAST_t_opr_core_bkbM_ram (RAM)' using block RAMs.
Command       ap_source done; 0.131 sec.
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src0_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_0_s_U(fifo_w8_d20000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_1_s_U(fifo_w8_d20000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'src1_data_stream_2_s_U(fifo_w8_d20000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'gray_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mask_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dmask_data_stream_0_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_stream_0_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_stream_1_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_data_stream_2_s_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_DuplicaqcK_U(start_for_DuplicaqcK)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_CvtColorcU_U(start_for_CvtColorcU)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PaintMasc4_U(start_for_PaintMasc4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FAST_t_tde_U(start_for_FAST_t_tde)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Dilate_U0_U(start_for_Dilate_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mat2AXIudo_U(start_for_Mat2AXIudo)' using Shift Registers.
Command       ap_source done; 0.748 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/Dj/Desktop/HLS/solution1
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.126 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.129 sec.
Command       ap_source done; 0.129 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hls_fast_corner xml_exists=0
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/AXIvideo2Mat.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Duplicate.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/CvtColor.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/min_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/reg_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/max_int_s.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/FAST_t_opr.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Dilate.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/PaintMask.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/Mat2AXIvideo.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.compgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/impl/.pcores/verilog/CONTROL_BUS.slave.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.constraint.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
INFO-FLOW: DBG:CMD:       PcoreAdapters type=axi4lite S_AXI_CONTROL_BUS
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=true #gSsdmPorts=36
INFO-FLOW: DBG:CMD:       copy-pcore-adaptors
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=17
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=true generate_bd_files=1 #modelList=38 #gSsdmPorts=36
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.constraint.tcl 
Execute       sc_get_clocks hls_fast_corner 
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/kernel.internal.xml
Execute       source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:06 . Memory (MB): peak = 461.176 ; gain = 374.547
INFO: [SYSC 207-301] Generating SystemC RTL for hls_fast_corner.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_fast_corner.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_fast_corner.
Command     autosyn done; 27.333 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 64.226 sec.
Command ap_source done; 65.068 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dj/Desktop/HLS/solution1 opened at Fri Mar 05 18:22:37 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.149 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.208 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.213 sec.
Command     ap_source done; 0.213 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.11 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.446 sec.
Execute   cosim_design 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.136 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.2 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.203 sec.
Command     ap_source done; 0.203 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/test_1080p.bmp 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/Test.cpp 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/Top.h 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/Top.cpp 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/Dj/Desktop/HLS/Test.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.26 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp.tb.cpp.line C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/Dj/Desktop/HLS/Top.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.145 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp.tb.cpp.line C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 79.718 sec.
Command   cosim_design done; error code: 2; 223.912 sec.
Command ap_source done; error code: 1; 224.374 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dj/Desktop/HLS/solution1 opened at Fri Mar 05 18:27:06 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.13 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.192 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.197 sec.
Command     ap_source done; 0.197 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.365 sec.
Execute   cosim_design 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.147 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.204 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.209 sec.
Command     ap_source done; 0.209 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/test_1080p.bmp 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/Test.cpp 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/Top.h 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/Top.cpp 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/Dj/Desktop/HLS/Test.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.004 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp.tb.cpp.line C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/Dj/Desktop/HLS/Top.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.256 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp.tb.cpp.line C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 159.278 sec.
Command   cosim_design done; error code: 2; 288.794 sec.
Command ap_source done; error code: 1; 289.166 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/Dj/Desktop/HLS/solution1 opened at Fri Mar 05 18:33:06 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.199 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.271 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.28 sec.
Command     ap_source done; 0.28 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z010clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z010:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z010 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z010clg400-1'
Execute       get_default_platform 
Command     set_part done; 0.107 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 4400}   {LUT 17600}     {FF 35200}  {DSP48E 80}    {BRAM 120}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.565 sec.
Execute   cosim_design 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.146 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.213 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.218 sec.
Command     ap_source done; 0.218 sec.
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/test_1080p.bmp 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/Test.cpp 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/Top.h 
Execute     is_encrypted C:/Users/Dj/Desktop/HLS/Top.cpp 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/Dj/Desktop/HLS/Test.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 8.482 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp.tb.cpp.line C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Test.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     get_default_platform 
INFO-FLOW: TB processing: C:/Users/Dj/Desktop/HLS/Top.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 4.038 sec.
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp.line.cpp ./sim/autowrap/testbench/line.tmp 1
INFO-FLOW: Converting Markers to Pragmas...
INFO-FLOW: Marker-Pragma convertor: C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp.tb.cpp.line C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/Top.cpp_pre.cpp.tb.cpp ./sim/autowrap/testbench/line.tmp 0
INFO-FLOW: Converting Pragmas to Markers...
Execute     source C:/Users/Dj/Desktop/HLS/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.rtl_wrap.cfg.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     get_default_platform 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 195.861 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     get_default_platform 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
Execute     source C:/Users/Dj/Desktop/HLS/solution1/.autopilot/db/hls_fast_corner.tbgen.tcl 
