VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN IndirectVMM ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 0 0 ) ( 8000000.0 8000000.0 ) ;

TRACKS X 7 DO 5714 STEP 1400 LAYER METAL4 ;
TRACKS Y 7 DO 5714 STEP 1400 LAYER METAL4 ;
TRACKS X 6 DO 5714 STEP 1400 LAYER METAL3 ;
TRACKS Y 6 DO 5714 STEP 1400 LAYER METAL3 ;
TRACKS X 5 DO 5714 STEP 1400 LAYER METAL2 ;
TRACKS Y 5 DO 5714 STEP 1400 LAYER METAL2 ;
TRACKS X 4 DO 5714 STEP 1400 LAYER METAL1 ;
TRACKS Y 4 DO 5714 STEP 1400 LAYER METAL1 ;
TRACKS X 3 DO 5714 STEP 1400 LAYER METAL4 ;
TRACKS Y 3 DO 5714 STEP 1400 LAYER METAL4 ;
TRACKS X 2 DO 5714 STEP 1400 LAYER METAL3 ;
TRACKS Y 2 DO 5714 STEP 1400 LAYER METAL3 ;
TRACKS X 1 DO 5714 STEP 1400 LAYER METAL2 ;
TRACKS Y 1 DO 5714 STEP 1400 LAYER METAL2 ;
TRACKS X 0 DO 5714 STEP 1400 LAYER METAL1 ;
TRACKS Y 0 DO 5714 STEP 1400 LAYER METAL1 ;

COMPONENTS 47 ;
- I_0_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 0 ) N ;
- I_0_1 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 20120 0 ) N ;
- I_0_2 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 0 ) N ;
- I_0_3 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 0 ) N ;
- I_0_4 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 0 ) N ;
- I_0_5 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 22000 ) N ;
- I_0_6 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 22000 ) N ;
- I_0_7 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 22000 ) N ;
- I_0_8 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 46390 22000 ) N ;
- I_0_9 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 22000 ) N ;
- I_0_10 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 44000 ) N ;
- I_0_11 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 44000 ) N ;
- I_0_12 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 44000 ) N ;
- I_0_13 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 46390 44000 ) N ;
- I_0_14 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 44000 ) N ;
- I_0_15 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 0 66000 ) N ;
- I_0_16 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 20120 66000 ) N ;
- I_0_17 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 26270 66000 ) N ;
- I_0_18 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 46390 66000 ) N ;
- I_0_19 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 66000 ) N ;
- I_0_20 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 0 88000 ) N ;
- I_0_21 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 20120 88000 ) N ;
- I_0_22 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 26270 88000 ) N ;
- I_0_23 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 46390 88000 ) N ;
- I_0_24 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 52540 88000 ) N ;
- I_0_25 TSMC350nm_drainSelect01d3 + PLACED ( 72660 0 ) N ;
- I_0_26 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 0 ) N ;
- I_0_27 TSMC350nm_drainSelect01d3 + PLACED ( 72660 22000 ) N ;
- I_0_28 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 22000 ) N ;
- I_0_29 TSMC350nm_drainSelect01d3 + PLACED ( 72660 44000 ) N ;
- I_0_30 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 44000 ) N ;
- I_0_31 TSMC350nm_drainSelect01d3 + PLACED ( 72660 66000 ) N ;
- I_0_32 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 66000 ) N ;
- I_0_33 TSMC350nm_drainSelect01d3 + PLACED ( 72660 88000 ) N ;
- I_0_34 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 89320 88000 ) N ;
- I_0_36_0_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 88000 ) N ;
- I_0_36_1_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 66000 ) N ;
- I_0_36_2_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 44000 ) N ;
- I_0_36_3_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 22000 ) N ;
- I_0_36_4_0 TSMC350nm_4TGate_ST_BMatrix + PLACED ( 127090 0 ) N ;
- I_0_37 TSMC350nm_IndirectSwitches + PLACED ( 99630 110000 ) N ;
- I_1_0_0_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 88000 ) N ;
- I_1_0_1_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 66000 ) N ;
- I_1_0_2_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 44000 ) N ;
- I_1_0_3_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 22000 ) N ;
- I_1_0_4_0 TSMC350nm_NeuralNetworkProgActFunc + PLACED ( 142000 0 ) N ;
- I_2_0 TSMC350nm_Termination_bot + PLACED ( 162500 110750 ) N ;
END COMPONENTS

