Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov  9 02:00:57 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 uart/brx/addr_o_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uart/image_memory/addra_reg[0][10]/CE
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 0.963ns (20.257%)  route 3.791ns (79.743%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=484, estimated)      1.555     5.063    uart/brx/clk_100mhz_IBUF_BUFG
    SLICE_X13Y56         FDRE                                         r  uart/brx/addr_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.419     5.482 f  uart/brx/addr_o_reg[9]/Q
                         net (fo=3, estimated)        0.964     6.446    uart/brx/brx_image_memory_addr[9]
    SLICE_X13Y55         LUT6 (Prop_lut6_I1_O)        0.296     6.742 r  uart/brx/addra[0][13]_i_3/O
                         net (fo=1, estimated)        0.715     7.457    uart/brx/addra[0][13]_i_3_n_0
    SLICE_X13Y53         LUT4 (Prop_lut4_I0_O)        0.124     7.581 r  uart/brx/addra[0][13]_i_2/O
                         net (fo=9, estimated)        0.910     8.491    uart/brx/addra[0][13]_i_2_n_0
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.124     8.615 r  uart/brx/addra[0][13]_i_1/O
                         net (fo=31, estimated)       1.202     9.817    uart/image_memory/E[0]
    SLICE_X13Y55         FDRE                                         r  uart/image_memory/addra_reg[0][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=484, estimated)      1.436    14.771    uart/image_memory/clk_100mhz_IBUF_BUFG
    SLICE_X13Y55         FDRE                                         r  uart/image_memory/addra_reg[0][10]/C
                         clock pessimism              0.268    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X13Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.798    uart/image_memory/addra_reg[0][10]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  4.981    




