<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p328" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_328{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_328{left:110px;bottom:68px;letter-spacing:0.09px;}
#t3_328{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_328{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t5_328{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.58px;}
#t6_328{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t7_328{left:69px;bottom:1028px;}
#t8_328{left:95px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.58px;}
#t9_328{left:95px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#ta_328{left:95px;bottom:998px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_328{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tc_328{left:95px;bottom:964px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_328{left:95px;bottom:947px;letter-spacing:-0.16px;word-spacing:-0.29px;}
#te_328{left:236px;bottom:947px;}
#tf_328{left:240px;bottom:947px;letter-spacing:-0.17px;}
#tg_328{left:293px;bottom:947px;}
#th_328{left:301px;bottom:947px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#ti_328{left:433px;bottom:947px;letter-spacing:-0.09px;}
#tj_328{left:69px;bottom:921px;}
#tk_328{left:95px;bottom:924px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#tl_328{left:95px;bottom:907px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#tm_328{left:95px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_328{left:95px;bottom:874px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_328{left:95px;bottom:857px;letter-spacing:-0.17px;word-spacing:-0.37px;}
#tp_328{left:69px;bottom:833px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_328{left:69px;bottom:816px;letter-spacing:-0.15px;word-spacing:-1.35px;}
#tr_328{left:650px;bottom:816px;letter-spacing:-0.14px;word-spacing:-1.38px;}
#ts_328{left:69px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_328{left:69px;bottom:782px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_328{left:69px;bottom:724px;letter-spacing:0.13px;}
#tv_328{left:151px;bottom:724px;letter-spacing:0.17px;word-spacing:0.01px;}
#tw_328{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tx_328{left:311px;bottom:706px;}
#ty_328{left:326px;bottom:700px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tz_328{left:69px;bottom:683px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#t10_328{left:815px;bottom:683px;}
#t11_328{left:818px;bottom:683px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#t12_328{left:841px;bottom:683px;}
#t13_328{left:69px;bottom:666px;}
#t14_328{left:78px;bottom:666px;}
#t15_328{left:89px;bottom:666px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t16_328{left:338px;bottom:666px;}
#t17_328{left:346px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_328{left:625px;bottom:666px;}
#t19_328{left:628px;bottom:666px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_328{left:69px;bottom:649px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1b_328{left:69px;bottom:623px;}
#t1c_328{left:95px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_328{left:376px;bottom:626px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1e_328{left:479px;bottom:626px;}
#t1f_328{left:69px;bottom:600px;}
#t1g_328{left:95px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_328{left:95px;bottom:587px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1i_328{left:275px;bottom:587px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#t1j_328{left:409px;bottom:587px;}
#t1k_328{left:69px;bottom:560px;}
#t1l_328{left:95px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1m_328{left:507px;bottom:564px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1n_328{left:631px;bottom:564px;}
#t1o_328{left:69px;bottom:539px;letter-spacing:-0.22px;word-spacing:-0.44px;}
#t1p_328{left:412px;bottom:539px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1q_328{left:522px;bottom:539px;}
#t1r_328{left:69px;bottom:515px;letter-spacing:-0.16px;word-spacing:-0.94px;}
#t1s_328{left:69px;bottom:498px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#t1t_328{left:69px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1u_328{left:69px;bottom:455px;}
#t1v_328{left:95px;bottom:458px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1w_328{left:95px;bottom:441px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t1x_328{left:95px;bottom:425px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t1y_328{left:95px;bottom:408px;letter-spacing:-0.15px;word-spacing:-1.42px;}
#t1z_328{left:95px;bottom:391px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t20_328{left:781px;bottom:391px;}
#t21_328{left:785px;bottom:391px;letter-spacing:-0.17px;}
#t22_328{left:820px;bottom:391px;}
#t23_328{left:95px;bottom:374px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t24_328{left:205px;bottom:374px;letter-spacing:-0.09px;}
#t25_328{left:69px;bottom:348px;}
#t26_328{left:95px;bottom:351px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#t27_328{left:95px;bottom:334px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t28_328{left:95px;bottom:318px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t29_328{left:95px;bottom:301px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2a_328{left:95px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t2b_328{left:95px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t2c_328{left:95px;bottom:244px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t2d_328{left:95px;bottom:228px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t2e_328{left:95px;bottom:211px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t2f_328{left:95px;bottom:194px;letter-spacing:-0.16px;word-spacing:0.04px;}
#t2g_328{left:155px;bottom:194px;}
#t2h_328{left:158px;bottom:194px;letter-spacing:-0.17px;}
#t2i_328{left:211px;bottom:194px;}
#t2j_328{left:219px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t2k_328{left:338px;bottom:194px;}
#t2l_328{left:342px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t2m_328{left:409px;bottom:194px;}
#t2n_328{left:421px;bottom:194px;}
#t2o_328{left:429px;bottom:194px;}
#t2p_328{left:441px;bottom:194px;letter-spacing:-0.13px;}
#t2q_328{left:69px;bottom:168px;}
#t2r_328{left:95px;bottom:171px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t2s_328{left:95px;bottom:154px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t2t_328{left:95px;bottom:137px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t2u_328{left:95px;bottom:121px;letter-spacing:-0.16px;word-spacing:-0.46px;}

.s1_328{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_328{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_328{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_328{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
.s5_328{font-size:14px;font-family:Verdana-Bold_pgt;color:#000;}
.s6_328{font-size:14px;font-family:Verdana-Italic_142;color:#000;}
.s7_328{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_328{font-size:11px;font-family:Verdana_13-;color:#000;}
.s9_328{font-size:14px;font-family:Symbol_144;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts328" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Symbol_144;
	src: url("fonts/Symbol_144.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_142;
	src: url("fonts/Verdana-Italic_142.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg328Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg328" style="-webkit-user-select: none;"><object width="935" height="1210" data="328/328.svg" type="image/svg+xml" id="pdf328" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_328" class="t s1_328">13-12 </span><span id="t2_328" class="t s1_328">Vol. 1 </span>
<span id="t3_328" class="t s2_328">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_328" class="t s3_328">As noted in Section 13.1, the XSAVE feature set manages MPX state as state components 3–4. Thus, MPX state is </span>
<span id="t5_328" class="t s3_328">located in the extended region of the XSAVE area (see Section 13.4.3). The following items detail how these state </span>
<span id="t6_328" class="t s3_328">components are organized in this region: </span>
<span id="t7_328" class="t s4_328">• </span><span id="t8_328" class="t s5_328">BNDREGS state. </span>
<span id="t9_328" class="t s3_328">As noted in Section 13.2, CPUID.(EAX=0DH,ECX=3):EBX enumerates the offset (in bytes, from the base of the </span>
<span id="ta_328" class="t s3_328">XSAVE area) of the section of the extended region of the XSAVE area used for BNDREGS state (when the </span>
<span id="tb_328" class="t s3_328">standard format of the extended region is used). CPUID.(EAX=0DH,ECX=3):EAX enumerates the size (in </span>
<span id="tc_328" class="t s3_328">bytes) required for BNDREGS state. The BNDREGS section is used for the 4 128-bit bound registers BND0– </span>
<span id="td_328" class="t s3_328">BND3, with bytes 16</span><span id="te_328" class="t s6_328">i</span><span id="tf_328" class="t s3_328">+15:16</span><span id="tg_328" class="t s6_328">i </span><span id="th_328" class="t s3_328">being used for BND</span><span id="ti_328" class="t s6_328">i. </span>
<span id="tj_328" class="t s4_328">• </span><span id="tk_328" class="t s5_328">BNDCSR state. </span>
<span id="tl_328" class="t s3_328">As noted in Section 13.2, CPUID.(EAX=0DH,ECX=4):EBX enumerates the offset of the section of the extended </span>
<span id="tm_328" class="t s3_328">region of the XSAVE area used for BNDCSR state (when the standard format of the extended region is used). </span>
<span id="tn_328" class="t s3_328">CPUID.(EAX=0DH,ECX=4):EAX enumerates the size (in bytes) required for BNDCSR state. In the BNDSCR </span>
<span id="to_328" class="t s3_328">section, bytes 7:0 are used for BNDCFGU and bytes 15:8 are used for BNDSTATUS. </span>
<span id="tp_328" class="t s3_328">Both components of MPX state are XSAVE-managed and the Intel MPX feature is XSAVE-enabled. The XSAVE </span>
<span id="tq_328" class="t s3_328">feature set can operate on MPX state only if the feature set is enabled (CR4.OSXSAVE </span><span id="tr_328" class="t s3_328">= 1) and has been configured </span>
<span id="ts_328" class="t s3_328">to manage MPX state (XCR0[4:3] = 11b). Intel MPX instructions cannot be used unless the XSAVE feature set is </span>
<span id="tt_328" class="t s3_328">enabled and has been configured to manage MPX state. </span>
<span id="tu_328" class="t s7_328">13.5.5 </span><span id="tv_328" class="t s7_328">AVX-512 State </span>
<span id="tw_328" class="t s3_328">The register state used by the Intel </span>
<span id="tx_328" class="t s8_328">® </span>
<span id="ty_328" class="t s3_328">Advanced Vector Extensions 512 (Intel AVX-512) comprises the MXCSR </span>
<span id="tz_328" class="t s3_328">register, the 8 64-bit opmask registers k0–k7, and 32 512-bit vector registers called ZMM0–ZMM31. For each </span><span id="t10_328" class="t s6_328">i</span><span id="t11_328" class="t s3_328">, 0 </span><span id="t12_328" class="t s9_328">≤ </span>
<span id="t13_328" class="t s6_328">i </span><span id="t14_328" class="t s9_328">≤ </span><span id="t15_328" class="t s3_328">15, the low 256 bits of register ZMM</span><span id="t16_328" class="t s6_328">i </span><span id="t17_328" class="t s3_328">is identical to the Intel AVX register YMM</span><span id="t18_328" class="t s6_328">i</span><span id="t19_328" class="t s3_328">. Thus, the new state register </span>
<span id="t1a_328" class="t s3_328">state added by Intel AVX-512 comprises the following user state components: </span>
<span id="t1b_328" class="t s4_328">• </span><span id="t1c_328" class="t s3_328">The opmask registers, collectively called </span><span id="t1d_328" class="t s5_328">opmask state</span><span id="t1e_328" class="t s3_328">. </span>
<span id="t1f_328" class="t s4_328">• </span><span id="t1g_328" class="t s3_328">The upper 256 bits of the registers ZMM0–ZMM15. These 16 256-bit values are denoted ZMM0_H–ZMM15_H </span>
<span id="t1h_328" class="t s3_328">and are collectively called </span><span id="t1i_328" class="t s5_328">ZMM_Hi256 state</span><span id="t1j_328" class="t s3_328">. </span>
<span id="t1k_328" class="t s4_328">• </span><span id="t1l_328" class="t s3_328">The 16 512-bit registers ZMM16–ZMM31, collectively called </span><span id="t1m_328" class="t s5_328">Hi16_ZMM state</span><span id="t1n_328" class="t s3_328">. </span>
<span id="t1o_328" class="t s3_328">Together, these three state components compose </span><span id="t1p_328" class="t s5_328">AVX-512 state</span><span id="t1q_328" class="t s3_328">. </span>
<span id="t1r_328" class="t s3_328">As noted in Section 13.1, the XSAVE feature set manages AVX-512 state as state components 5–7. Thus, AVX-512 </span>
<span id="t1s_328" class="t s3_328">state is located in the extended region of the XSAVE area (see Section 13.4.3). The following items detail how these </span>
<span id="t1t_328" class="t s3_328">state components are organized in this region: </span>
<span id="t1u_328" class="t s4_328">• </span><span id="t1v_328" class="t s5_328">Opmask state. </span>
<span id="t1w_328" class="t s3_328">As noted in Section 13.2, CPUID.(EAX=0DH,ECX=5):EBX enumerates the offset (in bytes, from the base of the </span>
<span id="t1x_328" class="t s3_328">XSAVE area) of the section of the extended region of the XSAVE area used for opmask state (when the standard </span>
<span id="t1y_328" class="t s3_328">format of the extended region is used). CPUID.(EAX=0DH,ECX=5):EAX enumerates the size (in bytes) required </span>
<span id="t1z_328" class="t s3_328">for opmask state. The opmask section is used for the 8 64-bit opmask registers k0–k7, with bytes 8</span><span id="t20_328" class="t s6_328">i</span><span id="t21_328" class="t s3_328">+7:8</span><span id="t22_328" class="t s6_328">i </span>
<span id="t23_328" class="t s3_328">being used for k</span><span id="t24_328" class="t s6_328">i. </span>
<span id="t25_328" class="t s4_328">• </span><span id="t26_328" class="t s5_328">ZMM_Hi256 state. </span>
<span id="t27_328" class="t s3_328">As noted in Section 13.2, CPUID.(EAX=0DH,ECX=6):EBX enumerates the offset of the section of the extended </span>
<span id="t28_328" class="t s3_328">region of the XSAVE area used for ZMM_Hi256 state (when the standard format of the extended region is </span>
<span id="t29_328" class="t s3_328">used). CPUID.(EAX=0DH,ECX=6):EAX enumerates the size (in bytes) required for ZMM_Hi256 state. </span>
<span id="t2a_328" class="t s3_328">The XSAVE feature set partitions ZMM0_H–ZMM15_H in a manner similar to that used for the XMM registers </span>
<span id="t2b_328" class="t s3_328">(see Section 13.5.2). Bytes 255:0 of the ZMM_Hi256-state section are used for ZMM0_H–ZMM7_H. </span>
<span id="t2c_328" class="t s3_328">Bytes 511:256 are used for ZMM8_H–ZMM15_H, but they are used only in 64-bit mode. Executions of XSAVE, </span>
<span id="t2d_328" class="t s3_328">XSAVEOPT, XSAVEC, and XSAVES outside 64-bit mode do not modify bytes 511:256; executions of XRSTOR </span>
<span id="t2e_328" class="t s3_328">and XRSTORS outside 64-bit mode do not update ZMM8_H–ZMM15_H. See Section 13.13. In general, </span>
<span id="t2f_328" class="t s3_328">bytes 32</span><span id="t2g_328" class="t s6_328">i</span><span id="t2h_328" class="t s3_328">+31:32</span><span id="t2i_328" class="t s6_328">i </span><span id="t2j_328" class="t s3_328">are used for ZMM</span><span id="t2k_328" class="t s6_328">i</span><span id="t2l_328" class="t s3_328">_H (for 0 </span><span id="t2m_328" class="t s9_328">≤ </span><span id="t2n_328" class="t s6_328">i </span><span id="t2o_328" class="t s9_328">≤ </span><span id="t2p_328" class="t s3_328">15). </span>
<span id="t2q_328" class="t s4_328">• </span><span id="t2r_328" class="t s5_328">Hi16_ZMM state. </span>
<span id="t2s_328" class="t s3_328">As noted in Section 13.2, CPUID.(EAX=0DH,ECX=7):EBX enumerates the offset of the section of the extended </span>
<span id="t2t_328" class="t s3_328">region of the XSAVE area used for Hi16_ZMM state (when the standard format of the extended region is used). </span>
<span id="t2u_328" class="t s3_328">CPUID.(EAX=0DH,ECX=7):EAX enumerates the size (in bytes) required for Hi16_ZMM state. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
