<?xml version="1.0" encoding="UTF-8" ?><!-- Created from PDF via Acrobat SaveAsXML --><!-- Mapping Table version: 28-February-2003 --><TaggedPDF-doc><?xpacket begin='﻿' id='W5M0MpCehiHzreSzNTczkc9d'?><?xpacket begin="﻿" id="W5M0MpCehiHzreSzNTczkc9d"?>
<x:xmpmeta xmlns:x="adobe:ns:meta/" x:xmptk="Adobe XMP Core 5.2-c001 63.139439, 2010/09/27-13:37:26        ">
   <rdf:RDF xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#">
      <rdf:Description rdf:about=""
            xmlns:xmp="http://ns.adobe.com/xap/1.0/">
         <xmp:CreatorTool>PScript5.dll Version 5.2.2</xmp:CreatorTool>
         <xmp:ModifyDate>2010-09-07T19:05:30+02:00</xmp:ModifyDate>
         <xmp:CreateDate>2010-09-07T19:05:30+02:00</xmp:CreateDate>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:dc="http://purl.org/dc/elements/1.1/">
         <dc:format>xml</dc:format>
         <dc:title>
            <rdf:Alt>
               <rdf:li xml:lang="x-default">''NRDecDiv64-128 100906</rdf:li>
            </rdf:Alt>
         </dc:title>
         <dc:creator>
            <rdf:Seq>
               <rdf:li>i64</rdf:li>
            </rdf:Seq>
         </dc:creator>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:pdf="http://ns.adobe.com/pdf/1.3/">
         <pdf:Producer>Acrobat Distiller 8.1.0 (Windows)</pdf:Producer>
      </rdf:Description>
      <rdf:Description rdf:about=""
            xmlns:xmpMM="http://ns.adobe.com/xap/1.0/mm/">
         <xmpMM:DocumentID>uuid:f04fee2e-c633-40b4-aea6-606d408df891</xmpMM:DocumentID>
         <xmpMM:InstanceID>uuid:8e17c72a-f224-1644-92b3-19a2c7573569</xmpMM:InstanceID>
      </rdf:Description>
   </rdf:RDF>
</x:xmpmeta>
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                                                                                                    
                           
<?xpacket end="w"?><?xpacket end='r'?><Figure><ImageData src="images/fpu_ip_silminds_decimal_divide_only_img_0.jpg"/></Figure><Part><H2>IP Core Product Data Sheet </H2><Sect><H3>DFP Newton‐Raphson Divider Units NRDecDiv64/128 </H3><P>NRDecDiv64 and NRDecDiv128 IP core units are novel DFP Divider designs, offered in 64-bit and 128-bit versions. The unit computes the Quotient of two vector Operands. Inputs are encoded in Decimal Interchange Format. </P><P>The Divider is based on the Newton-Raphson iterative  method. It computes the final quotient in 2 iterations for the 64-bit version and in 3 iterations for the 128-bit version. The product is fully compliant with the IEEE 754-2008 Standard.  </P><Sect><H5>Key Features </H5><L><LI><LI_Label>⇒ </LI_Label><LI_Title>Full IEEE 754-2008 compliance </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>Decimal128 (34 decimal digits) format support </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Decimal Interchange format with Densely Packed Decimal (DPD) encoding support </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>Seven rounding modes support </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>Result is available at every clock cycle </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Overflow, Underflow, Invalid, and Inexact operation flags </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Tested with over 500,000 test cases compliant with IEEE 754-2008 format </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>Full DFP accuracy and precision support </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>Fully synthesizable with no internal tri-states </LI_Title></LI></L></Sect><Sect><H5>Performance Data </H5><P>The table below summarizes gate-level synthesized performance data in TSMC 90 nm, for sample combinational designs. More detailed performance data can be found in the product technical documentation. </P><Table><TR><TH>Design </TH><TH>Cycle Delay </TH><TH>Nr. of Cycles </TH><TH>Area </TH></TR><TR><TD>nS </TD><TD>FO4 </TD><TD>μm2 </TD><TD>NAND2 </TD></TR><TR><TH>NRDecDiv64-comb </TH><TD>2.62</TD><TD> 58.22 </TD><TD>11 </TD><TD>425,198.1</TD><TD> 150,652 </TD></TR><TR><TH>NRDecDiv128-comb </TH><TD>3.20 </TD><TD>71.11 </TD><TD>13</TD><TD> 880,243.1 </TD><TD>311,878 </TD></TR></Table></Sect><Sect><H5>Applications </H5><L><LI><LI_Label>⇒ </LI_Label><LI_Title>DFPA units for next generation processors </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>DFPA on-chip co-processors </LI_Title></LI><LI><LI_Label>⇒ </LI_Label><LI_Title>DFPA accelerator boards </LI_Title></LI></L></Sect><Sect><H5>IP Deliverable </H5><P>Deliverable depends on the type of licensing agreement and the negotiated business model. The following items could be included: </P><L><L><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Source code: </LI_Title></LI><L><LI><LI_Label>▪ </LI_Label><LI_Title>VHDL source code </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>VERILOG source code </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>Encrypted or plain text EDIF netlist </LI_Title></LI></L></L><LI><LI_Label>⇒ 	</LI_Label><LI_Title>FPGA code versions, optimized for either speed or area </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>VHDL &amp; VERILOG test bench environments </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Full test suites compliant with IEEE 754-2008 standard. </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Technical documentation </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>HDL core specification </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>Synthesis scripts </LI_Title></LI><LI><LI_Label>⇒ 	</LI_Label><LI_Title>IP Core implementation support  </LI_Title></LI></L></Sect><Sect><H5>Configurations </H5><P>NRDecDiv64/128 can be combined with other SilMinds IP core units to comprise arbitrary decimal coprocessor architectures. Deployment is made easy and reliable through a compact core size, parameterized RTL, and flexible test </P><P>benches. </P></Sect><Sect><H4>Product Verification </H4><P>This product has been verified using an innovative and efficient constraint driven test vector generation tool. The test vectors cover all valid cases in conformance with the IEEE 754-2008 standard. </P><P>Symbol &amp; Block Diagram </P><Figure><ImageData src="images/fpu_ip_silminds_decimal_divide_only_img_1.jpg"/></Figure><Figure><ImageData src="images/fpu_ip_silminds_decimal_divide_only_img_2.jpg"/></Figure><Table><TR><TH>A </TH><TH>Result </TH></TR><TR><TH>B </TH><TD>OF </TD></TR><TR><TH>RM (2:0) </TH><TD>UF </TD></TR><TR><TH>Clk </TH><TD>INEF </TD></TR><TR><TH>Rst </TH><TD>INVF </TD></TR><TR><TH>En </TH><TD>NRDecDiv64/128 </TD><TD>DBZF </TD></TR></Table><Figure><ImageData src="images/fpu_ip_silminds_decimal_divide_only_img_3.jpg"/></Figure><Table><TR><TH>Inputs </TH><TH/><TH>Outputs </TH></TR><TR><TD>A </TD><TD>Dividend </TD><TD>Result</TD><TD> Resultant </TD></TR><TR><TD>B </TD><TD>Divisor </TD><TD>OF </TD><TD>Overflow Flag </TD></TR><TR><TD>RM</TD><TD> Rounding Mode </TD><TD>UF</TD><TD> Underflow Flag </TD></TR><TR><TD>Clk </TD><TD>System Clock </TD><TD>INEF </TD><TD>INExact Flag </TD></TR><TR><TD>Rst </TD><TD>System Reset </TD><TD>INVF </TD><TD>INValid Flag </TD></TR><TR><TD>En </TD><TD>Enable </TD><TD>DBZF </TD><TD>Divide By Zero Flag </TD></TR></Table><Figure><ImageData src="images/fpu_ip_silminds_decimal_divide_only_img_4.jpg"/>Formulation and Detection A B RM </Figure><P>A, B Dividend and Divisor EA Divider Exponent EB Divisor Exponent </P><P>RIQ SA Dividend Significand </P><P><Figure><ImageData src="images/fpu_ip_silminds_decimal_divide_only_img_5.jpg"/></Figure>FQ SB Divisor Significand </P><P>QTZ Quotient Trailing Zeros </P><P>EF, <Figure><ImageData src="images/fpu_ip_silminds_decimal_divide_only_img_6.jpg"/>Output Formulation </Figure>SIQ Exp RS Remainder Sign QTZ </P><P>IQ Intermediate Quotient EA, </P><P>RSA RSA Right Sift Amount SA, </P><P>SIQ Shifted Intermediate Quotient </P><P>EB, INEF RIQ Rounded Intermediate Quotient </P><P>Newton-Raphson Fixed RS Flags EF Exception Flags SB </P><P><Figure><ImageData src="images/fpu_ip_silminds_decimal_divide_only_img_7.jpg"/></Figure>Point Divider Exp Final Exponent </P><P>IQ FQ Final Quotient </P><P>Flags Output Flags </P><Figure><ImageData src="images/fpu_ip_silminds_decimal_divide_only_img_8.jpg"/>Master Control Right ShifterRounder &amp;Corrector </Figure></Sect><Sect><H5>Divider Unit Functions </H5><Sect><H6>Formulation &amp; Detection Fixed Point Divider </H6><P>Performs decimal fixed point division, based on the ▪ Decodes input operands (Dividend and Divisor) using Newton-Raphson iterative method, employing a IEEE 754-2008 format to produce the sign bit, novel parallel decimal fixed multiplier to reduce significand, and exponent </P><L><LI><LI_Label>▪ </LI_Label><LI_Title>Performs special input detection (infinity or NaN) Rounder &amp; Corrector </LI_Title></LI><LI><LI_Label>▪ </LI_Label><LI_Title>Performs significand normalization Performs quotient rounding to fit in the required precision </LI_Title></LI></L><P>Master Control Generates the result exponent (computed to be the Output Formulation preferred exponent as defined by the IEEE 754-2008),  the </P><P>▪ Encodes the resultant significand in DPD format output flags, and a number of control signals ▪ Formulates the special values (infinity or NaN) to </P></Sect><Sect><H6>Right Shifter </H6><P>comply with the IEEE 754-2008 standard Removes excess trailing zeroes </P><P>▪ Sets the appropriate flags </P><P>© Copyright 2007‐2010 SilMinds. All Rights Reserved. SilMinds reserves the right to change www.silminds.com the specifications and the content included in this data sheet at any time without prior notice. </P><P>info@silminds.com </P></Sect></Sect></Sect></Part></TaggedPDF-doc>