<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-mxc › include › mach › mx50.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>mx50.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __MACH_MX50_H__</span>
<span class="cp">#define __MACH_MX50_H__</span>

<span class="cm">/*</span>
<span class="cm"> * IROM</span>
<span class="cm"> */</span>
<span class="cp">#define MX50_IROM_BASE_ADDR		0x0</span>
<span class="cp">#define MX50_IROM_SIZE			SZ_64K</span>

<span class="cm">/* TZIC */</span>
<span class="cp">#define MX50_TZIC_BASE_ADDR		0x0fffc000</span>
<span class="cp">#define MX50_TZIC_SIZE			SZ_16K</span>

<span class="cm">/*</span>
<span class="cm"> * IRAM</span>
<span class="cm"> */</span>
<span class="cp">#define MX50_IRAM_BASE_ADDR	0xf8000000	</span><span class="cm">/* internal ram */</span><span class="cp"></span>
<span class="cp">#define MX50_IRAM_PARTITIONS	16</span>
<span class="cp">#define MX50_IRAM_SIZE		(MX50_IRAM_PARTITIONS * SZ_8K)	</span><span class="cm">/* 128KB */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Databahn</span>
<span class="cm"> */</span>
<span class="cp">#define MX50_DATABAHN_BASE_ADDR			0x14000000</span>

<span class="cm">/*</span>
<span class="cm"> * Graphics Memory of GPU</span>
<span class="cm"> */</span>
<span class="cp">#define MX50_GPU2D_BASE_ADDR		0x20000000</span>

<span class="cp">#define MX50_DEBUG_BASE_ADDR		0x40000000</span>
<span class="cp">#define MX50_DEBUG_SIZE			SZ_1M</span>
<span class="cp">#define MX50_ETB_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x00001000)</span>
<span class="cp">#define MX50_ETM_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x00002000)</span>
<span class="cp">#define MX50_TPIU_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x00003000)</span>
<span class="cp">#define MX50_CTI0_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x00004000)</span>
<span class="cp">#define MX50_CTI1_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x00005000)</span>
<span class="cp">#define MX50_CTI2_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x00006000)</span>
<span class="cp">#define MX50_CTI3_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x00007000)</span>
<span class="cp">#define MX50_CORTEX_DBG_BASE_ADDR	(MX50_DEBUG_BASE_ADDR + 0x00008000)</span>

<span class="cp">#define MX50_APBHDMA_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x01000000)</span>
<span class="cp">#define MX50_OCOTP_CTRL_BASE_ADDR	(MX50_DEBUG_BASE_ADDR + 0x01002000)</span>
<span class="cp">#define MX50_DIGCTL_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x01004000)</span>
<span class="cp">#define MX50_GPMI_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x01006000)</span>
<span class="cp">#define MX50_BCH_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x01008000)</span>
<span class="cp">#define MX50_ELCDIF_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x0100a000)</span>
<span class="cp">#define MX50_EPXP_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x0100c000)</span>
<span class="cp">#define MX50_DCP_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x0100e000)</span>
<span class="cp">#define MX50_EPDC_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x01010000)</span>
<span class="cp">#define MX50_QOSC_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x01012000)</span>
<span class="cp">#define MX50_PERFMON_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x01014000)</span>
<span class="cp">#define MX50_SSP_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x01016000)</span>
<span class="cp">#define MX50_ANATOP_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x01018000)</span>
<span class="cp">#define MX50_NIC_BASE_ADDR		(MX50_DEBUG_BASE_ADDR + 0x08000000)</span>

<span class="cm">/*</span>
<span class="cm"> * SPBA global module enabled #0</span>
<span class="cm"> */</span>
<span class="cp">#define MX50_SPBA0_BASE_ADDR		0x50000000</span>
<span class="cp">#define MX50_SPBA0_SIZE			SZ_1M</span>

<span class="cp">#define MX50_MMC_SDHC1_BASE_ADDR	(MX50_SPBA0_BASE_ADDR + 0x00004000)</span>
<span class="cp">#define MX50_MMC_SDHC2_BASE_ADDR	(MX50_SPBA0_BASE_ADDR + 0x00008000)</span>
<span class="cp">#define MX50_UART3_BASE_ADDR		(MX50_SPBA0_BASE_ADDR + 0x0000c000)</span>
<span class="cp">#define MX50_CSPI1_BASE_ADDR		(MX50_SPBA0_BASE_ADDR + 0x00010000)</span>
<span class="cp">#define MX50_SSI2_BASE_ADDR		(MX50_SPBA0_BASE_ADDR + 0x00014000)</span>
<span class="cp">#define MX50_MMC_SDHC3_BASE_ADDR	(MX50_SPBA0_BASE_ADDR + 0x00020000)</span>
<span class="cp">#define MX50_MMC_SDHC4_BASE_ADDR	(MX50_SPBA0_BASE_ADDR + 0x00024000)</span>

<span class="cm">/*</span>
<span class="cm"> * AIPS 1</span>
<span class="cm"> */</span>
<span class="cp">#define MX50_AIPS1_BASE_ADDR	0x53f00000</span>
<span class="cp">#define MX50_AIPS1_SIZE		SZ_1M</span>

<span class="cp">#define MX50_OTG_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x00080000)</span>
<span class="cp">#define MX50_GPIO1_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x00084000)</span>
<span class="cp">#define MX50_GPIO2_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x00088000)</span>
<span class="cp">#define MX50_GPIO3_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x0008c000)</span>
<span class="cp">#define MX50_GPIO4_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x00090000)</span>
<span class="cp">#define MX50_KPP_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x00094000)</span>
<span class="cp">#define MX50_WDOG_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x00098000)</span>
<span class="cp">#define MX50_GPT1_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000a0000)</span>
<span class="cp">#define MX50_SRTC_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000a4000)</span>
<span class="cp">#define MX50_IOMUXC_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000a8000)</span>
<span class="cp">#define MX50_EPIT1_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000ac000)</span>
<span class="cp">#define MX50_PWM1_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000b4000)</span>
<span class="cp">#define MX50_PWM2_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000b8000)</span>
<span class="cp">#define MX50_UART1_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000bc000)</span>
<span class="cp">#define MX50_UART2_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000c0000)</span>
<span class="cp">#define MX50_SRC_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000d0000)</span>
<span class="cp">#define MX50_CCM_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000d4000)</span>
<span class="cp">#define MX50_GPC_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000d8000)</span>
<span class="cp">#define MX50_GPIO5_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000dc000)</span>
<span class="cp">#define MX50_GPIO6_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000e0000)</span>
<span class="cp">#define MX50_I2C3_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000ec000)</span>
<span class="cp">#define MX50_UART4_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000f0000)</span>

<span class="cp">#define MX50_MSHC_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000f4000)</span>
<span class="cp">#define MX50_RNGB_BASE_ADDR	(MX50_AIPS1_BASE_ADDR + 0x000f8000)</span>

<span class="cm">/*</span>
<span class="cm"> * AIPS 2</span>
<span class="cm"> */</span>
<span class="cp">#define MX50_AIPS2_BASE_ADDR	0x63f00000</span>
<span class="cp">#define MX50_AIPS2_SIZE		SZ_1M</span>

<span class="cp">#define MX50_PLL1_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x00080000)</span>
<span class="cp">#define MX50_PLL2_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x00084000)</span>
<span class="cp">#define MX50_PLL3_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x00088000)</span>
<span class="cp">#define MX50_UART5_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x00090000)</span>
<span class="cp">#define MX50_AHBMAX_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x00094000)</span>
<span class="cp">#define MX50_ARM_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000a0000)</span>
<span class="cp">#define MX50_OWIRE_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000a4000)</span>
<span class="cp">#define MX50_CSPI2_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000ac000)</span>
<span class="cp">#define MX50_SDMA_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000b0000)</span>
<span class="cp">#define MX50_ROMCP_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000b8000)</span>
<span class="cp">#define MX50_CSPI3_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000c0000)</span>
<span class="cp">#define MX50_I2C2_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000c4000)</span>
<span class="cp">#define MX50_I2C1_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000c8000)</span>
<span class="cp">#define MX50_SSI1_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000cc000)</span>
<span class="cp">#define MX50_AUDMUX_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000d0000)</span>
<span class="cp">#define MX50_WEIM_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000d8000)</span>
<span class="cp">#define MX50_FEC_BASE_ADDR	(MX50_AIPS2_BASE_ADDR + 0x000ec000)</span>

<span class="cm">/*</span>
<span class="cm"> * Memory regions and CS</span>
<span class="cm"> */</span>
<span class="cp">#define MX50_CSD0_BASE_ADDR		0x70000000</span>
<span class="cp">#define MX50_CSD1_BASE_ADDR		0xb0000000</span>
<span class="cp">#define MX50_CS0_BASE_ADDR		0xf0000000</span>

<span class="cp">#define MX50_IO_P2V(x)			IMX_IO_P2V(x)</span>
<span class="cp">#define MX50_IO_ADDRESS(x)		IOMEM(MX50_IO_P2V(x))</span>

<span class="cm">/*</span>
<span class="cm"> * defines for SPBA modules</span>
<span class="cm"> */</span>
<span class="cp">#define MX50_SPBA_SDHC1		0x04</span>
<span class="cp">#define MX50_SPBA_SDHC2		0x08</span>
<span class="cp">#define MX50_SPBA_UART3		0x0c</span>
<span class="cp">#define MX50_SPBA_CSPI1		0x10</span>
<span class="cp">#define MX50_SPBA_SSI2		0x14</span>
<span class="cp">#define MX50_SPBA_SDHC3		0x20</span>
<span class="cp">#define MX50_SPBA_SDHC4		0x24</span>
<span class="cp">#define MX50_SPBA_SPDIF		0x28</span>
<span class="cp">#define MX50_SPBA_ATA		0x30</span>
<span class="cp">#define MX50_SPBA_SLIM		0x34</span>
<span class="cp">#define MX50_SPBA_HSI2C		0x38</span>
<span class="cp">#define MX50_SPBA_CTRL		0x3c</span>

<span class="cm">/*</span>
<span class="cm"> * DMA request assignments</span>
<span class="cm"> */</span>
<span class="cp">#define MX50_DMA_REQ_GPC		1</span>
<span class="cp">#define MX50_DMA_REQ_ATA_UART4_RX	2</span>
<span class="cp">#define MX50_DMA_REQ_ATA_UART4_TX	3</span>
<span class="cp">#define MX50_DMA_REQ_CSPI1_RX		6</span>
<span class="cp">#define MX50_DMA_REQ_CSPI1_TX		7</span>
<span class="cp">#define MX50_DMA_REQ_CSPI2_RX		8</span>
<span class="cp">#define MX50_DMA_REQ_CSPI2_TX		9</span>
<span class="cp">#define MX50_DMA_REQ_I2C3_SDHC3		10</span>
<span class="cp">#define MX50_DMA_REQ_SDHC4		11</span>
<span class="cp">#define MX50_DMA_REQ_UART2_FIRI_RX	12</span>
<span class="cp">#define MX50_DMA_REQ_UART2_FIRI_TX	13</span>
<span class="cp">#define MX50_DMA_REQ_EXT0		14</span>
<span class="cp">#define MX50_DMA_REQ_EXT1		15</span>
<span class="cp">#define MX50_DMA_REQ_UART5_RX		16</span>
<span class="cp">#define MX50_DMA_REQ_UART5_TX		17</span>
<span class="cp">#define MX50_DMA_REQ_UART1_RX		18</span>
<span class="cp">#define MX50_DMA_REQ_UART1_TX		19</span>
<span class="cp">#define MX50_DMA_REQ_I2C1_SDHC1		20</span>
<span class="cp">#define MX50_DMA_REQ_I2C2_SDHC2		21</span>
<span class="cp">#define MX50_DMA_REQ_SSI2_RX2		22</span>
<span class="cp">#define MX50_DMA_REQ_SSI2_TX2		23</span>
<span class="cp">#define MX50_DMA_REQ_SSI2_RX1		24</span>
<span class="cp">#define MX50_DMA_REQ_SSI2_TX1		25</span>
<span class="cp">#define MX50_DMA_REQ_SSI1_RX2		26</span>
<span class="cp">#define MX50_DMA_REQ_SSI1_TX2		27</span>
<span class="cp">#define MX50_DMA_REQ_SSI1_RX1		28</span>
<span class="cp">#define MX50_DMA_REQ_SSI1_TX1		29</span>
<span class="cp">#define MX50_DMA_REQ_CSPI_RX		38</span>
<span class="cp">#define MX50_DMA_REQ_CSPI_TX		39</span>
<span class="cp">#define MX50_DMA_REQ_UART3_RX		42</span>
<span class="cp">#define MX50_DMA_REQ_UART3_TX		43</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt numbers</span>
<span class="cm"> */</span>
<span class="cp">#define MX50_INT_MMC_SDHC1	1</span>
<span class="cp">#define MX50_INT_MMC_SDHC2	2</span>
<span class="cp">#define MX50_INT_MMC_SDHC3	3</span>
<span class="cp">#define MX50_INT_MMC_SDHC4	4</span>
<span class="cp">#define MX50_INT_DAP		5</span>
<span class="cp">#define MX50_INT_SDMA		6</span>
<span class="cp">#define MX50_INT_IOMUX		7</span>
<span class="cp">#define MX50_INT_UART4		13</span>
<span class="cp">#define MX50_INT_USB_H1		14</span>
<span class="cp">#define MX50_INT_USB_OTG	18</span>
<span class="cp">#define MX50_INT_DATABAHN	19</span>
<span class="cp">#define MX50_INT_ELCDIF		20</span>
<span class="cp">#define MX50_INT_EPXP		21</span>
<span class="cp">#define MX50_INT_SRTC_NTZ	24</span>
<span class="cp">#define MX50_INT_SRTC_TZ	25</span>
<span class="cp">#define MX50_INT_EPDC		27</span>
<span class="cp">#define MX50_INT_NIC		28</span>
<span class="cp">#define MX50_INT_SSI1		29</span>
<span class="cp">#define MX50_INT_SSI2		30</span>
<span class="cp">#define MX50_INT_UART1		31</span>
<span class="cp">#define MX50_INT_UART2		32</span>
<span class="cp">#define MX50_INT_UART3		33</span>
<span class="cp">#define MX50_INT_RESV34		34</span>
<span class="cp">#define MX50_INT_RESV35		35</span>
<span class="cp">#define MX50_INT_CSPI1		36</span>
<span class="cp">#define MX50_INT_CSPI2		37</span>
<span class="cp">#define MX50_INT_CSPI		38</span>
<span class="cp">#define MX50_INT_GPT		39</span>
<span class="cp">#define MX50_INT_EPIT1		40</span>
<span class="cp">#define MX50_INT_GPIO1_INT7	42</span>
<span class="cp">#define MX50_INT_GPIO1_INT6	43</span>
<span class="cp">#define MX50_INT_GPIO1_INT5	44</span>
<span class="cp">#define MX50_INT_GPIO1_INT4	45</span>
<span class="cp">#define MX50_INT_GPIO1_INT3	46</span>
<span class="cp">#define MX50_INT_GPIO1_INT2	47</span>
<span class="cp">#define MX50_INT_GPIO1_INT1	48</span>
<span class="cp">#define MX50_INT_GPIO1_INT0	49</span>
<span class="cp">#define MX50_INT_GPIO1_LOW	50</span>
<span class="cp">#define MX50_INT_GPIO1_HIGH	51</span>
<span class="cp">#define MX50_INT_GPIO2_LOW	52</span>
<span class="cp">#define MX50_INT_GPIO2_HIGH	53</span>
<span class="cp">#define MX50_INT_GPIO3_LOW	54</span>
<span class="cp">#define MX50_INT_GPIO3_HIGH	55</span>
<span class="cp">#define MX50_INT_GPIO4_LOW	56</span>
<span class="cp">#define MX50_INT_GPIO4_HIGH	57</span>
<span class="cp">#define MX50_INT_WDOG1		58</span>
<span class="cp">#define MX50_INT_KPP		60</span>
<span class="cp">#define MX50_INT_PWM1		61</span>
<span class="cp">#define MX50_INT_I2C1		62</span>
<span class="cp">#define MX50_INT_I2C2		63</span>
<span class="cp">#define MX50_INT_I2C3		64</span>
<span class="cp">#define MX50_INT_RESV65		65</span>
<span class="cp">#define MX50_INT_DCDC		66</span>
<span class="cp">#define MX50_INT_THERMAL_ALARM	67</span>
<span class="cp">#define MX50_INT_ANA3		68</span>
<span class="cp">#define MX50_INT_ANA4		69</span>
<span class="cp">#define MX50_INT_CCM1		71</span>
<span class="cp">#define MX50_INT_CCM2		72</span>
<span class="cp">#define MX50_INT_GPC1		73</span>
<span class="cp">#define MX50_INT_GPC2		74</span>
<span class="cp">#define MX50_INT_SRC		75</span>
<span class="cp">#define MX50_INT_NM		76</span>
<span class="cp">#define MX50_INT_PMU		77</span>
<span class="cp">#define MX50_INT_CTI_IRQ	78</span>
<span class="cp">#define MX50_INT_CTI1_TG0	79</span>
<span class="cp">#define MX50_INT_CTI1_TG1	80</span>
<span class="cp">#define MX50_INT_GPU2_IRQ	84</span>
<span class="cp">#define MX50_INT_GPU2_BUSY	85</span>
<span class="cp">#define MX50_INT_UART5		86</span>
<span class="cp">#define MX50_INT_FEC		87</span>
<span class="cp">#define MX50_INT_OWIRE		88</span>
<span class="cp">#define MX50_INT_CTI1_TG2	89</span>
<span class="cp">#define MX50_INT_SJC		90</span>
<span class="cp">#define MX50_INT_DCP_CHAN1_3	91</span>
<span class="cp">#define MX50_INT_DCP_CHAN0	92</span>
<span class="cp">#define MX50_INT_PWM2		94</span>
<span class="cp">#define MX50_INT_RNGB		97</span>
<span class="cp">#define MX50_INT_CTI1_TG3	98</span>
<span class="cp">#define MX50_INT_RAWNAND_BCH	100</span>
<span class="cp">#define MX50_INT_RAWNAND_GPMI	102</span>
<span class="cp">#define MX50_INT_GPIO5_LOW	103</span>
<span class="cp">#define MX50_INT_GPIO5_HIGH	104</span>
<span class="cp">#define MX50_INT_GPIO6_LOW	105</span>
<span class="cp">#define MX50_INT_GPIO6_HIGH	106</span>
<span class="cp">#define MX50_INT_MSHC		109</span>
<span class="cp">#define MX50_INT_APBHDMA_CHAN0	110</span>
<span class="cp">#define MX50_INT_APBHDMA_CHAN1	111</span>
<span class="cp">#define MX50_INT_APBHDMA_CHAN2	112</span>
<span class="cp">#define MX50_INT_APBHDMA_CHAN3	113</span>
<span class="cp">#define MX50_INT_APBHDMA_CHAN4	114</span>
<span class="cp">#define MX50_INT_APBHDMA_CHAN5	115</span>
<span class="cp">#define MX50_INT_APBHDMA_CHAN6	116</span>
<span class="cp">#define MX50_INT_APBHDMA_CHAN7	117</span>

<span class="cp">#if !defined(__ASSEMBLY__) &amp;&amp; !defined(__MXC_BOOT_UNCOMPRESS)</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mx50_revision</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* ifndef __MACH_MX50_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
