<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/ppc/c1_LIRGenerator_ppc.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_LIRAssembler_ppc.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_MacroAssembler_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/ppc/c1_LIRGenerator_ppc.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2005, 2018, Oracle and/or its affiliates. All rights reserved.</span>
<span class="line-modified">   3  * Copyright (c) 2012, 2017, SAP SE. All rights reserved.</span>
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #include &quot;precompiled.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;c1/c1_Compilation.hpp&quot;
  29 #include &quot;c1/c1_FrameMap.hpp&quot;
  30 #include &quot;c1/c1_Instruction.hpp&quot;
  31 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  32 #include &quot;c1/c1_LIRGenerator.hpp&quot;
  33 #include &quot;c1/c1_Runtime1.hpp&quot;
  34 #include &quot;c1/c1_ValueStack.hpp&quot;
  35 #include &quot;ci/ciArray.hpp&quot;
  36 #include &quot;ci/ciObjArrayKlass.hpp&quot;
  37 #include &quot;ci/ciTypeArrayKlass.hpp&quot;
  38 #include &quot;runtime/sharedRuntime.hpp&quot;
  39 #include &quot;runtime/stubRoutines.hpp&quot;

  40 #include &quot;vmreg_ppc.inline.hpp&quot;
  41 
  42 #ifdef ASSERT
  43 #define __ gen()-&gt;lir(__FILE__, __LINE__)-&gt;
  44 #else
  45 #define __ gen()-&gt;lir()-&gt;
  46 #endif
  47 
  48 void LIRItem::load_byte_item() {
  49   // Byte loads use same registers as other loads.
  50   load_item();
  51 }
  52 
  53 
  54 void LIRItem::load_nonconstant() {
  55   LIR_Opr r = value()-&gt;operand();
  56   if (_gen-&gt;can_inline_as_constant(value())) {
  57     if (!r-&gt;is_constant()) {
  58       r = LIR_OprFact::value_type(value()-&gt;type());
  59     }
</pre>
<hr />
<pre>
 557 
 558 
 559 inline bool can_handle_logic_op_as_uimm(ValueType *type, Bytecodes::Code bc) {
 560   jlong int_or_long_const;
 561   if (type-&gt;as_IntConstant()) {
 562     int_or_long_const = type-&gt;as_IntConstant()-&gt;value();
 563   } else if (type-&gt;as_LongConstant()) {
 564     int_or_long_const = type-&gt;as_LongConstant()-&gt;value();
 565   } else if (type-&gt;as_ObjectConstant()) {
 566     return type-&gt;as_ObjectConstant()-&gt;value()-&gt;is_null_object();
 567   } else {
 568     return false;
 569   }
 570 
 571   if (Assembler::is_uimm(int_or_long_const, 16)) return true;
 572   if ((int_or_long_const &amp; 0xFFFF) == 0 &amp;&amp;
 573       Assembler::is_uimm((jlong)((julong)int_or_long_const &gt;&gt; 16), 16)) return true;
 574 
 575   // see Assembler::andi
 576   if (bc == Bytecodes::_iand &amp;&amp;
<span class="line-modified"> 577       (is_power_of_2_long(int_or_long_const+1) ||</span>
<span class="line-modified"> 578        is_power_of_2_long(int_or_long_const) ||</span>
<span class="line-modified"> 579        is_power_of_2_long(-int_or_long_const))) return true;</span>
 580   if (bc == Bytecodes::_land &amp;&amp;
<span class="line-modified"> 581       (is_power_of_2_long(int_or_long_const+1) ||</span>
<span class="line-modified"> 582        (Assembler::is_uimm(int_or_long_const, 32) &amp;&amp; is_power_of_2_long(int_or_long_const)) ||</span>
<span class="line-modified"> 583        (int_or_long_const != min_jlong &amp;&amp; is_power_of_2_long(-int_or_long_const)))) return true;</span>
 584 
 585   // special case: xor -1
 586   if ((bc == Bytecodes::_ixor || bc == Bytecodes::_lxor) &amp;&amp;
 587       int_or_long_const == -1) return true;
 588   return false;
 589 }
 590 
 591 
 592 // _iand, _land, _ior, _lor, _ixor, _lxor
 593 void LIRGenerator::do_LogicOp(LogicOp* x) {
 594   LIRItem left(x-&gt;x(), this);
 595   LIRItem right(x-&gt;y(), this);
 596 
 597   left.load_item();
 598 
 599   Value rval = right.value();
 600   LIR_Opr r = rval-&gt;operand();
 601   ValueType *type = rval-&gt;type();
 602   // Logic instructions use unsigned immediate values.
 603   if (can_handle_logic_op_as_uimm(type, x-&gt;op())) {
</pre>
<hr />
<pre>
 631   } else {
 632     Unimplemented();
 633   }
 634 }
 635 
 636 
 637 LIR_Opr LIRGenerator::atomic_cmpxchg(BasicType type, LIR_Opr addr, LIRItem&amp; cmp_value, LIRItem&amp; new_value) {
 638   LIR_Opr result = new_register(T_INT);
 639   LIR_Opr t1 = LIR_OprFact::illegalOpr;
 640   LIR_Opr t2 = LIR_OprFact::illegalOpr;
 641   cmp_value.load_item();
 642   new_value.load_item();
 643 
 644   // Volatile load may be followed by Unsafe CAS.
 645   if (support_IRIW_for_not_multiple_copy_atomic_cpu) {
 646     __ membar();
 647   } else {
 648     __ membar_release();
 649   }
 650 
<span class="line-modified"> 651   if (type == T_OBJECT || type == T_ARRAY) {</span>
 652     if (UseCompressedOops) {
 653       t1 = new_register(T_OBJECT);
 654       t2 = new_register(T_OBJECT);
 655     }
 656     __ cas_obj(addr-&gt;as_address_ptr()-&gt;base(), cmp_value.result(), new_value.result(), t1, t2);
 657   } else if (type == T_INT) {
 658     __ cas_int(addr-&gt;as_address_ptr()-&gt;base(), cmp_value.result(), new_value.result(), t1, t2);
 659   } else if (type == T_LONG) {
 660     __ cas_long(addr-&gt;as_address_ptr()-&gt;base(), cmp_value.result(), new_value.result(), t1, t2);
 661   } else {
 662     Unimplemented();
 663   }
 664   __ cmove(lir_cond_equal, LIR_OprFact::intConst(1), LIR_OprFact::intConst(0),
 665            result, type);
 666   return result;
 667 }
 668 
 669 
 670 LIR_Opr LIRGenerator::atomic_xchg(BasicType type, LIR_Opr addr, LIRItem&amp; value) {
 671   LIR_Opr result = new_register(type);
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2005, 2019, Oracle and/or its affiliates. All rights reserved.</span>
<span class="line-modified">   3  * Copyright (c) 2012, 2019, SAP SE. All rights reserved.</span>
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #include &quot;precompiled.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;c1/c1_Compilation.hpp&quot;
  29 #include &quot;c1/c1_FrameMap.hpp&quot;
  30 #include &quot;c1/c1_Instruction.hpp&quot;
  31 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  32 #include &quot;c1/c1_LIRGenerator.hpp&quot;
  33 #include &quot;c1/c1_Runtime1.hpp&quot;
  34 #include &quot;c1/c1_ValueStack.hpp&quot;
  35 #include &quot;ci/ciArray.hpp&quot;
  36 #include &quot;ci/ciObjArrayKlass.hpp&quot;
  37 #include &quot;ci/ciTypeArrayKlass.hpp&quot;
  38 #include &quot;runtime/sharedRuntime.hpp&quot;
  39 #include &quot;runtime/stubRoutines.hpp&quot;
<span class="line-added">  40 #include &quot;utilities/powerOfTwo.hpp&quot;</span>
  41 #include &quot;vmreg_ppc.inline.hpp&quot;
  42 
  43 #ifdef ASSERT
  44 #define __ gen()-&gt;lir(__FILE__, __LINE__)-&gt;
  45 #else
  46 #define __ gen()-&gt;lir()-&gt;
  47 #endif
  48 
  49 void LIRItem::load_byte_item() {
  50   // Byte loads use same registers as other loads.
  51   load_item();
  52 }
  53 
  54 
  55 void LIRItem::load_nonconstant() {
  56   LIR_Opr r = value()-&gt;operand();
  57   if (_gen-&gt;can_inline_as_constant(value())) {
  58     if (!r-&gt;is_constant()) {
  59       r = LIR_OprFact::value_type(value()-&gt;type());
  60     }
</pre>
<hr />
<pre>
 558 
 559 
 560 inline bool can_handle_logic_op_as_uimm(ValueType *type, Bytecodes::Code bc) {
 561   jlong int_or_long_const;
 562   if (type-&gt;as_IntConstant()) {
 563     int_or_long_const = type-&gt;as_IntConstant()-&gt;value();
 564   } else if (type-&gt;as_LongConstant()) {
 565     int_or_long_const = type-&gt;as_LongConstant()-&gt;value();
 566   } else if (type-&gt;as_ObjectConstant()) {
 567     return type-&gt;as_ObjectConstant()-&gt;value()-&gt;is_null_object();
 568   } else {
 569     return false;
 570   }
 571 
 572   if (Assembler::is_uimm(int_or_long_const, 16)) return true;
 573   if ((int_or_long_const &amp; 0xFFFF) == 0 &amp;&amp;
 574       Assembler::is_uimm((jlong)((julong)int_or_long_const &gt;&gt; 16), 16)) return true;
 575 
 576   // see Assembler::andi
 577   if (bc == Bytecodes::_iand &amp;&amp;
<span class="line-modified"> 578       (is_power_of_2(int_or_long_const+1) ||</span>
<span class="line-modified"> 579        is_power_of_2(int_or_long_const) ||</span>
<span class="line-modified"> 580        is_power_of_2(-int_or_long_const))) return true;</span>
 581   if (bc == Bytecodes::_land &amp;&amp;
<span class="line-modified"> 582       (is_power_of_2(int_or_long_const+1) ||</span>
<span class="line-modified"> 583        (Assembler::is_uimm(int_or_long_const, 32) &amp;&amp; is_power_of_2(int_or_long_const)) ||</span>
<span class="line-modified"> 584        (int_or_long_const != min_jlong &amp;&amp; is_power_of_2(-int_or_long_const)))) return true;</span>
 585 
 586   // special case: xor -1
 587   if ((bc == Bytecodes::_ixor || bc == Bytecodes::_lxor) &amp;&amp;
 588       int_or_long_const == -1) return true;
 589   return false;
 590 }
 591 
 592 
 593 // _iand, _land, _ior, _lor, _ixor, _lxor
 594 void LIRGenerator::do_LogicOp(LogicOp* x) {
 595   LIRItem left(x-&gt;x(), this);
 596   LIRItem right(x-&gt;y(), this);
 597 
 598   left.load_item();
 599 
 600   Value rval = right.value();
 601   LIR_Opr r = rval-&gt;operand();
 602   ValueType *type = rval-&gt;type();
 603   // Logic instructions use unsigned immediate values.
 604   if (can_handle_logic_op_as_uimm(type, x-&gt;op())) {
</pre>
<hr />
<pre>
 632   } else {
 633     Unimplemented();
 634   }
 635 }
 636 
 637 
 638 LIR_Opr LIRGenerator::atomic_cmpxchg(BasicType type, LIR_Opr addr, LIRItem&amp; cmp_value, LIRItem&amp; new_value) {
 639   LIR_Opr result = new_register(T_INT);
 640   LIR_Opr t1 = LIR_OprFact::illegalOpr;
 641   LIR_Opr t2 = LIR_OprFact::illegalOpr;
 642   cmp_value.load_item();
 643   new_value.load_item();
 644 
 645   // Volatile load may be followed by Unsafe CAS.
 646   if (support_IRIW_for_not_multiple_copy_atomic_cpu) {
 647     __ membar();
 648   } else {
 649     __ membar_release();
 650   }
 651 
<span class="line-modified"> 652   if (is_reference_type(type)) {</span>
 653     if (UseCompressedOops) {
 654       t1 = new_register(T_OBJECT);
 655       t2 = new_register(T_OBJECT);
 656     }
 657     __ cas_obj(addr-&gt;as_address_ptr()-&gt;base(), cmp_value.result(), new_value.result(), t1, t2);
 658   } else if (type == T_INT) {
 659     __ cas_int(addr-&gt;as_address_ptr()-&gt;base(), cmp_value.result(), new_value.result(), t1, t2);
 660   } else if (type == T_LONG) {
 661     __ cas_long(addr-&gt;as_address_ptr()-&gt;base(), cmp_value.result(), new_value.result(), t1, t2);
 662   } else {
 663     Unimplemented();
 664   }
 665   __ cmove(lir_cond_equal, LIR_OprFact::intConst(1), LIR_OprFact::intConst(0),
 666            result, type);
 667   return result;
 668 }
 669 
 670 
 671 LIR_Opr LIRGenerator::atomic_xchg(BasicType type, LIR_Opr addr, LIRItem&amp; value) {
 672   LIR_Opr result = new_register(type);
</pre>
</td>
</tr>
</table>
<center><a href="c1_LIRAssembler_ppc.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_MacroAssembler_ppc.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>