//Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/ASIC_WORLD/VHDL/Parity_CRC/Parity.vhd {1 {vcom -work work -2002 -explicit -stats=none //Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/ASIC_WORLD/VHDL/Parity_CRC/Parity.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Parity
-- Compiling architecture rtl of Parity

} {} {}} //Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/ASIC_WORLD/VHDL/Parity_CRC/Parity_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none //Mac/AllFiles/Applications/CODESTUFF/FPGA_VHDL/ASIC_WORLD/VHDL/Parity_CRC/Parity_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Parity_tb
-- Compiling architecture rtl of Parity_tb

} {} {}}
