// Seed: 2495563903
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  assign module_1.id_4 = 0;
  input wire id_2;
  output wire id_1;
  logic id_9;
  assign id_5 = id_5;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  tri1  id_3,
    output wor   id_4
);
  wire id_6;
  wire id_7;
  ;
  logic id_8;
  ;
  parameter id_9 = 1;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_8,
      id_9,
      id_9,
      id_6,
      id_7,
      id_10
  );
endmodule
