# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../translator.srcs/sources_1/new/pass_fail.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ipshared/804a/src/xor_gate.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ip/even_parity_checker_xor_gate_0_0/sim/even_parity_checker_xor_gate_0_0.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ip/even_parity_checker_xor_gate_0_1/sim/even_parity_checker_xor_gate_0_1.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ip/even_parity_checker_xor_gate_0_2/sim/even_parity_checker_xor_gate_0_2.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ip/even_parity_checker_xor_gate_0_3/sim/even_parity_checker_xor_gate_0_3.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ip/even_parity_checker_xor_gate_0_4/sim/even_parity_checker_xor_gate_0_4.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ip/even_parity_checker_xor_gate_0_5/sim/even_parity_checker_xor_gate_0_5.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ip/even_parity_checker_xor_gate_0_6/sim/even_parity_checker_xor_gate_0_6.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ip/even_parity_checker_pass_fail_0_0/sim/even_parity_checker_pass_fail_0_0.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ipshared/1ccc/src/not_gate.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ip/even_parity_checker_not_gate_0_0/sim/even_parity_checker_not_gate_0_0.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/ip/even_parity_checker_xor_gate_8_0/sim/even_parity_checker_xor_gate_8_0.vhd" \
"../../../../translator.ip_user_files/bd/even_parity_checker/sim/even_parity_checker.vhd" \
"../../../../translator.gen/sources_1/bd/even_parity_checker/hdl/even_parity_checker_wrapper.vhd" \

# Do not sort compile order
nosort
