--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ttsiod/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 5
TheBigLeonski.ncd TheBigLeonski.pcf

Design file:              TheBigLeonski.ncd
Physical constraint file: TheBigLeonski.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report, limited to 5 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - USB_RegCLK does not clock data to S_WE_N
WARNING:Timing:3225 - Timing constraint COMP "S_WE_N" OFFSET = OUT 16 ns AFTER 
   COMP "USB_RegCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(0)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(0)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(1)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(1)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(10)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(10)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(11)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(11)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(12)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(12)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(13)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(13)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(14)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(14)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(15)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(15)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(2)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(2)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(3)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(3)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(4)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(4)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(5)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(5)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(6)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(6)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(7)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(7)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(8)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(8)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3175 - USB_StreamCLK does not clock data from USB_StreamData(9)
WARNING:Timing:3225 - Timing constraint COMP "USB_StreamData(9)" OFFSET = IN 4 
   ns BEFORE COMP "USB_StreamCLK"; ignored during timing analysis
WARNING:Timing:3224 - The clock USB_RegCLK associated with TIMEGRP "S_A_GRP" 
   OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK"; does not clock any registered 
   output components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns 
   AFTER COMP "USB_RegCLK"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_StreamCLK = PERIOD TIMEGRP "USB_StreamCLK" 20.8 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_StreamCLK = PERIOD TIMEGRP "USB_StreamCLK" 20.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 4.350ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 12.100ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 4.350ns (Tdcmpw_CLKIN_25_50)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.813ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.813ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLK0
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLK0
  Location pin: DCM_X0Y0.CLK0
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLKFB
--------------------------------------------------------------------------------
Slack: 34.757ns (max period limit - period)
  Period: 20.800ns
  Max period limit: 55.557ns (18.000MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/StreamDCM/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: USB_StreamCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RegCLK = PERIOD TIMEGRP "USB_RegCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.987ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RegCLK = PERIOD TIMEGRP "USB_RegCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLK0
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: Interfaces/INST_ZestSC1_Host/RegCLKFB
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------
Slack: 35.557ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 55.557ns (18.000MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Logical resource: Interfaces/INST_ZestSC1_Host/RegDCM/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: USB_RegCLK_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_StreamCLKFB = PERIOD TIMEGRP 
        "Interfaces_INST_ZestSC1_Host_StreamCLKFB" TS_StreamCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 642 paths analyzed, 148 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.346ns.
--------------------------------------------------------------------------------
Slack:                  13.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/Granted (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.319ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.583 - 0.610)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 to Interfaces/INST_ZestSC1_Host/Granted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1
    SLICE_X42Y1.G2       net (fanout=7)        0.633   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
    SLICE_X42Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X36Y1.G3       net (fanout=1)        0.645   N618
    SLICE_X36Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X36Y1.F3       net (fanout=5)        0.051   N5
    SLICE_X36Y1.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X35Y2.G4       net (fanout=7)        0.894   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X35Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X34Y2.F2       net (fanout=2)        0.160   N4
    SLICE_X34Y2.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/Granted_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X35Y3.CE       net (fanout=1)        1.191   Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X35Y3.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/Granted
                                                       Interfaces/INST_ZestSC1_Host/Granted
    -------------------------------------------------  ---------------------------
    Total                                      7.319ns (3.745ns logic, 3.574ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  13.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/Granted (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.114ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.583 - 0.610)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3 to Interfaces/INST_ZestSC1_Host/Granted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_3
    SLICE_X42Y1.G4       net (fanout=5)        0.428   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
    SLICE_X42Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X36Y1.G3       net (fanout=1)        0.645   N618
    SLICE_X36Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X36Y1.F3       net (fanout=5)        0.051   N5
    SLICE_X36Y1.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X35Y2.G4       net (fanout=7)        0.894   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X35Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X34Y2.F2       net (fanout=2)        0.160   N4
    SLICE_X34Y2.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/Granted_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X35Y3.CE       net (fanout=1)        1.191   Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X35Y3.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/Granted
                                                       Interfaces/INST_ZestSC1_Host/Granted
    -------------------------------------------------  ---------------------------
    Total                                      7.114ns (3.745ns logic, 3.369ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------
Slack:                  13.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/Granted (FF)
  Requirement:          20.800ns
  Data Path Delay:      7.083ns (Levels of Logic = 5)
  Clock Path Skew:      -0.027ns (0.583 - 0.610)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2 to Interfaces/INST_ZestSC1_Host/Granted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y0.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_2
    SLICE_X42Y1.G3       net (fanout=6)        0.397   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(2)
    SLICE_X42Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X36Y1.G3       net (fanout=1)        0.645   N618
    SLICE_X36Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X36Y1.F3       net (fanout=5)        0.051   N5
    SLICE_X36Y1.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X35Y2.G4       net (fanout=7)        0.894   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X35Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X34Y2.F2       net (fanout=2)        0.160   N4
    SLICE_X34Y2.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/Granted_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X35Y3.CE       net (fanout=1)        1.191   Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X35Y3.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/Granted
                                                       Interfaces/INST_ZestSC1_Host/Granted
    -------------------------------------------------  ---------------------------
    Total                                      7.083ns (3.745ns logic, 3.338ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  14.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/DataOutRegFull (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/Granted (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.726ns (Levels of Logic = 4)
  Clock Path Skew:      -0.024ns (0.583 - 0.607)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/DataOutRegFull to Interfaces/INST_ZestSC1_Host/Granted
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y1.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/DataOutRegFull
                                                       Interfaces/INST_ZestSC1_Host/DataOutRegFull
    SLICE_X36Y1.G1       net (fanout=5)        1.214   Interfaces/INST_ZestSC1_Host/DataOutRegFull
    SLICE_X36Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X36Y1.F3       net (fanout=5)        0.051   N5
    SLICE_X36Y1.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X35Y2.G4       net (fanout=7)        0.894   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X35Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X34Y2.F2       net (fanout=2)        0.160   N4
    SLICE_X34Y2.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/Granted_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X35Y3.CE       net (fanout=1)        1.191   Interfaces/INST_ZestSC1_Host/Granted_not0001
    SLICE_X35Y3.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/Granted
                                                       Interfaces/INST_ZestSC1_Host/Granted
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (3.216ns logic, 3.510ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  14.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 (FF)
  Destination:          Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Requirement:          20.800ns
  Data Path Delay:      6.709ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.606 - 0.610)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1 to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/FIFOOutReadCount_1
    SLICE_X42Y1.G2       net (fanout=7)        0.633   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
    SLICE_X42Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FIFOOutReadCount(1)
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011_SW0
    SLICE_X36Y1.G3       net (fanout=1)        0.645   N618
    SLICE_X36Y1.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/LastDir_not00011
    SLICE_X36Y1.F3       net (fanout=5)        0.051   N5
    SLICE_X36Y1.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
                                                       Interfaces/INST_ZestSC1_Host/GrantPeriod_not00011
    SLICE_X35Y2.G4       net (fanout=7)        0.894   Interfaces/INST_ZestSC1_Host/GrantPeriod_not0001
    SLICE_X35Y2.Y        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/Granted_not0001165
    SLICE_X35Y2.F3       net (fanout=2)        0.026   N4
    SLICE_X35Y2.X        Tilo                  0.479   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X37Y2.CE       net (fanout=2)        0.765   Interfaces/INST_ZestSC1_Host/StreamWrite_not0001
    SLICE_X37Y2.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    -------------------------------------------------  ---------------------------
    Total                                      6.709ns (3.695ns logic, 3.014ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_ZestSC1_Host_StreamCLKFB = PERIOD TIMEGRP
        "Interfaces_INST_ZestSC1_Host_StreamCLKFB" TS_StreamCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: Interfaces/INST_ZestSC1_Host/FX2FIFOFull/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/FX2FIFOFull/CK
  Location pin: SLICE_X34Y0.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: Interfaces/INST_ZestSC1_Host/FX2FIFOFull/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/FX2FIFOFull/CK
  Location pin: SLICE_X34Y0.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 1.366ns (732.064MHz) (Tcp)
  Physical resource: Interfaces/INST_ZestSC1_Host/FX2FIFOFull/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/FX2FIFOFull/CK
  Location pin: SLICE_X34Y0.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.800ns
  Low pulse: 10.400ns
  Low pulse limit: 0.683ns (Tcl)
  Physical resource: Interfaces/INST_ZestSC1_Host/LastDir/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/LastDir/CK
  Location pin: SLICE_X36Y3.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------
Slack: 19.434ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.800ns
  High pulse: 10.400ns
  High pulse limit: 0.683ns (Tch)
  Physical resource: Interfaces/INST_ZestSC1_Host/LastDir/CLK
  Logical resource: Interfaces/INST_ZestSC1_Host/LastDir/CK
  Location pin: SLICE_X36Y3.CLK
  Clock network: Interfaces/INST_ZestSC1_Host/StreamCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_ZestSC1_Host_RegCLKFB = PERIOD TIMEGRP    
     "Interfaces_INST_ZestSC1_Host_RegCLKFB" TS_RegCLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1637 paths analyzed, 125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.107ns.
--------------------------------------------------------------------------------
Slack:                  11.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_29 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.107ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_29 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y14.YQ      Tcko                  0.626   counter(28)
                                                       counter_29
    SLICE_X69Y5.G1       net (fanout=2)        1.479   counter(29)
    SLICE_X69Y5.COUT     Topcyg                0.904   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_lut(7)
                                                       counter_and0000_wg_cy(7)
    SLICE_X69Y6.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X69Y6.XB       Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       4.295   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      8.107ns (2.333ns logic, 5.774ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  11.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_7 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.090ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_7 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y3.YQ       Tcko                  0.626   counter(6)
                                                       counter_7
    SLICE_X69Y2.G1       net (fanout=2)        1.129   counter(7)
    SLICE_X69Y2.COUT     Topcyg                0.904   counter_and0000_wg_cy(1)
                                                       counter_and0000_wg_lut(1)
                                                       counter_and0000_wg_cy(1)
    SLICE_X69Y3.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(1)
    SLICE_X69Y3.COUT     Tbyp                  0.111   counter_and0000_wg_cy(3)
                                                       counter_and0000_wg_cy(2)
                                                       counter_and0000_wg_cy(3)
    SLICE_X69Y4.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(3)
    SLICE_X69Y4.COUT     Tbyp                  0.111   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_cy(4)
                                                       counter_and0000_wg_cy(5)
    SLICE_X69Y5.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X69Y5.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X69Y6.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X69Y6.XB       Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       4.295   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      8.090ns (2.666ns logic, 5.424ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  11.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_16 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.071ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_16 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y8.XQ       Tcko                  0.626   counter(16)
                                                       counter_16
    SLICE_X69Y3.G3       net (fanout=2)        1.221   counter(16)
    SLICE_X69Y3.COUT     Topcyg                0.904   counter_and0000_wg_cy(3)
                                                       counter_and0000_wg_lut(3)
                                                       counter_and0000_wg_cy(3)
    SLICE_X69Y4.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(3)
    SLICE_X69Y4.COUT     Tbyp                  0.111   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_cy(4)
                                                       counter_and0000_wg_cy(5)
    SLICE_X69Y5.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X69Y5.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X69Y6.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X69Y6.XB       Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       4.295   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      8.071ns (2.555ns logic, 5.516ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  12.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_12 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.948ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_12 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y6.XQ       Tcko                  0.626   counter(12)
                                                       counter_12
    SLICE_X69Y3.F2       net (fanout=2)        1.108   counter(12)
    SLICE_X69Y3.COUT     Topcyf                0.894   counter_and0000_wg_cy(3)
                                                       counter_and0000_wg_lut(2)
                                                       counter_and0000_wg_cy(2)
                                                       counter_and0000_wg_cy(3)
    SLICE_X69Y4.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(3)
    SLICE_X69Y4.COUT     Tbyp                  0.111   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_cy(4)
                                                       counter_and0000_wg_cy(5)
    SLICE_X69Y5.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X69Y5.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X69Y6.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X69Y6.XB       Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       4.295   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      7.948ns (2.545ns logic, 5.403ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  12.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_21 (FF)
  Destination:          heartbeat (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.934ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK rising at 0.000ns
  Destination Clock:    CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_21 to heartbeat
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y10.YQ      Tcko                  0.626   counter(20)
                                                       counter_21
    SLICE_X69Y4.G4       net (fanout=2)        1.195   counter(21)
    SLICE_X69Y4.COUT     Topcyg                0.904   counter_and0000_wg_cy(5)
                                                       counter_and0000_wg_lut(5)
                                                       counter_and0000_wg_cy(5)
    SLICE_X69Y5.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(5)
    SLICE_X69Y5.COUT     Tbyp                  0.111   counter_and0000_wg_cy(7)
                                                       counter_and0000_wg_cy(6)
                                                       counter_and0000_wg_cy(7)
    SLICE_X69Y6.CIN      net (fanout=1)        0.000   counter_and0000_wg_cy(7)
    SLICE_X69Y6.XB       Tcinxb                0.279   counter_and0000
                                                       counter_and0000_wg_cy(8)
    G16.OCE              net (fanout=18)       4.295   counter_and0000
    G16.OTCLK1           Tiooceck              0.524   IO(46)
                                                       heartbeat
    -------------------------------------------------  ---------------------------
    Total                                      7.934ns (2.444ns logic, 5.490ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_ZestSC1_Host_RegCLKFB = PERIOD TIMEGRP
        "Interfaces_INST_ZestSC1_Host_RegCLKFB" TS_RegCLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.007ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.993ns (334.113MHz) (Tdcmpco)
  Physical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLK2X
  Logical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLK2X
  Location pin: DCM_X1Y1.CLK2X
  Clock network: LeonTheProfessional/clkgen0/xc3s.v/clk_x
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpco)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLK0
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: Interfaces/INST_SRAM/SramClkOut
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLKIN
  Logical resource: LeonTheProfessional/clkgen0/xc3s.v/dll0/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------
Slack: 14.780ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.610ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Logical resource: Interfaces/INST_SRAM/DCM_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Interfaces_INST_SRAM_SramClkOut = PERIOD TIMEGRP         
"Interfaces_INST_SRAM_SramClkOut"         
TS_Interfaces_INST_ZestSC1_Host_RegCLKFB PHASE -1.953125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.316ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Interfaces_INST_SRAM_SramClkOut = PERIOD TIMEGRP
        "Interfaces_INST_SRAM_SramClkOut"
        TS_Interfaces_INST_ZestSC1_Host_RegCLKFB PHASE -1.953125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.658ns (Tcl)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.658ns (Tch)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.316ns (759.878MHz) (Tcp)
  Physical resource: S_CLK/OTCLK1
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF0/CK
  Location pin: B7.OTCLK1
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.658ns (Tcl)
  Physical resource: S_CLK/OTCLK2
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF1/CK
  Location pin: B7.OTCLK2
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------
Slack: 18.684ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.658ns (Tch)
  Physical resource: S_CLK/OTCLK2
  Logical resource: Interfaces/INST_SRAM/OFDDRCPE_CLK_SRAM/FDDRCPE1/FF1/CK
  Location pin: B7.OTCLK2
  Clock network: Interfaces/INST_SRAM/SramClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LeonTheProfessional_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP 
        "LeonTheProfessional_clkgen0_xc3s_v_clk0B"         
TS_Interfaces_INST_ZestSC1_Host_RegCLKFB / 0.714285714 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5344569 paths analyzed, 11030 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.358ns.
--------------------------------------------------------------------------------
Slack:                  2.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      25.358ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.YQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_19
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20
    SLICE_X63Y10.G2      net (fanout=11)       3.883   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20
    SLICE_X63Y10.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N326
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ex_op1_mux0000(20)1
    SLICE_X52Y36.BY      net (fanout=8)        3.224   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(20)
    SLICE_X52Y36.COUT    Tbycy                 0.779   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X52Y37.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X52Y37.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(22)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X52Y38.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X52Y38.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(23)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(24)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X52Y39.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X52Y39.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(25)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(26)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X52Y40.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X52Y40.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(27)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(28)
    SLICE_X53Y38.F1      net (fanout=3)        0.797   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(27)
    SLICE_X53Y38.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X51Y30.F2      net (fanout=1)        1.223   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X51Y30.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X27Y19.G4      net (fanout=8)        1.950   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X27Y19.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X19Y21.G4      net (fanout=6)        1.259   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X19Y21.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_9_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_2_mux00001
    SLICE_X24Y24.F4      net (fanout=11)       1.294   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux00001
    SLICE_X24Y24.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000021
    SLICE_X21Y22.F2      net (fanout=1)        1.097   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000021
    SLICE_X21Y22.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000053
    RAMB16_X0Y4.ADDRA9   net (fanout=6)        4.421   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(6)
    RAMB16_X0Y4.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     25.358ns (6.210ns logic, 19.148ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  2.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.rstate_0 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      25.265ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.rstate_0 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y80.XQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.rstate_0
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.rstate_0
    SLICE_X46Y54.G4      net (fanout=75)       3.755   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.rstate_0
    SLICE_X46Y54.Y       Tilo                  0.529   N3237
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/v_x_annul_all_mux000418_SW0
    SLICE_X43Y54.G3      net (fanout=2)        0.371   N2255
    SLICE_X43Y54.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/rin_m_werr_and0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/v_x_annul_all_mux000418_1
    SLICE_X42Y48.F2      net (fanout=3)        1.037   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/v_x_annul_all_mux000418
    SLICE_X42Y48.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ici_flush_or0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ici_flush_or00001
    SLICE_X43Y42.F4      net (fanout=13)       1.295   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ici_flush_or0000
    SLICE_X43Y42.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dci_nullify12
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dci_nullify12
    SLICE_X39Y43.F2      net (fanout=2)        0.517   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dci_nullify12
    SLICE_X39Y43.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dci_nullify38
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dci_nullify38
    SLICE_X31Y20.G4      net (fanout=5)        2.907   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dci_nullify38
    SLICE_X31Y20.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/dci_nullify91_SW0
    SLICE_X27Y19.G1      net (fanout=4)        1.442   N1824
    SLICE_X27Y19.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X19Y21.G4      net (fanout=6)        1.259   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X19Y21.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_9_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_2_mux00001
    SLICE_X24Y24.F4      net (fanout=11)       1.294   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux00001
    SLICE_X24Y24.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000021
    SLICE_X21Y22.F2      net (fanout=1)        1.097   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000021
    SLICE_X21Y22.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000053
    RAMB16_X0Y4.ADDRA9   net (fanout=6)        4.421   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(6)
    RAMB16_X0Y4.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     25.265ns (5.870ns logic, 19.395ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  2.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      25.063ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.YQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_19
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20
    SLICE_X63Y10.G2      net (fanout=11)       3.883   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20
    SLICE_X63Y10.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N326
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ex_op1_mux0000(20)1
    SLICE_X52Y36.BY      net (fanout=8)        3.224   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(20)
    SLICE_X52Y36.COUT    Tbycy                 0.779   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X52Y37.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X52Y37.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(22)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X52Y38.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X52Y38.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(23)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(24)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X52Y39.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X52Y39.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(25)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(26)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X52Y40.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X52Y40.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(27)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(28)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(29)
    SLICE_X52Y41.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(29)
    SLICE_X52Y41.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(29)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(30)
    SLICE_X51Y30.G1      net (fanout=3)        1.607   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(29)
    SLICE_X51Y30.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137
    SLICE_X51Y30.F3      net (fanout=1)        0.014   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000137/O
    SLICE_X51Y30.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X27Y19.G4      net (fanout=8)        1.950   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X27Y19.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X19Y21.G4      net (fanout=6)        1.259   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X19Y21.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_9_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_2_mux00001
    SLICE_X24Y24.F4      net (fanout=11)       1.294   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux00001
    SLICE_X24Y24.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000021
    SLICE_X21Y22.F2      net (fanout=1)        1.097   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000021
    SLICE_X21Y22.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(6)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_6_mux000053
    RAMB16_X0Y4.ADDRA9   net (fanout=6)        4.421   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(6)
    RAMB16_X0Y4.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[2].x0/xc2v.x0/a11.x[0].r.A
    -------------------------------------------------  ---------------------------
    Total                                     25.063ns (6.314ns logic, 18.749ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0.A (RAM)
  Requirement:          28.000ns
  Data Path Delay:      24.963ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.YQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_19
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20
    SLICE_X63Y10.G2      net (fanout=11)       3.883   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20
    SLICE_X63Y10.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N326
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ex_op1_mux0000(20)1
    SLICE_X52Y36.BY      net (fanout=8)        3.224   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(20)
    SLICE_X52Y36.COUT    Tbycy                 0.779   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X52Y37.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X52Y37.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(22)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X52Y38.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X52Y38.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(23)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(24)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X52Y39.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X52Y39.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(25)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(26)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X52Y40.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X52Y40.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(27)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(28)
    SLICE_X53Y38.F1      net (fanout=3)        0.797   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(27)
    SLICE_X53Y38.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X51Y30.F2      net (fanout=1)        1.223   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X51Y30.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X27Y19.G4      net (fanout=8)        1.950   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X27Y19.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X19Y21.G4      net (fanout=6)        1.259   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X19Y21.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_9_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_2_mux00001
    SLICE_X24Y25.F2      net (fanout=11)       1.742   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux00001
    SLICE_X24Y25.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
    SLICE_X20Y23.F2      net (fanout=1)        0.738   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
    SLICE_X20Y23.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000053
    RAMB16_X0Y3.ADDRA10  net (fanout=6)        3.887   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
    RAMB16_X0Y3.CLKA     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0.A
    -------------------------------------------------  ---------------------------
    Total                                     24.963ns (6.260ns logic, 18.703ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  3.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20 (FF)
  Destination:          LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0.B (RAM)
  Requirement:          28.000ns
  Data Path Delay:      24.963ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         LeonTheProfessional/clkm rising at 0.000ns
  Destination Clock:    LeonTheProfessional/clkm rising at 28.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20 to LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.YQ      Tcko                  0.626   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_19
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20
    SLICE_X63Y10.G2      net (fanout=11)       3.883   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/r.x.data_0_20
    SLICE_X63Y10.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/N326
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/ex_op1_mux0000(20)1
    SLICE_X52Y36.BY      net (fanout=8)        3.224   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/divi_op1(20)
    SLICE_X52Y36.COUT    Tbycy                 0.779   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(19)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X52Y37.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(21)
    SLICE_X52Y37.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(21)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(22)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X52Y38.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(23)
    SLICE_X52Y38.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(23)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(24)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X52Y39.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(25)
    SLICE_X52Y39.COUT    Tbyp                  0.104   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(25)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(26)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X52Y40.CIN     net (fanout=1)        0.000   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_cy(27)
    SLICE_X52Y40.X       Tcinx                 0.786   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(27)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/Madd_ex_add_res_add0000_xor(28)
    SLICE_X53Y38.F1      net (fanout=3)        0.797   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/dci_eaddress(27)
    SLICE_X53Y38.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X51Y30.F2      net (fanout=1)        1.223   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000186
    SLICE_X51Y30.X       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000326
    SLICE_X27Y19.G4      net (fanout=8)        1.950   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/iu/azero_cmp_eq0000
    SLICE_X27Y19.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/N28
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and00021_2
    SLICE_X19Y21.G4      net (fanout=6)        1.259   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/v_wb_addr_28_and000211
    SLICE_X19Y21.Y       Tilo                  0.479   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_9_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_2_mux00001
    SLICE_X24Y25.F2      net (fanout=11)       1.742   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_0_mux00001
    SLICE_X24Y25.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
    SLICE_X20Y23.F2      net (fanout=1)        0.738   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000021
    SLICE_X20Y23.X       Tilo                  0.529   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.p0/c0mmu/dcache0/dcrami_address_8_mux000053
    RAMB16_X0Y3.ADDRB10  net (fanout=6)        3.887   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/crami_dcramin_address(8)
    RAMB16_X0Y3.CLKB     Tback                 0.304   LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0
                                                       LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dtags0.dt0[0].dtags0/xc2v.x0/a8.x[0].r0.B
    -------------------------------------------------  ---------------------------
    Total                                     24.963ns (6.260ns logic, 18.703ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LeonTheProfessional_clkgen0_xc3s_v_clk0B = PERIOD TIMEGRP
        "LeonTheProfessional_clkgen0_xc3s_v_clk0B"
        TS_Interfaces_INST_ZestSC1_Host_RegCLKFB / 0.714285714 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 28.000ns
  Low pulse: 14.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 28.000ns
  High pulse: 14.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - min period limit)
  Period: 28.000ns
  Min period limit: 2.376ns (420.875MHz) (Tbp)
  Physical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r/CLKA
  Logical resource: LeonTheProfessional/l3.cpu[0].u0/leon3x0/vhdl.cmem0/dme.dd0[0].bwddsram.ddata0/nosbw.rx[3].x0/xc2v.x0/a11.x[0].r.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min low pulse limit / (low pulse / period)))
  Period: 28.000ns
  Low pulse: 14.000ns
  Low pulse limit: 1.188ns (Tbpwl)
  Physical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r/CLKA
  Logical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------
Slack: 25.624ns (period - (min high pulse limit / (high pulse / period)))
  Period: 28.000ns
  High pulse: 14.000ns
  High pulse limit: 1.188ns (Tbpwh)
  Physical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r/CLKA
  Logical resource: LeonTheProfessional/ahbramgen.ahbram0/aram/nosbw.rx[3].x0/xc2v.x0/a12.x[0].r.A/CLKA
  Location pin: RAMB16_X1Y5.CLKA
  Clock network: LeonTheProfessional/clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "S_WE_N" OFFSET = OUT 16 ns AFTER COMP "USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(0)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(0)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.310ns.
--------------------------------------------------------------------------------
Slack:                  10.690ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.486ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M6.T1                net (fanout=16)       0.987   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M6.PAD               Tiotp                 2.309   USB_StreamData(0)
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (3.464ns logic, 2.022ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack:                  11.178ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M6.T1                net (fanout=16)       0.987   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M6.PAD               Tiotp                 2.309   USB_StreamData(0)
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (3.464ns logic, 1.559ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack:                  14.058ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_0 (FF)
  Destination:          USB_StreamData(0) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.162ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    M6.OTCLK1            net (fanout=36)       0.781   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.162ns (-2.273ns logic, 2.111ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_0 to USB_StreamData(0)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M6.PAD               Tiockp                2.104   USB_StreamData(0)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_0
                                                       USB_StreamData_0_OBUFT
                                                       USB_StreamData(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(1)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(1)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.310ns.
--------------------------------------------------------------------------------
Slack:                  10.690ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.486ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N6.T1                net (fanout=16)       0.987   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N6.PAD               Tiotp                 2.309   USB_StreamData(1)
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (3.464ns logic, 2.022ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------
Slack:                  11.178ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.023ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N6.T1                net (fanout=16)       0.987   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N6.PAD               Tiotp                 2.309   USB_StreamData(1)
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      5.023ns (3.464ns logic, 1.559ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------
Slack:                  14.058ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_1 (FF)
  Destination:          USB_StreamData(1) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.162ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N6.OTCLK1            net (fanout=36)       0.781   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.162ns (-2.273ns logic, 2.111ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_1 to USB_StreamData(1)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.PAD               Tiockp                2.104   USB_StreamData(1)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_1
                                                       USB_StreamData_1_OBUFT
                                                       USB_StreamData(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(10)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(10)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.342ns.
--------------------------------------------------------------------------------
Slack:                  9.658ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.518ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T13.T1               net (fanout=16)       2.019   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T13.PAD              Tiotp                 2.309   USB_StreamData(10)
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      6.518ns (3.464ns logic, 3.054ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  10.146ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.055ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T13.T1               net (fanout=16)       2.019   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T13.PAD              Tiotp                 2.309   USB_StreamData(10)
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (3.464ns logic, 2.591ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_10 (FF)
  Destination:          USB_StreamData(10) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_10 to USB_StreamData(10)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T13.PAD              Tiockp                2.104   USB_StreamData(10)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_10
                                                       USB_StreamData_10_OBUFT
                                                       USB_StreamData(10)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(11)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(11)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.732ns.
--------------------------------------------------------------------------------
Slack:                  9.268ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.908ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R13.T1               net (fanout=16)       2.409   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R13.PAD              Tiotp                 2.309   USB_StreamData(11)
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      6.908ns (3.464ns logic, 3.444ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  9.756ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.445ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R13.T1               net (fanout=16)       2.409   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R13.PAD              Tiotp                 2.309   USB_StreamData(11)
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      6.445ns (3.464ns logic, 2.981ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_11 (FF)
  Destination:          USB_StreamData(11) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_11 to USB_StreamData(11)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R13.PAD              Tiockp                2.104   USB_StreamData(11)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_11
                                                       USB_StreamData_11_OBUFT
                                                       USB_StreamData(11)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(12)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(12)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.009ns.
--------------------------------------------------------------------------------
Slack:                  10.991ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.185ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T10.T1               net (fanout=16)       0.686   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T10.PAD              Tiotp                 2.309   USB_StreamData(12)
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (3.464ns logic, 1.721ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack:                  11.479ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T10.T1               net (fanout=16)       0.686   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T10.PAD              Tiotp                 2.309   USB_StreamData(12)
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (3.464ns logic, 1.258ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Slack:                  14.047ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_12 (FF)
  Destination:          USB_StreamData(12) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.151ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T10.OTCLK1           net (fanout=36)       0.792   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.151ns (-2.273ns logic, 2.122ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_12 to USB_StreamData(12)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T10.PAD              Tiockp                2.104   USB_StreamData(12)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_12
                                                       USB_StreamData_12_OBUFT
                                                       USB_StreamData(12)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(13)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(13)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.760ns.
--------------------------------------------------------------------------------
Slack:                  9.240ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.936ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P13.T1               net (fanout=16)       2.437   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P13.PAD              Tiotp                 2.309   USB_StreamData(13)
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      6.936ns (3.464ns logic, 3.472ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  9.728ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.473ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P13.T1               net (fanout=16)       2.437   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P13.PAD              Tiotp                 2.309   USB_StreamData(13)
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (3.464ns logic, 3.009ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack:                  13.979ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_13 (FF)
  Destination:          USB_StreamData(13) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.083ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P13.OTCLK1           net (fanout=36)       0.860   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.083ns (-2.273ns logic, 2.190ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_13 to USB_StreamData(13)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P13.PAD              Tiockp                2.104   USB_StreamData(13)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_13
                                                       USB_StreamData_13_OBUFT
                                                       USB_StreamData(13)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(14)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(14)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.431ns.
--------------------------------------------------------------------------------
Slack:                  9.569ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.607ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N12.T1               net (fanout=16)       2.108   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N12.PAD              Tiotp                 2.309   USB_StreamData(14)
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      6.607ns (3.464ns logic, 3.143ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack:                  10.057ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.144ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N12.T1               net (fanout=16)       2.108   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N12.PAD              Tiotp                 2.309   USB_StreamData(14)
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (3.464ns logic, 2.680ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  14.113ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_14 (FF)
  Destination:          USB_StreamData(14) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.217ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N12.OTCLK1           net (fanout=36)       0.726   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.217ns (-2.273ns logic, 2.056ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_14 to USB_StreamData(14)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N12.PAD              Tiockp                2.104   USB_StreamData(14)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_14
                                                       USB_StreamData_14_OBUFT
                                                       USB_StreamData(14)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(15)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(15)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.566ns.
--------------------------------------------------------------------------------
Slack:                  10.434ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.742ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T14.T1               net (fanout=16)       1.243   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T14.PAD              Tiotp                 2.309   USB_StreamData(15)
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (3.464ns logic, 2.278ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack:                  10.922ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.279ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T14.T1               net (fanout=16)       1.243   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T14.PAD              Tiotp                 2.309   USB_StreamData(15)
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      5.279ns (3.464ns logic, 1.815ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack:                  14.108ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_15 (FF)
  Destination:          USB_StreamData(15) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.212ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T14.OTCLK1           net (fanout=36)       0.731   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.212ns (-2.273ns logic, 2.061ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_15 to USB_StreamData(15)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T14.PAD              Tiockp                2.104   USB_StreamData(15)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_15
                                                       USB_StreamData_15_OBUFT
                                                       USB_StreamData(15)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(2)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(2)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.664ns.
--------------------------------------------------------------------------------
Slack:                  11.336ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.840ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R7.T1                net (fanout=16)       0.341   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R7.PAD               Tiotp                 2.309   USB_StreamData(2)
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      4.840ns (3.464ns logic, 1.376ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack:                  11.824ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.377ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R7.T1                net (fanout=16)       0.341   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R7.PAD               Tiotp                 2.309   USB_StreamData(2)
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (3.464ns logic, 0.913ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------
Slack:                  14.024ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_2 (FF)
  Destination:          USB_StreamData(2) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.128ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R7.OTCLK1            net (fanout=36)       0.815   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.128ns (-2.273ns logic, 2.145ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_2 to USB_StreamData(2)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.PAD               Tiockp                2.104   USB_StreamData(2)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_2
                                                       USB_StreamData_2_OBUFT
                                                       USB_StreamData(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(3)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(3)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.701ns.
--------------------------------------------------------------------------------
Slack:                  11.299ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.877ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T7.T1                net (fanout=16)       0.378   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T7.PAD               Tiotp                 2.309   USB_StreamData(3)
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      4.877ns (3.464ns logic, 1.413ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------
Slack:                  11.787ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      4.414ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    T7.T1                net (fanout=16)       0.378   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    T7.PAD               Tiotp                 2.309   USB_StreamData(3)
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (3.464ns logic, 0.950ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------
Slack:                  14.024ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_3 (FF)
  Destination:          USB_StreamData(3) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.128ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    T7.OTCLK1            net (fanout=36)       0.815   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.128ns (-2.273ns logic, 2.145ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_3 to USB_StreamData(3)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T7.PAD               Tiockp                2.104   USB_StreamData(3)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_3
                                                       USB_StreamData_3_OBUFT
                                                       USB_StreamData(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(4)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(4)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.340ns.
--------------------------------------------------------------------------------
Slack:                  10.660ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.516ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R10.T1               net (fanout=16)       1.017   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R10.PAD              Tiotp                 2.309   USB_StreamData(4)
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      5.516ns (3.464ns logic, 2.052ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  11.148ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.053ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R10.T1               net (fanout=16)       1.017   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R10.PAD              Tiotp                 2.309   USB_StreamData(4)
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (3.464ns logic, 1.589ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack:                  14.049ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_4 (FF)
  Destination:          USB_StreamData(4) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.153ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R10.OTCLK1           net (fanout=36)       0.790   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.153ns (-2.273ns logic, 2.120ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_4 to USB_StreamData(4)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.PAD              Tiockp                2.104   USB_StreamData(4)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_4
                                                       USB_StreamData_4_OBUFT
                                                       USB_StreamData(4)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(5)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(5)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.330ns.
--------------------------------------------------------------------------------
Slack:                  10.670ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.506ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P10.T1               net (fanout=16)       1.007   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P10.PAD              Tiotp                 2.309   USB_StreamData(5)
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      5.506ns (3.464ns logic, 2.042ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack:                  11.158ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.043ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P10.T1               net (fanout=16)       1.007   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P10.PAD              Tiotp                 2.309   USB_StreamData(5)
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      5.043ns (3.464ns logic, 1.579ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack:                  14.049ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_5 (FF)
  Destination:          USB_StreamData(5) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.153ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P10.OTCLK1           net (fanout=36)       0.790   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.153ns (-2.273ns logic, 2.120ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_5 to USB_StreamData(5)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P10.PAD              Tiockp                2.104   USB_StreamData(5)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_5
                                                       USB_StreamData_5_OBUFT
                                                       USB_StreamData(5)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(6)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(6)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.649ns.
--------------------------------------------------------------------------------
Slack:                  10.351ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.825ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N11.T1               net (fanout=16)       1.326   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N11.PAD              Tiotp                 2.309   USB_StreamData(6)
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      5.825ns (3.464ns logic, 2.361ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack:                  10.839ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.362ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    N11.T1               net (fanout=16)       1.326   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    N11.PAD              Tiotp                 2.309   USB_StreamData(6)
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (3.464ns logic, 1.898ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_6 (FF)
  Destination:          USB_StreamData(6) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.174ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    N11.OTCLK1           net (fanout=36)       0.769   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.174ns (-2.273ns logic, 2.099ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_6 to USB_StreamData(6)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N11.PAD              Tiockp                2.104   USB_StreamData(6)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_6
                                                       USB_StreamData_6_OBUFT
                                                       USB_StreamData(6)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(7)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(7)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.844ns.
--------------------------------------------------------------------------------
Slack:                  10.156ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.020ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M11.T1               net (fanout=16)       1.521   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M11.PAD              Tiotp                 2.309   USB_StreamData(7)
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      6.020ns (3.464ns logic, 2.556ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack:                  10.644ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.557ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    M11.T1               net (fanout=16)       1.521   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    M11.PAD              Tiotp                 2.309   USB_StreamData(7)
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      5.557ns (3.464ns logic, 2.093ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_7 (FF)
  Destination:          USB_StreamData(7) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.174ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    M11.OTCLK1           net (fanout=36)       0.769   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.174ns (-2.273ns logic, 2.099ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_7 to USB_StreamData(7)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.PAD              Tiockp                2.104   USB_StreamData(7)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_7
                                                       USB_StreamData_7_OBUFT
                                                       USB_StreamData(7)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(8)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(8)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.650ns.
--------------------------------------------------------------------------------
Slack:                  10.350ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.826ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R12.T1               net (fanout=16)       1.327   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R12.PAD              Tiotp                 2.309   USB_StreamData(8)
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      5.826ns (3.464ns logic, 2.362ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack:                  10.838ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.363ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    R12.T1               net (fanout=16)       1.327   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    R12.PAD              Tiotp                 2.309   USB_StreamData(8)
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      5.363ns (3.464ns logic, 1.899ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack:                  14.077ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_8 (FF)
  Destination:          USB_StreamData(8) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.181ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    R12.OTCLK1           net (fanout=36)       0.762   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.181ns (-2.273ns logic, 2.092ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_8 to USB_StreamData(8)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R12.PAD              Tiockp                2.104   USB_StreamData(8)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_8
                                                       USB_StreamData_8_OBUFT
                                                       USB_StreamData(8)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(9)" OFFSET = IN 4 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamData(9)" OFFSET = OUT 16 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.843ns.
--------------------------------------------------------------------------------
Slack:                  10.157ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      6.019ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.G4       net (fanout=7)        1.035   Interfaces/INST_ZestSC1_Host/WriteCycle
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P12.T1               net (fanout=16)       1.520   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P12.PAD              Tiotp                 2.309   USB_StreamData(9)
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      6.019ns (3.464ns logic, 2.555ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  10.645ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamWrite (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamWrite to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamWrite
                                                       Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.G2       net (fanout=2)        0.572   Interfaces/INST_ZestSC1_Host/StreamWrite
    SLICE_X36Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv1
    P12.T1               net (fanout=16)       1.520   Interfaces/INST_ZestSC1_Host/USB_StreamData_or0000_inv
    P12.PAD              Tiotp                 2.309   USB_StreamData(9)
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (3.464ns logic, 2.092ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack:                  14.077ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamDataOut_9 (FF)
  Destination:          USB_StreamData(9) (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          16.000ns
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Clock Path Delay:     -0.181ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    P12.OTCLK1           net (fanout=36)       0.762   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.181ns (-2.273ns logic, 2.092ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamDataOut_9 to USB_StreamData(9)
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P12.PAD              Tiockp                2.104   USB_StreamData(9)
                                                       Interfaces/INST_ZestSC1_Host/StreamDataOut_9
                                                       USB_StreamData_9_OBUFT
                                                       USB_StreamData(9)
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (2.104ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n(0)" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.119ns.
--------------------------------------------------------------------------------
Slack:                  2.881ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(0) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 2)
  Clock Path Delay:     -1.023ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(0) to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.672   USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n_0_IBUF
    SLICE_X30Y0.F2       net (fanout=2)        1.064   USB_StreamFlags_n_0_IBUF
    SLICE_X30Y0.X        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not00011
    SLICE_X30Y1.CE       net (fanout=1)        0.307   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
    SLICE_X30Y1.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (1.725ns logic, 1.371ns route)
                                                       (55.7% logic, 44.3% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y1.CLK      net (fanout=36)       0.624   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.023ns (-2.712ns logic, 1.689ns route)

--------------------------------------------------------------------------------
Slack:                  4.010ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(0) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      1.967ns (Levels of Logic = 2)
  Clock Path Delay:     -1.023ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(0) to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 0.672   USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n(0)
                                                       USB_StreamFlags_n_0_IBUF
    SLICE_X30Y1.G4       net (fanout=2)        0.695   USB_StreamFlags_n_0_IBUF
    SLICE_X30Y1.CLK      Tgck                  0.600   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_mux00001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (1.272ns logic, 0.695ns route)
                                                       (64.7% logic, 35.3% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y1.CLK      net (fanout=36)       0.624   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.023ns (-2.712ns logic, 1.689ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamFlags_n(1)" OFFSET = IN 7 ns BEFORE COMP 
"USB_StreamCLK";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.822ns.
--------------------------------------------------------------------------------
Slack:                  2.178ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(1) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOFull (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 2)
  Clock Path Delay:     -1.020ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(1) to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.672   USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n_1_IBUF
    SLICE_X34Y0.G3       net (fanout=2)        1.459   USB_StreamFlags_n_1_IBUF
    SLICE_X34Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull_not00011
    SLICE_X34Y0.CE       net (fanout=1)        0.618   Interfaces/INST_ZestSC1_Host/FX2FIFOFull_not0001
    SLICE_X34Y0.CLK      Tceck                 0.524   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (1.725ns logic, 2.077ns route)
                                                       (45.4% logic, 54.6% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y0.CLK      net (fanout=36)       0.627   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.020ns (-2.712ns logic, 1.692ns route)

--------------------------------------------------------------------------------
Slack:                  3.267ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               USB_StreamFlags_n(1) (PAD)
  Destination:          Interfaces/INST_ZestSC1_Host/FX2FIFOFull (FF)
  Destination Clock:    Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 2)
  Clock Path Delay:     -1.020ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: USB_StreamFlags_n(1) to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T4.I                 Tiopi                 0.672   USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n(1)
                                                       USB_StreamFlags_n_1_IBUF
    SLICE_X34Y0.F3       net (fanout=2)        1.441   USB_StreamFlags_n_1_IBUF
    SLICE_X34Y0.CLK      Tfck                  0.600   Interfaces/INST_ZestSC1_Host/FX2FIFOFull
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull_mux00001
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (1.272ns logic, 1.441ns route)
                                                       (46.9% logic, 53.1% route)

  Minimum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOFull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.527   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.491   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.525   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.574   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.286   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X34Y0.CLK      net (fanout=36)       0.627   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -1.020ns (-2.712ns logic, 1.692ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.001ns.
--------------------------------------------------------------------------------
Slack:                  2.999ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/ReadCycle (FF)
  Destination:          USB_StreamSLOE_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.200ns (Levels of Logic = 2)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/ReadCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/ReadCycle to USB_StreamSLOE_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X38Y1.G1       net (fanout=4)        1.172   Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X38Y1.Y        Tilo                  0.529   USB_StreamFIFOADDR_1_OBUF
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLOE_n1
    N8.O1                net (fanout=2)        0.316   USB_StreamFIFOADDR_1_OBUF
    N8.PAD               Tioop                 2.557   USB_StreamSLOE_n
                                                       USB_StreamSLOE_n_OBUF
                                                       USB_StreamSLOE_n
    -------------------------------------------------  ---------------------------
    Total                                      5.200ns (3.712ns logic, 1.488ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack:                  3.840ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Destination:          USB_StreamSLOE_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.361ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamRead to USB_StreamSLOE_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y2.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X38Y1.G3       net (fanout=3)        0.333   Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X38Y1.Y        Tilo                  0.529   USB_StreamFIFOADDR_1_OBUF
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLOE_n1
    N8.O1                net (fanout=2)        0.316   USB_StreamFIFOADDR_1_OBUF
    N8.PAD               Tioop                 2.557   USB_StreamSLOE_n
                                                       USB_StreamSLOE_n_OBUF
                                                       USB_StreamSLOE_n
    -------------------------------------------------  ---------------------------
    Total                                      4.361ns (3.712ns logic, 0.649ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.293ns.
--------------------------------------------------------------------------------
Slack:                  2.707ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/ReadCycle (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.492ns (Levels of Logic = 3)
  Clock Path Delay:     -0.199ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/ReadCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X32Y0.CLK      net (fanout=36)       0.744   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.199ns (-2.273ns logic, 2.074ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/ReadCycle to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X32Y0.G4       net (fanout=4)        0.403   Interfaces/INST_ZestSC1_Host/ReadCycle
    SLICE_X32Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/ReadCycle
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n_SW0
    SLICE_X30Y0.G2       net (fanout=2)        0.544   N350
    SLICE_X30Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.304   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.492ns (4.241ns logic, 1.251ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------
Slack:                  2.863ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3 (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      5.313ns (Levels of Logic = 2)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X37Y1.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3 to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y1.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FIFOInWriteCount(3)
                                                       Interfaces/INST_ZestSC1_Host/FIFOInWriteCount_3
    SLICE_X30Y0.G3       net (fanout=8)        1.297   Interfaces/INST_ZestSC1_Host/FIFOInWriteCount(3)
    SLICE_X30Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.304   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      5.313ns (3.712ns logic, 1.601ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack:                  3.323ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/StreamRead (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.878ns (Levels of Logic = 2)
  Clock Path Delay:     -0.201ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/StreamRead
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y2.CLK      net (fanout=36)       0.742   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.201ns (-2.273ns logic, 2.072ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/StreamRead to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y2.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/StreamRead
                                                       Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X30Y0.G1       net (fanout=3)        0.862   Interfaces/INST_ZestSC1_Host/StreamRead
    SLICE_X30Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.304   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (3.712ns logic, 1.166ns route)
                                                       (76.1% logic, 23.9% route)

--------------------------------------------------------------------------------
Slack:                  3.781ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty (FF)
  Destination:          USB_StreamSLRD_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.428ns (Levels of Logic = 2)
  Clock Path Delay:     -0.209ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X30Y1.CLK      net (fanout=36)       0.734   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.209ns (-2.273ns logic, 2.064ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty to USB_StreamSLRD_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y1.YQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
                                                       Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    SLICE_X30Y0.G4       net (fanout=7)        0.412   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty
    SLICE_X30Y0.Y        Tilo                  0.529   Interfaces/INST_ZestSC1_Host/FX2FIFOEmpty_not0001
                                                       Interfaces/INST_ZestSC1_Host/USB_StreamSLRD_n
    P5.O1                net (fanout=2)        0.304   USB_StreamSLRD_n_OBUF
    P5.PAD               Tioop                 2.557   USB_StreamSLRD_n
                                                       USB_StreamSLRD_n_OBUF
                                                       USB_StreamSLRD_n
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (3.712ns logic, 0.716ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP 
"USB_StreamCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   3.962ns.
--------------------------------------------------------------------------------
Slack:                  4.038ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               Interfaces/INST_ZestSC1_Host/WriteCycle (FF)
  Destination:          USB_StreamSLWR_n (PAD)
  Source Clock:         Interfaces/INST_ZestSC1_Host/StreamCLK rising at 0.000ns
  Requirement:          8.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 1)
  Clock Path Delay:     -0.176ns (Levels of Logic = 3)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: USB_StreamCLK to Interfaces/INST_ZestSC1_Host/WriteCycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 0.672   USB_StreamCLK
                                                       USB_StreamCLK
                                                       USB_StreamCLK_IBUFG
    DCM_X0Y0.CLKIN       net (fanout=1)        0.613   USB_StreamCLK_IBUFG
    DCM_X0Y0.CLK0        Tdcmino              -3.302   Interfaces/INST_ZestSC1_Host/StreamDCM
                                                       Interfaces/INST_ZestSC1_Host/StreamDCM
    BUFGMUX3.I0          net (fanout=1)        0.717   Interfaces/INST_ZestSC1_Host/StreamCLKFB
    BUFGMUX3.O           Tgi0o                 0.357   Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG.GCLKMUX
                                                       Interfaces/INST_ZestSC1_Host/StreamCLK_BUFG
    SLICE_X36Y0.CLK      net (fanout=36)       0.767   Interfaces/INST_ZestSC1_Host/StreamCLK
    -------------------------------------------------  ---------------------------
    Total                                     -0.176ns (-2.273ns logic, 2.097ns route)

  Maximum Data Path: Interfaces/INST_ZestSC1_Host/WriteCycle to USB_StreamSLWR_n
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y0.XQ       Tcko                  0.626   Interfaces/INST_ZestSC1_Host/WriteCycle
                                                       Interfaces/INST_ZestSC1_Host/WriteCycle
    R6.O1                net (fanout=7)        0.955   Interfaces/INST_ZestSC1_Host/WriteCycle
    R6.PAD               Tioop                 2.557   USB_StreamSLWR_n
                                                       USB_StreamSLWR_n_OBUF
                                                       USB_StreamSLWR_n
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (3.183ns logic, 0.955ns route)
                                                       (76.9% logic, 23.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "S_A_GRP" OFFSET = OUT 16 ns AFTER COMP 
"USB_RegCLK";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_StreamCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_StreamCLK                   |     20.800ns|      8.700ns|      7.346ns|            0|            0|            0|          642|
| TS_Interfaces_INST_ZestSC1_Hos|     20.800ns|      7.346ns|          N/A|            0|            0|          642|            0|
| t_StreamCLKFB                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RegCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RegCLK                      |     20.000ns|      5.987ns|     18.113ns|            0|            0|            0|      5346206|
| TS_Interfaces_INST_ZestSC1_Hos|     20.000ns|      8.107ns|     18.113ns|            0|            0|         1637|      5344569|
| t_RegCLKFB                    |             |             |             |             |             |             |             |
|  TS_Interfaces_INST_SRAM_SramC|     20.000ns|      1.316ns|          N/A|            0|            0|            0|            0|
|  lkOut                        |             |             |             |             |             |             |             |
|  TS_LeonTheProfessional_clkgen|     28.000ns|     25.358ns|          N/A|            0|            0|      5344569|            0|
|  0_xc3s_v_clk0B               |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock USB_StreamCLK
--------------------+------------+------------+--------------------------------------+--------+
                    |Max Setup to|Max Hold to |                                      | Clock  |
Source              | clk (edge) | clk (edge) |Internal Clock(s)                     | Phase  |
--------------------+------------+------------+--------------------------------------+--------+
USB_StreamFlags_n(0)|    4.119(R)|   -1.385(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamFlags_n(1)|    4.822(R)|   -1.979(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
--------------------+------------+------------+--------------------------------------+--------+

Clock USB_StreamCLK to Pad
------------------+------------+--------------------------------------+--------+
                  | clk (edge) |                                      | Clock  |
Destination       |   to PAD   |Internal Clock(s)                     | Phase  |
------------------+------------+--------------------------------------+--------+
USB_StreamData(0) |    5.310(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(1) |    5.310(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(2) |    4.664(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(3) |    4.701(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(4) |    5.340(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(5) |    5.330(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(6) |    5.649(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(7) |    5.844(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(8) |    5.650(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(9) |    5.843(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(10)|    6.342(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(11)|    6.732(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(12)|    5.009(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(13)|    6.760(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(14)|    6.431(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamData(15)|    5.566(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLOE_n  |    5.001(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLRD_n  |    5.293(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
USB_StreamSLWR_n  |    3.962(R)|Interfaces/INST_ZestSC1_Host/StreamCLK|   0.000|
------------------+------------+--------------------------------------+--------+

Clock to Setup on destination clock USB_RegCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_RegCLK     |   25.358|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USB_StreamCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_StreamCLK  |    7.346|         |         |         |
---------------+---------+---------+---------+---------+

COMP "USB_StreamData(0)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(0)                              |        5.310|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(1)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(1)                              |        5.310|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(10)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(10)                             |        6.342|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(11)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(11)                             |        6.732|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(12)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(12)                             |        5.009|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(13)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(13)                             |        6.760|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(14)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(14)                             |        6.431|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(15)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(15)                             |        5.566|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(2)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(2)                              |        4.664|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(3)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(3)                              |        4.701|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(4)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(4)                              |        5.340|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(5)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(5)                              |        5.330|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(6)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(6)                              |        5.649|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(7)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(7)                              |        5.844|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(8)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(8)                              |        5.650|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamData(9)" OFFSET = OUT 16 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamData(9)                              |        5.843|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLOE_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLOE_n                               |        5.001|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLRD_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLRD_n                               |        5.293|         0.000|
-----------------------------------------------+-------------+--------------+

COMP "USB_StreamSLWR_n" OFFSET = OUT 8 ns AFTER COMP "USB_StreamCLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+--------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+--------------+
USB_StreamSLWR_n                               |        3.962|         0.000|
-----------------------------------------------+-------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5346907 paths, 0 nets, and 40849 connections

Design statistics:
   Minimum period:  25.358ns{1}   (Maximum frequency:  39.435MHz)
   Minimum input required time before clock:   4.822ns
   Minimum output required time after clock:   6.760ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar 17 09:33:56 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 448 MB



