<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="15" e="13"/>
<c f="1" b="36" e="36"/>
<c f="1" b="37" e="36"/>
<c f="1" b="71" e="71"/>
<c f="1" b="72" e="72"/>
<c f="1" b="73" e="73"/>
<c f="1" b="74" e="74"/>
<c f="1" b="75" e="74"/>
<c f="1" b="82" e="82"/>
<c f="1" b="83" e="83"/>
<c f="1" b="84" e="84"/>
<c f="1" b="85" e="85"/>
<c f="1" b="86" e="86"/>
<c f="1" b="87" e="86"/>
<c f="1" b="93" e="93"/>
<c f="1" b="94" e="93"/>
<c f="1" b="97" e="97"/>
<c f="1" b="98" e="97"/>
<c f="1" b="101" e="101"/>
<c f="1" b="102" e="101"/>
<c f="1" b="108" e="108"/>
<c f="1" b="109" e="108"/>
<c f="1" b="121" e="121"/>
<c f="1" b="122" e="121"/>
<c f="1" b="130" e="130"/>
<c f="1" b="131" e="131"/>
<c f="1" b="132" e="131"/>
<c f="1" b="138" e="138"/>
<c f="1" b="139" e="138"/>
<c f="1" b="142" e="142"/>
<c f="1" b="143" e="142"/>
<c f="1" b="154" e="154"/>
<c f="1" b="155" e="155"/>
<c f="1" b="156" e="155"/>
<c f="1" b="164" e="164"/>
<c f="1" b="165" e="164"/>
<c f="1" b="180" e="180"/>
<c f="1" b="181" e="180"/>
</Comments>
<Macros>
<m f="1" bl="27" bc="1" el="27" ec="56"/>
<m f="1" bl="28" bc="1" el="28" ec="56"/>
<m f="1" bl="61" bc="1" el="62" ec="66"/>
<m f="1" bl="90" bc="3" el="90" ec="74"/>
<m f="1" bl="133" bc="3" el="133" ec="67"/>
<m f="1" bl="135" bc="3" el="136" ec="53"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="15" e="13"/>
<c f="2" b="22" e="22"/>
<c f="2" b="23" e="23"/>
<c f="2" b="24" e="23"/>
<c f="2" b="26" e="26"/>
<c f="2" b="27" e="27"/>
<c f="2" b="28" e="27"/>
<c f="2" b="30" e="30"/>
<c f="2" b="31" e="31"/>
<c f="2" b="32" e="31"/>
<c f="2" b="34" e="34"/>
<c f="2" b="35" e="35"/>
<c f="2" b="36" e="35"/>
<c f="2" b="38" e="38"/>
<c f="2" b="39" e="39"/>
<c f="2" b="40" e="39"/>
<c f="2" b="42" e="42"/>
<c f="2" b="43" e="43"/>
<c f="2" b="44" e="43"/>
<c f="2" b="46" e="46"/>
<c f="2" b="47" e="46"/>
<c f="2" b="49" e="49"/>
<c f="2" b="50" e="50"/>
<c f="2" b="51" e="50"/>
<c f="2" b="53" e="53"/>
<c f="2" b="54" e="53"/>
<c f="2" b="56" e="56"/>
<c f="2" b="57" e="56"/>
<c f="2" b="59" e="59"/>
<c f="2" b="60" e="59"/>
<c f="2" b="62" e="62"/>
<c f="2" b="63" e="62"/>
</Comments>
<Macros/>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="15" e="13"/>
<c f="1" b="36" e="36"/>
<c f="1" b="37" e="36"/>
<c f="1" b="71" e="71"/>
<c f="1" b="72" e="72"/>
<c f="1" b="73" e="73"/>
<c f="1" b="74" e="74"/>
<c f="1" b="75" e="74"/>
<c f="1" b="82" e="82"/>
<c f="1" b="83" e="83"/>
<c f="1" b="84" e="84"/>
<c f="1" b="85" e="85"/>
<c f="1" b="86" e="86"/>
<c f="1" b="87" e="86"/>
<c f="1" b="93" e="93"/>
<c f="1" b="94" e="93"/>
<c f="1" b="97" e="97"/>
<c f="1" b="98" e="97"/>
<c f="1" b="101" e="101"/>
<c f="1" b="102" e="101"/>
<c f="1" b="108" e="108"/>
<c f="1" b="109" e="108"/>
<c f="1" b="121" e="121"/>
<c f="1" b="122" e="121"/>
<c f="1" b="130" e="130"/>
<c f="1" b="131" e="131"/>
<c f="1" b="132" e="131"/>
<c f="1" b="138" e="138"/>
<c f="1" b="139" e="138"/>
<c f="1" b="142" e="142"/>
<c f="1" b="143" e="142"/>
<c f="1" b="154" e="154"/>
<c f="1" b="155" e="155"/>
<c f="1" b="156" e="155"/>
<c f="1" b="164" e="164"/>
<c f="1" b="165" e="164"/>
<c f="1" b="180" e="180"/>
<c f="1" b="181" e="180"/>
</Comments>
<Macros>
<m f="1" bl="27" bc="1" el="27" ec="56"/>
<m f="1" bl="28" bc="1" el="28" ec="56"/>
<m f="1" bl="61" bc="1" el="62" ec="66"/>
<m f="1" bl="90" bc="3" el="90" ec="74"/>
<m f="1" bl="133" bc="3" el="133" ec="67"/>
<m f="1" bl="135" bc="3" el="136" ec="53"/>
</Macros>
<tun>
<ns name="llvm" id="b15ad3eb34839354b1cf0cb49b2c46c1_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="18" lineend="282" original="">
<cr namespace="llvm" access="none" kind="class" name="PassRegistry" id="b15ad3eb34839354b1cf0cb49b2c46c1_2358e53fb88ef5c60b3b9da7e4acdfca" file="2" linestart="20" lineend="20"/>
<f namespace="llvm" name="initializeCore" id="b15ad3eb34839354b1cf0cb49b2c46c1_a0bdb59acbfab0dd623288caaf83c6e2" file="2" linestart="24" lineend="24" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTransformUtils" id="b15ad3eb34839354b1cf0cb49b2c46c1_4ce473edef8ea25c838c5771ad35302e" file="2" linestart="28" lineend="28" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeScalarOpts" id="b15ad3eb34839354b1cf0cb49b2c46c1_d17663fbe69e90aa963f24e9404326dc" file="2" linestart="32" lineend="32" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCOpts" id="b15ad3eb34839354b1cf0cb49b2c46c1_ffd480520a89ce15e44bea6baa16a5dd" file="2" linestart="36" lineend="36" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeVectorization" id="b15ad3eb34839354b1cf0cb49b2c46c1_f7fcff2a211e8d0ccdb8bed328d7e102" file="2" linestart="40" lineend="40" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstCombine" id="b15ad3eb34839354b1cf0cb49b2c46c1_54e3e56800cb81ffbe69db99a1e70242" file="2" linestart="44" lineend="44" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIPO" id="b15ad3eb34839354b1cf0cb49b2c46c1_7605df3ae4d0b0d812e3f93ee7da1690" file="2" linestart="47" lineend="47" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstrumentation" id="b15ad3eb34839354b1cf0cb49b2c46c1_5fb86793c97a10544a8288c885e739ee" file="2" linestart="51" lineend="51" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAnalysis" id="b15ad3eb34839354b1cf0cb49b2c46c1_6f6b437d8ee04d98ab195c041d74b670" file="2" linestart="54" lineend="54" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIPA" id="b15ad3eb34839354b1cf0cb49b2c46c1_136dd93b33999079243766f0dc8bd13a" file="2" linestart="57" lineend="57" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCodeGen" id="b15ad3eb34839354b1cf0cb49b2c46c1_5db8b6efc8f3a807f331cd36c6380cf9" file="2" linestart="60" lineend="60" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTarget" id="b15ad3eb34839354b1cf0cb49b2c46c1_d57c1ccf32df6ad52f95fc88a117a463" file="2" linestart="63" lineend="63" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAAEvalPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a47a59baed06b1dff923784ef478163e" file="2" linestart="65" lineend="65" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAddDiscriminatorsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_464938cffbc92ce8bacd5ed260020701" file="2" linestart="66" lineend="66" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeADCEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c2eacc097b729ab6ea2c0735d02e0e8a" file="2" linestart="67" lineend="67" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAliasAnalysisAnalysisGroup" id="b15ad3eb34839354b1cf0cb49b2c46c1_420114a70c03d6f9ffd141590b37d5c0" file="2" linestart="68" lineend="68" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAliasAnalysisCounterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ff989b1ae79185e2e2832c839c473118" file="2" linestart="69" lineend="69" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAliasDebuggerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c3d0b8ced2868877ef0f54de4b4ac3fa" file="2" linestart="70" lineend="70" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAliasSetPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_355198f3210d3ecf4c35bd46865f9cbf" file="2" linestart="71" lineend="71" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAlwaysInlinerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_69c688b079a1c62357e0d62fb2ed2e33" file="2" linestart="72" lineend="72" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeArgPromotionPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8c47cdcbfbbf6a99215fb41f4337e848" file="2" linestart="73" lineend="73" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAtomicExpandLoadLinkedPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_eef6b7c7ac1851b2d5e0ba03ccfe05d0" file="2" linestart="74" lineend="74" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSampleProfileLoaderPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_59b6f841083df6b3056d879f729ee57e" file="2" linestart="75" lineend="75" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBarrierNoopPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b38ffca0d02a290c74d9926bebb18257" file="2" linestart="76" lineend="76" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBasicAliasAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_97f89304f515294571e99ddb75abb41f" file="2" linestart="77" lineend="77" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCallGraphWrapperPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_227a1c8d999e0832fd31071beea07bd1" file="2" linestart="78" lineend="78" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBasicTTIPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6ce59fc7a1405343f39ddb5385fa9078" file="2" linestart="79" lineend="79" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBlockExtractorPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a032f75d91c4d1453f936dc0bacb2450" file="2" linestart="80" lineend="80" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBlockFrequencyInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_80c1c761993c61c22b9841242e7b09b3" file="2" linestart="81" lineend="81" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBoundsCheckingPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_fa5c549c39a6597acabbe505377acc68" file="2" linestart="82" lineend="82" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBranchFolderPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4dca215ad80fb85be5620ba39fb29ff1" file="2" linestart="83" lineend="83" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBranchProbabilityInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1678cc0676a6b8d671e6a2d4e4fc2c42" file="2" linestart="84" lineend="84" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBreakCriticalEdgesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_719ed6e06a36a466be406905cc3780a9" file="2" linestart="85" lineend="85" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCallGraphPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_11628a46e4d8ea75960862a712bbd169" file="2" linestart="86" lineend="86" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCallGraphViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_059165cfb2668154ceaf5a915fb8d4a2" file="2" linestart="87" lineend="87" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCFGOnlyPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5b01f890ef6fbfa4200b6aa993d6bb61" file="2" linestart="88" lineend="88" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCFGOnlyViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_bfedd208892da90a4dab33138c9eed14" file="2" linestart="89" lineend="89" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCFGPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c47a062f291cbe9b353155a545627309" file="2" linestart="90" lineend="90" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCFGSimplifyPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4be185484da8217c3ba5b3846cfa995e" file="2" linestart="91" lineend="91" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeFlattenCFGPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1104a784cfb89cad95b80c016e00180c" file="2" linestart="92" lineend="92" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStructurizeCFGPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6fd44def4f209fff6bf5da82d90b8431" file="2" linestart="93" lineend="93" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCFGViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1cfd7ba58ddfc9354717bfc89e5955d2" file="2" linestart="94" lineend="94" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeConstantHoistingPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ebfac763f90a533a7813dee4bab0e58f" file="2" linestart="95" lineend="95" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCodeGenPreparePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_90bc3c0e1cd15f96274c6379f59ac9a3" file="2" linestart="96" lineend="96" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeConstantMergePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_44b2b228daf60738fea31fb3254d4e5d" file="2" linestart="97" lineend="97" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeConstantPropagationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a0fa5e8ced0847ec6a95fec36a71e7c8" file="2" linestart="98" lineend="98" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineCopyPropagationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_afdc754663b4096ec38f3d447a923c41" file="2" linestart="99" lineend="99" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCostModelAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_9411b30c8972674ffa90c30fee4c9583" file="2" linestart="100" lineend="100" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeCorrelatedValuePropagationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_970854ff0bdb67ef22e4ebeb02062998" file="2" linestart="101" lineend="101" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDAEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7d49751606374e88e1f18dee266a39ab" file="2" linestart="102" lineend="102" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDAHPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a1581d8135d4298960a1e865b2206841" file="2" linestart="103" lineend="103" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDCEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6582f0a30bf16672f7d4b1d01aee46e6" file="2" linestart="104" lineend="104" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDSEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_63d4dc0a3f0282f12ad0db38c53438b9" file="2" linestart="105" lineend="105" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDebugIRPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1a09ba64f196bf459b084a97a2884886" file="2" linestart="106" lineend="106" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDebugInfoVerifierLegacyPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8df5474bcc7b90931373a20da4548c58" file="2" linestart="107" lineend="107" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDeadInstEliminationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b13a6bbf37d8fbdf220f54009d9970bd" file="2" linestart="108" lineend="108" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDeadMachineInstructionElimPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5205d64183584cc6e35e26253b4a2508" file="2" linestart="109" lineend="109" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDelinearizationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_d38e7ebbf6f7bece91a46dafd3bc49aa" file="2" linestart="110" lineend="110" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDependenceAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_63e3b3ae8624ed1742aeeb3b6e8d69e6" file="2" linestart="111" lineend="111" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDomOnlyPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_789b0004aa7eb56a93788b9476da7041" file="2" linestart="112" lineend="112" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDomOnlyViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6e82850ec3274a5f2db9c7a7e105e26e" file="2" linestart="113" lineend="113" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDomPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_bea8a83911b6a93c4dd71202b57fe6eb" file="2" linestart="114" lineend="114" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDomViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_f82ae0d9778f81f2dd99ffb925b51942" file="2" linestart="115" lineend="115" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDominanceFrontierPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1911d0ec4321fff1cca78966aeeaac8c" file="2" linestart="116" lineend="116" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDominatorTreeWrapperPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_79d4ac0c480a96266c6132cc77230bef" file="2" linestart="117" lineend="117" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeEarlyIfConverterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_bd1bfe75c6bc7d82ca024e15afd8baca" file="2" linestart="118" lineend="118" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeEdgeBundlesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_48342ba64c3367a1818c8c4540fdfd1a" file="2" linestart="119" lineend="119" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeExpandPostRAPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_308b371aee0c739b0a566778868586b4" file="2" linestart="120" lineend="120" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGCOVProfilerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_713e2400ce2d9a5db9509df2fa61221b" file="2" linestart="121" lineend="121" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAddressSanitizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_017b2f6035a0aa576047d90b821c9439" file="2" linestart="122" lineend="122" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeAddressSanitizerModulePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5a30752695e301a11b03fcc336cbb329" file="2" linestart="123" lineend="123" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMemorySanitizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4103a2aaf09ff1bbec2250bb1ea2c400" file="2" linestart="124" lineend="124" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeThreadSanitizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0fb6489cbb23cf0bb63274d2989b2a89" file="2" linestart="125" lineend="125" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDataFlowSanitizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_d8786558c55f4fea023194e7cd049869" file="2" linestart="126" lineend="126" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeScalarizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ad31976a7e574a8c321db4b36361be7d" file="2" linestart="127" lineend="127" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeEarlyCSEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_d0d10eb5e38fdb862a0bd42b315c2174" file="2" linestart="128" lineend="128" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeExpandISelPseudosPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_430caf3e957366be3afa3b0d157a4991" file="2" linestart="129" lineend="129" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeFindUsedTypesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_79c1b32472d5c1b043b7fce5385ad1fa" file="2" linestart="130" lineend="130" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeFunctionAttrsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_688cca09c0fe8c8e1581bff9a8dd1f3e" file="2" linestart="131" lineend="131" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGCMachineCodeAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_25d3175cab6adf2706dcc345e48085ba" file="2" linestart="132" lineend="132" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGCModuleInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_34c5a8e02c3ce4931711474534281f22" file="2" linestart="133" lineend="133" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGVNPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_08c923ccae6e027e9df82bb631e80f3d" file="2" linestart="134" lineend="134" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGlobalDCEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_082ec7d79df11a9cb152c951991f69da" file="2" linestart="135" lineend="135" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGlobalOptPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_82bf29918b455f31b5afcfcb755daa76" file="2" linestart="136" lineend="136" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGlobalsModRefPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_88b8da1460b2d5d86a897ca66faa3987" file="2" linestart="137" lineend="137" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIPCPPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_052ef33f050ab2571f791463453367cf" file="2" linestart="138" lineend="138" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIPSCCPPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_382bee5cf69420576e43191748b690f8" file="2" linestart="139" lineend="139" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIVUsersPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_848b606724f5d8bc7c1a1f7e670eceba" file="2" linestart="140" lineend="140" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIfConverterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_63484d65a61c6602389777fa59b86d7e" file="2" linestart="141" lineend="141" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIndVarSimplifyPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b24d71139429551c30b0770fc269cb71" file="2" linestart="142" lineend="142" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInlineCostAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0c7909f13031f199c278eeb5d834388c" file="2" linestart="143" lineend="143" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstCombinerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_55381cd1d7e6e2f7dc96d80956b7a304" file="2" linestart="144" lineend="144" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstCountPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_893ce62b420495b1937e9e274dce79b7" file="2" linestart="145" lineend="145" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstNamerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_77fdb76479a39ebf2caa7bfdf1e64f8c" file="2" linestart="146" lineend="146" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInternalizePassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1edf26d04397cf232bed71413458e80a" file="2" linestart="147" lineend="147" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeIntervalPartitionPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c0f99750601ef2149b77a5cd823625e5" file="2" linestart="148" lineend="148" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeJumpInstrTableInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_811a4f7b8f29cd4de5bf9a810000777a" file="2" linestart="149" lineend="149" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeJumpInstrTablesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7bdfbdc8a7ac6023bc15d9a9c05d6901" file="2" linestart="150" lineend="150" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeJumpThreadingPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_843ee59bf688c36a74af76eec16eec60" file="2" linestart="151" lineend="151" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLCSSAPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_62fb69f0ae5afec361712cbb1643d99f" file="2" linestart="152" lineend="152" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLICMPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_3623c54652e1fc9834bd5f6fc1fe4921" file="2" linestart="153" lineend="153" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLazyValueInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_35d0d8df1f6ea7662b7ab75f2c1e8ee0" file="2" linestart="154" lineend="154" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLibCallAliasAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_35fd335abacdc60f96250134aa44283e" file="2" linestart="155" lineend="155" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLintPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_425e3cf21d75373507af107200017272" file="2" linestart="156" lineend="156" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLiveDebugVariablesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_43ec68ba652ede39f86a7834fa320ffc" file="2" linestart="157" lineend="157" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLiveIntervalsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_2da72f664c0808567a4b27625843a72a" file="2" linestart="158" lineend="158" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLiveRegMatrixPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_dfec2ee1d0b4498f8c2f21aefdf31a03" file="2" linestart="159" lineend="159" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLiveStacksPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_9fdede3d2627677ab40c6844750815d6" file="2" linestart="160" lineend="160" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLiveVariablesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_805662537ecc93743120c0245852d990" file="2" linestart="161" lineend="161" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoaderPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_92ab1543f04323804790dec1b19a98df" file="2" linestart="162" lineend="162" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLocalStackSlotPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_88dc8a0a492ccd9017690e70c35e3650" file="2" linestart="163" lineend="163" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopDeletionPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_18abbdbac221af8995e4fcb7d138c4bc" file="2" linestart="164" lineend="164" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopExtractorPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8d298412f5d862f019fb00fc2ecff12e" file="2" linestart="165" lineend="165" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4edfc114408241cfaae20b25206cdb03" file="2" linestart="166" lineend="166" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopInstSimplifyPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_80493309efda592305cbeb386042c615" file="2" linestart="167" lineend="167" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopRotatePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5aa0862b62eee859876d5bb0fc04e4d1" file="2" linestart="168" lineend="168" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopSimplifyPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_037a626d07626a496311db01d946b0ae" file="2" linestart="169" lineend="169" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopStrengthReducePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_888d88b0c7386a5ef1f9be873844bbd9" file="2" linestart="170" lineend="170" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeGlobalMergePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_62407f36ca9cd59c3d76da384b13aa6d" file="2" linestart="171" lineend="171" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopRerollPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c85b184fc16adc772fb10d0bcd4ee799" file="2" linestart="172" lineend="172" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopUnrollPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ad3fd10e76171276e671ac12156bafbb" file="2" linestart="173" lineend="173" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopUnswitchPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_34b98e20aaef84a0482590a76251f038" file="2" linestart="174" lineend="174" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopIdiomRecognizePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8f699b8005db2e55ac80ff1745b3e1ad" file="2" linestart="175" lineend="175" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLowerAtomicPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_bc5e0cd730348bc758a63018c7dd7416" file="2" linestart="176" lineend="176" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLowerExpectIntrinsicPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5bab4d5a6a1ce14b7b5af8b86638f25a" file="2" linestart="177" lineend="177" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLowerIntrinsicsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5a0049b05719f7fd5adc90a926f7de21" file="2" linestart="178" lineend="178" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLowerInvokePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6b4ccf894b9c41c0d09abdb31f23826a" file="2" linestart="179" lineend="179" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLowerSwitchPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e30b5921e6650fe24bf22fcf0c3ba775" file="2" linestart="180" lineend="180" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineBlockFrequencyInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_3fe0c75e2910763ecab0b0b7a665890a" file="2" linestart="181" lineend="181" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineBlockPlacementPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_fde30d5aae882dcf08dcb7b3712db646" file="2" linestart="182" lineend="182" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineBlockPlacementStatsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_45ac7f688118ae4900d8b725bd3cea00" file="2" linestart="183" lineend="183" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineBranchProbabilityInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a50f34ca650836b02f75e058cbb3f6b6" file="2" linestart="184" lineend="184" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineCSEPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_cf9375b137ac08e67cf92cf0731c4159" file="2" linestart="185" lineend="185" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineDominatorTreePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_01769970d7f7aff3986844355240a4a3" file="2" linestart="186" lineend="186" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineDominanceFrontierPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_f6ad2e3a3ffad4c98dbb3f7f2a178c9d" file="2" linestart="187" lineend="187" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachinePostDominatorTreePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_fbc84ccbb478535ea79485584f8ea000" file="2" linestart="188" lineend="188" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineLICMPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4d5ae030521a1de476d7110eb1e260b2" file="2" linestart="189" lineend="189" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineLoopInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0e120ed79e50d20859f20b0ae5acdadf" file="2" linestart="190" lineend="190" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineModuleInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ce5c59e1c41a36e5ab0dd1aa95a33e08" file="2" linestart="191" lineend="191" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineRegionInfoPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_d63dd08161fe023ccab7cc961972b091" file="2" linestart="192" lineend="192" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineSchedulerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7bbeb6b4945845f342fe7393cb70f489" file="2" linestart="193" lineend="193" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineSinkingPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0c3f084f77f466cf4c31270bda2a49f5" file="2" linestart="194" lineend="194" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineTraceMetricsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_da5239110b2f13f6b01582a4001865dd" file="2" linestart="195" lineend="195" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineVerifierPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8f60755d6589635044f1a7396fcf63bb" file="2" linestart="196" lineend="196" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMemCpyOptPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ce94f77cedf22a1b226edc69e2c0cfde" file="2" linestart="197" lineend="197" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMemDepPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_de1f7338ceccc3b55e16bff0485bd1a4" file="2" linestart="198" lineend="198" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMemoryDependenceAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_2ac41556db14d5c8969ca65b2cb25f50" file="2" linestart="199" lineend="199" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMergedLoadStoreMotionPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e8fdd183fc9a9de83d6089c200dacf86" file="2" linestart="200" lineend="200" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMetaRenamerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_23641e5f635d2535c201c055ed6cd52d" file="2" linestart="201" lineend="201" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMergeFunctionsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4dfc5bbd16a042868f791cf54ae25cff" file="2" linestart="202" lineend="202" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeModuleDebugInfoPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6bebbf5b9bbfa298826e9cc48952974c" file="2" linestart="203" lineend="203" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeNoAAPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_26cfdfc526083e6304eeb14842f616bd" file="2" linestart="204" lineend="204" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCAliasAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_97ba01eddf9dc97be66e3f41793210a5" file="2" linestart="205" lineend="205" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCAPElimPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_99f16f5742fe9508f0a46fc1ace9b844" file="2" linestart="206" lineend="206" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCExpandPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ae4b3fe80c8d6d5eea8b71bd5199b4b2" file="2" linestart="207" lineend="207" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCContractPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5cd35338d4de37943463b5f76989d5f4" file="2" linestart="208" lineend="208" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeObjCARCOptPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0873e5af7a86df527066c70db7afb323" file="2" linestart="209" lineend="209" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeOptimizePHIsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_23a3f642de47516a11858ca6243e5964" file="2" linestart="210" lineend="210" access="none" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePartiallyInlineLibCallsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_76e31e069dc19ae918f2c930ad5925f0" file="2" linestart="211" lineend="211" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePEIPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_bf5d546003eb53b56cb849a6ec2fe9e7" file="2" linestart="212" lineend="212" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePHIEliminationPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_f84a7c09bf43b5b4d40a200fbf0e7c6e" file="2" linestart="213" lineend="213" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePartialInlinerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a8f9614e605915a6146baaf46d56840e" file="2" linestart="214" lineend="214" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePeepholeOptimizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e25b31c79b07503c25fc16964f10ac38" file="2" linestart="215" lineend="215" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostDomOnlyPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_aad9f3cd779a46542327daf4fe720d17" file="2" linestart="216" lineend="216" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostDomOnlyViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_06e1aaf4e184fe1ced4794a0f1f02d18" file="2" linestart="217" lineend="217" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostDomPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8236e41e6f1b225d499594c2214e932e" file="2" linestart="218" lineend="218" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostDomViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_43cbddc3e034dc0519d5259dca93cdd2" file="2" linestart="219" lineend="219" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostDominatorTreePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_9ed37548eb81ca3de8babc17f1b8af6c" file="2" linestart="220" lineend="220" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostRASchedulerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_40b4bc9a27e0565ba81448c4cd28dac2" file="2" linestart="221" lineend="221" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePostMachineSchedulerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4a78e2b76ba819492344bd576c1796e7" file="2" linestart="222" lineend="222" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePrintFunctionPassWrapperPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_458f67bff16529438aed554943cdde96" file="2" linestart="223" lineend="223" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePrintModulePassWrapperPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_642ba2cd04abdc73a5f9fed7951c5d7f" file="2" linestart="224" lineend="224" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePrintBasicBlockPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5309785c6121e5670b2dc14f109a892a" file="2" linestart="225" lineend="225" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeProcessImplicitDefsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e1ceb2531ed194f1e5e232cd25f711ac" file="2" linestart="226" lineend="226" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePromotePassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_1ee013766d5d78bfe1c6ce9479509506" file="2" linestart="227" lineend="227" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializePruneEHPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5012f48fc59e1fea3b99d0ae16aa144b" file="2" linestart="228" lineend="228" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeReassociatePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_137395b5d92c1efdd229704c769e9c2b" file="2" linestart="229" lineend="229" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegToMemPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7b6e7d6a286238a7dc75d20e6a2bd531" file="2" linestart="230" lineend="230" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegionInfoPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_ab3bdaae68ac5a8dcc0c1e6fc09d9791" file="2" linestart="231" lineend="231" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegionOnlyPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_89ccf311e4d53c3ff6f408bcbf583d12" file="2" linestart="232" lineend="232" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegionOnlyViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6fb8acba0d84cf97c3ac18a15751f437" file="2" linestart="233" lineend="233" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegionPrinterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_15546b1b2cfd399285a8e9b657be4a41" file="2" linestart="234" lineend="234" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegionViewerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_fd748ef5be6a3c909925300b6778fcec" file="2" linestart="235" lineend="235" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSCCPPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_9376251dd2dfd477063f6790667d6068" file="2" linestart="236" lineend="236" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSROAPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_fae5779e8e2bfe39dc4bae933327ad3d" file="2" linestart="237" lineend="237" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSROA_DTPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0f0c526fd9ac1552e99dc3f56289404c" file="2" linestart="238" lineend="238" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSROA_SSAUpPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5bdec5dbe4a1d80ea05dd91146bdb77e" file="2" linestart="239" lineend="239" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeScalarEvolutionAliasAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b9aa0cba8e8840c2b7c9e3cffe9b3009" file="2" linestart="240" lineend="240" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeScalarEvolutionPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e60976a214a1e40da7833f278a03f563" file="2" linestart="241" lineend="241" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSimpleInlinerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6d446e527b185e90fabd63b1100ba1b6" file="2" linestart="242" lineend="242" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeRegisterCoalescerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4026623bd621e2381d3bb71bea49d60e" file="2" linestart="243" lineend="243" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSingleLoopExtractorPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_64a06cc790f9fe65f8d12daddd1dd665" file="2" linestart="244" lineend="244" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSinkingPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_672531bc6c5880ca1115f5213bdc03ef" file="2" linestart="245" lineend="245" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSeparateConstOffsetFromGEPPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0437cae5b03ee5da32a1e08de56bccf9" file="2" linestart="246" lineend="246" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSlotIndexesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_22a694e209adfee0ebb0e3b5d6c8542f" file="2" linestart="247" lineend="247" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSpillPlacementPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b4ce10569603591934ddc511ee166daa" file="2" linestart="248" lineend="248" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStackProtectorPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_99ef132bcce646204dc122c492e57f81" file="2" linestart="249" lineend="249" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStackColoringPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_4e0c9f3d3eacfa6ed477217b869eed33" file="2" linestart="250" lineend="250" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStackSlotColoringPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7d8ac76bce0039d72d5acac909112738" file="2" linestart="251" lineend="251" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStripDeadDebugInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_8794a9e390ca994f602230d57e711573" file="2" linestart="252" lineend="252" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStripDeadPrototypesPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_9cc5ad0209ad1dc415f6f4bc1d6860a3" file="2" linestart="253" lineend="253" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStripDebugDeclarePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7824df484e3a06d39ff2491b9d9375c0" file="2" linestart="254" lineend="254" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStripNonDebugSymbolsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_7fc8e3352bb4b1179f02b25f3b19fc01" file="2" linestart="255" lineend="255" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStripSymbolsPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_57a04a248518b4a960613166dd851348" file="2" linestart="256" lineend="256" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTailCallElimPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_b3a737bfe0c998cb5339af703dd863e7" file="2" linestart="257" lineend="257" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTailDuplicatePassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_36c326ece8bbb3100c8ab7ae044374cb" file="2" linestart="258" lineend="258" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTargetPassConfigPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_c17f4518b30a426cb9bca380b482917f" file="2" linestart="259" lineend="259" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeDataLayoutPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_baf57777d5c8d659593a980e5699e54e" file="2" linestart="260" lineend="260" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTargetTransformInfoAnalysisGroup" id="b15ad3eb34839354b1cf0cb49b2c46c1_a82241dfe67573a008474d5f10d11833" file="2" linestart="261" lineend="261" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeNoTTIPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a28a41eb13b88e4c7dbc3cfd0b07ff00" file="2" linestart="262" lineend="262" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTargetLibraryInfoPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a8b584450ac166f718d0dd7725dfb6a3" file="2" linestart="263" lineend="263" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTwoAddressInstructionPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0cc9f20bb7bddcf299dfa8f3c1556766" file="2" linestart="264" lineend="264" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeTypeBasedAliasAnalysisPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_29dca6c520ce224d297817457d3eb1a9" file="2" linestart="265" lineend="265" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeScopedNoAliasAAPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_d7ba57e657f1a5b5e1879c44f2d12a83" file="2" linestart="266" lineend="266" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeUnifyFunctionExitNodesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_f9a7be8aad81430e96d80cc17a62105c" file="2" linestart="267" lineend="267" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeUnreachableBlockElimPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_2c0dd50e4df6f489766b370a5726f453" file="2" linestart="268" lineend="268" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeUnreachableMachineBlockElimPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_0993c26df69598d322de2bb3291cc74a" file="2" linestart="269" lineend="269" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeVerifierLegacyPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_94c932c06e81e442a28942ff15a3578f" file="2" linestart="270" lineend="270" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeVirtRegMapPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_e952b3049d895a85a89dbea8176ea511" file="2" linestart="271" lineend="271" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeVirtRegRewriterPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_283d57848683df8e34e7a19f3242c324" file="2" linestart="272" lineend="272" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeInstSimplifierPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_22607c6e9800587e3e92adc6f00b709e" file="2" linestart="273" lineend="273" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeUnpackMachineBundlesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_f5d030b1783231156c4495fefaedd0af" file="2" linestart="274" lineend="274" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeFinalizeMachineBundlesPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_6387f44631a426dda4ae8aa0699edeea" file="2" linestart="275" lineend="275" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoopVectorizePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_3c3c361818b9d5dd8d08d2bd7cc82705" file="2" linestart="276" lineend="276" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSLPVectorizerPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_33b21db256096da6f8826f6bff08a5d2" file="2" linestart="277" lineend="277" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeBBVectorizePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_beaab00f618081812a0a41dac31b927e" file="2" linestart="278" lineend="278" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeMachineFunctionPrinterPassPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5ed1401e9f26eb0488ed7a2d4c4799f4" file="2" linestart="279" lineend="279" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeStackMapLivenessPass" id="b15ad3eb34839354b1cf0cb49b2c46c1_5ea4f3494d8e11b19b81d561c21c720d" file="2" linestart="280" lineend="280" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeLoadCombinePass" id="b15ad3eb34839354b1cf0cb49b2c46c1_a71aa83d1c71e9954b44e2249d7aa6e8" file="2" linestart="281" lineend="281" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="15f96e567384cc82fb02c044eb09e2ff_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="23" lineend="23"/>
<v name="NumPHICycles" proto="llvm::Statistic" id="15f96e567384cc82fb02c044eb09e2ff_5dcd30ae9b60eb95c6ecc05be25a53a2" file="1" linestart="27" lineend="27" storage="static" init="true" access2="none">
<ety>
<rt>
<cr id="8185a048b373f3ad81236738e85d23ad_0b176c4534fe11d3d36c4ba4a9d20603"/>
</rt>
</ety>
<Stmt>
<il lb="27" cb="1" le="27" ce="1">
<exp pvirg="true"/>
<n32 lb="27" cb="1">
<n52 lb="27" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="27" cb="1">
<n52 lb="27" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="27" cb="1">
<n45 lb="27" cb="1">
<flit/>
</n45>
</n32>
<n32 lb="27" cb="1">
<n45 lb="27" cb="1"/>
</n32>
</il>

</Stmt>
</v>
<v name="NumDeadPHICycles" proto="llvm::Statistic" id="15f96e567384cc82fb02c044eb09e2ff_48984f5af3409f2b67a6debe978821c4" file="1" linestart="28" lineend="28" storage="static" init="true" access2="none">
<ety>
<rt>
<cr id="8185a048b373f3ad81236738e85d23ad_0b176c4534fe11d3d36c4ba4a9d20603"/>
</rt>
</ety>
<Stmt>
<il lb="28" cb="1" le="28" ce="1">
<exp pvirg="true"/>
<n32 lb="28" cb="1">
<n52 lb="28" cb="1"/>
</n32>
<n32 lb="28" cb="1">
<n52 lb="28" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="28" cb="1">
<n45 lb="28" cb="1"/>
</n32>
<n32 lb="28" cb="1">
<n45 lb="28" cb="1"/>
</n32>
</il>

</Stmt>
</v>
<ns name="" id="15f96e567384cc82fb02c044eb09e2ff_43bdcff846069eec8f780891b4754c4e" file="1" linestart="30" lineend="57">
<cr namespace="anonymous_namespace{optimizephis.cpp}" access="none" depth="3" kind="class" name="OptimizePHIs" id="15f96e567384cc82fb02c044eb09e2ff_9d3a1e81423263b531dbdb7af3949648" file="1" linestart="31" lineend="56">
<base access="public">
<rt>
<cr id="76fdd02034ba5b9263bf1be865e9c7f6_96819381490f736e22cf504e136c5258"/>
</rt>
</base>
<cr access="public" kind="class" name="OptimizePHIs" id="15f96e567384cc82fb02c044eb09e2ff_d1116e13b81df93874dcfdfc120dbe96" file="1" linestart="31" lineend="31"/>
<fl name="MRI" id="15f96e567384cc82fb02c044eb09e2ff_a486526984ec4895ddf8934df6e35b78" file="1" linestart="32" lineend="32" isPtr="true" isLiteral="true" access="private" proto="llvm::MachineRegisterInfo *">
<pt>
<rt>
<cr id="ee4673395519b9f405c4d99dd06fa84f_a0d7fc88e3b2a6a7c0a857dd0e66c59b"/>
</rt>
</pt>
</fl>
<fl name="TII" id="15f96e567384cc82fb02c044eb09e2ff_6481d9028c9e145fe82a7d393a816567" file="1" linestart="33" lineend="33" isPtr="true" isLiteral="true" access="private" proto="const llvm::TargetInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_b2b5c0419910194f0db2c9f0b04e3ba2"/>
</rt>
</QualType>
</pt>
</fl>
<Decl access="public"/>
<v name="ID" proto="char" isLiteral="true" isPrimitive="true" id="15f96e567384cc82fb02c044eb09e2ff_4ca12428ba755d99cacf8980ebd8986f" file="1" linestart="36" lineend="36" storage="static" access2="public">
<bt name="char"/>
<Stmt>

</Stmt>
</v>
<c name="OptimizePHIs" id="15f96e567384cc82fb02c044eb09e2ff_35692ef6b726dda363078af7e32d72c8" file="1" linestart="37" lineend="39" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<BaseInit>
<n10 lb="37" cb="22" le="37" ce="44">
<typeptr id="76fdd02034ba5b9263bf1be865e9c7f6_a3165b08feba5b64e55f284c5cab00d8"/>
<temp/>
<drx lb="37" cb="42" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_4ca12428ba755d99cacf8980ebd8986f" nm="ID"/>
</n10>

</BaseInit>
<Stmt>
<u lb="37" cb="46" le="39" ce="5">
<ce lb="38" cb="7" le="38" ce="66" nbparm="1" id="b15ad3eb34839354b1cf0cb49b2c46c1_23a3f642de47516a11858ca6243e5964">
<exp pvirg="true"/>
<n32 lb="38" cb="7">
<drx lb="38" cb="7" kind="lvalue" id="b15ad3eb34839354b1cf0cb49b2c46c1_23a3f642de47516a11858ca6243e5964" nm="initializeOptimizePHIsPass"/>
</n32>
<uo lb="38" cb="34" le="38" ce="65" kind="*">
<ce lb="38" cb="35" le="38" ce="65" nbparm="0" id="0c9e7422af8769868a6271eb855b6b1b_919a4c5d2af8b46ac7d5e74f748bf7b1">
<exp pvirg="true"/>
<n32 lb="38" cb="35" le="38" ce="49">
<drx lb="38" cb="35" le="38" ce="49" kind="lvalue" id="0c9e7422af8769868a6271eb855b6b1b_919a4c5d2af8b46ac7d5e74f748bf7b1" nm="getPassRegistry"/>
</n32>
</ce>
</uo>
</ce>
</u>

</Stmt>
</c>
<m name="runOnMachineFunction" id="15f96e567384cc82fb02c044eb09e2ff_fb3a74ddb8bc0945a6cb882f5bc725c4" file="1" linestart="41" lineend="41" access="public" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getAnalysisUsage" id="15f96e567384cc82fb02c044eb09e2ff_92616aa50344221baec6f3b1e383494c" file="1" linestart="43" lineend="46" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="AU" proto="llvm::AnalysisUsage &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="e2ee815f7fb795c8002b719045de8d96_4ba387d5241cfbf857d1c43e0f28af1f"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="43" cb="61" le="46" ce="5">
<mce lb="44" cb="7" le="44" ce="26" nbparm="0" id="e2ee815f7fb795c8002b719045de8d96_b668fe120ef7fab483f77730ed42ebf0">
<exp pvirg="true"/>
<mex lb="44" cb="7" le="44" ce="10" id="e2ee815f7fb795c8002b719045de8d96_b668fe120ef7fab483f77730ed42ebf0" nm="setPreservesCFG" point="1">
<drx lb="44" cb="7" kind="lvalue" nm="AU"/>
</mex>
</mce>
<mce lb="45" cb="7" le="45" ce="47" nbparm="1" id="76fdd02034ba5b9263bf1be865e9c7f6_9e3ae6eaaee3fbfc5e73d60104ecd661">
<exp pvirg="true"/>
<mex lb="45" cb="7" le="45" ce="28" id="76fdd02034ba5b9263bf1be865e9c7f6_9e3ae6eaaee3fbfc5e73d60104ecd661" nm="getAnalysisUsage" arrow="1">
<n32 lb="45" cb="28">
<n32 lb="45" cb="28">
<n19 lb="45" cb="28"/>
</n32>
</n32>
</mex>
<drx lb="45" cb="45" kind="lvalue" nm="AU"/>
</mce>
</u>

</Stmt>
</m>
<Decl access="private"/>
<tyd name="InstrSet" id="15f96e567384cc82fb02c044eb09e2ff_1112e4b1bf25e1b6cee346437450cfcc" file="1" linestart="49" lineend="49">
<tss>
<templatebase id="4cb81c1a75502aa47f270fb417a47ca1_145cac5a7ed31480a4602af4491c0d6a"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>
<n45 lb="49" cb="40">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</tyd>
<tyd name="InstrSetIterator" id="15f96e567384cc82fb02c044eb09e2ff_30064835961b49933c49727e42b3a99c" file="1" linestart="50" lineend="50">
<tss>
<templatebase id="4cb81c1a75502aa47f270fb417a47ca1_48c142a8356352b98323cea6d98ab374"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</tyd>
<m name="IsSingleValuePHICycle" id="15f96e567384cc82fb02c044eb09e2ff_2afe86531ab3b6737361d028704e05dc" file="1" linestart="52" lineend="53" access="private" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SingleValReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="PHIsInCycle" proto="InstrSet &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<tss>
<templatebase id="4cb81c1a75502aa47f270fb417a47ca1_145cac5a7ed31480a4602af4491c0d6a"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>
<n45 lb="49" cb="40">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="IsDeadPHICycle" id="15f96e567384cc82fb02c044eb09e2ff_da37a936029ca0c0a041d2b43c3497e2" file="1" linestart="54" lineend="54" access="private" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PHIsInCycle" proto="InstrSet &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<tss>
<templatebase id="4cb81c1a75502aa47f270fb417a47ca1_145cac5a7ed31480a4602af4491c0d6a"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>
<n45 lb="49" cb="40">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="OptimizeBB" id="15f96e567384cc82fb02c044eb09e2ff_58009f1074f5288988777b1ac5406468" file="1" linestart="55" lineend="55" access="private" hasbody="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="15f96e567384cc82fb02c044eb09e2ff_f2aea8e9dba34dccb0070577e70f5ffb" file="1" linestart="31" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="&lt;anonymous&gt;::OptimizePHIs &amp;">
<lrf>
<rt>
<cr id="15f96e567384cc82fb02c044eb09e2ff_9d3a1e81423263b531dbdb7af3949648"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::OptimizePHIs &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="15f96e567384cc82fb02c044eb09e2ff_9d3a1e81423263b531dbdb7af3949648"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~OptimizePHIs" id="15f96e567384cc82fb02c044eb09e2ff_c9f0ea9858a933ef70fc98d583482f7f" file="1" linestart="31" lineend="31" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="31" cb="9"/>

</Stmt>
</d>
<c name="OptimizePHIs" id="15f96e567384cc82fb02c044eb09e2ff_e2bae424e65f4f218ae7f18574c448fa" file="1" linestart="31" lineend="31" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const &lt;anonymous&gt;::OptimizePHIs &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="15f96e567384cc82fb02c044eb09e2ff_9d3a1e81423263b531dbdb7af3949648"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<v name="ID" proto="char" isLiteral="true" isPrimitive="true" id="15f96e567384cc82fb02c044eb09e2ff_4ca12428ba755d99cacf8980ebd8986f" file="1" linestart="59" lineend="59" previous="15f96e567384cc82fb02c044eb09e2ff_4ca12428ba755d99cacf8980ebd8986f" storage="static" init="true" access2="public">
<bt name="char"/>
<Stmt>
<n32 lb="59" cb="25">
<n45 lb="59" cb="25">
<flit/>
</n45>
</n32>

</Stmt>
</v>
<v namespace="llvm" name="OptimizePHIsID" proto="char &amp;" isRef="true" isLiteral="true" id="15f96e567384cc82fb02c044eb09e2ff_3e6b91a1384d624c74bc88d826661879" file="1" linestart="60" lineend="60" previous="e9864f37b507319dbba5c806f7b7d57d_3e6b91a1384d624c74bc88d826661879" init="true" access2="none">
<lrf>
<bt name="char"/>
</lrf>
<Stmt>
<drx lb="60" cb="30" le="60" ce="44" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_4ca12428ba755d99cacf8980ebd8986f" nm="ID"/>

</Stmt>
</v>
<f name="initializeOptimizePHIsPassOnce" id="15f96e567384cc82fb02c044eb09e2ff_a8d9192f1d1b20c5d9fe5f7c777893e3" file="1" linestart="61" lineend="61" access="none" storage="static" hasbody="true" isdef="true">
<fpt proto="void *">
<pt>
<bt name="void"/>
</pt>
</fpt>
<p name="Registry" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="61" cb="1" le="61" ce="1">
<dst lb="61" cb="1" le="61" ce="1">
<exp pvirg="true"/>
<Var nm="PI">
<pt>
<rt>
<cr id="56a2ed46996833ffb2fcd2bcfc4de7da_871ba1a783ef83d94faa1d7667daeea9"/>
</rt>
</pt>
<new lb="61" cb="1" le="61" ce="1">
<typeptr id="56a2ed46996833ffb2fcd2bcfc4de7da_b7057e8093b8ac7104005892a3d4b641"/>
<exp pvirg="true"/>
<n10 lb="61" cb="1" le="61" ce="1">
<typeptr id="56a2ed46996833ffb2fcd2bcfc4de7da_b7057e8093b8ac7104005892a3d4b641"/>
<temp/>
<n32 lb="61" cb="1">
<n52 lb="61" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="61" cb="1">
<n52 lb="61" cb="1">
<slit/>
</n52>
</n32>
<n32 lb="61" cb="1" le="61" ce="1">
<uo lb="61" cb="1" le="61" ce="1" kind="&amp;">
<drx lb="61" cb="1" le="61" ce="1" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_4ca12428ba755d99cacf8980ebd8986f" nm="ID"/>
</uo>
</n32>
<n26 lb="61" cb="1" le="61" ce="1">
<n32 lb="61" cb="1" le="61" ce="1">
<drx lb="61" cb="1" le="61" ce="1" kind="lvalue" id="bc169017cef5332ffeae4d14bcc42773_3e11500041fa228b07872e5f30421f77" nm="callDefaultCtor">
<template_arguments>
<rt>
<cr id="15f96e567384cc82fb02c044eb09e2ff_9d3a1e81423263b531dbdb7af3949648"/>
</rt>
</template_arguments>
</drx>
</n32>
</n26>
<n9 lb="61" cb="1"/>
<n9 lb="61" cb="1"/>
<n12>
<exp pvirg="true"/>
</n12>
</n10>
</new>
</Var>
</dst>
<mce lb="61" cb="1" le="61" ce="1" nbparm="2" id="0c9e7422af8769868a6271eb855b6b1b_322db4c88754c38b03595267c44c807d">
<exp pvirg="true"/>
<mex lb="61" cb="1" le="61" ce="1" id="0c9e7422af8769868a6271eb855b6b1b_322db4c88754c38b03595267c44c807d" nm="registerPass" point="1">
<drx lb="61" cb="1" kind="lvalue" nm="Registry"/>
</mex>
<n32 lb="61" cb="1" le="61" ce="1">
<uo lb="61" cb="1" le="61" ce="1" kind="*">
<n32 lb="61" cb="1">
<drx lb="61" cb="1" kind="lvalue" nm="PI"/>
</n32>
</uo>
</n32>
<n9 lb="61" cb="1"/>
</mce>
<rx lb="61" cb="1" le="61" ce="1" pvirg="true">
<n32 lb="61" cb="1">
<n32 lb="61" cb="1">
<drx lb="61" cb="1" kind="lvalue" nm="PI"/>
</n32>
</n32>
</rx>
</u>

</Stmt>
</f>
<f namespace="llvm" name="initializeOptimizePHIsPass" id="15f96e567384cc82fb02c044eb09e2ff_23a3f642de47516a11858ca6243e5964" file="1" linestart="61" lineend="61" previous="b15ad3eb34839354b1cf0cb49b2c46c1_23a3f642de47516a11858ca6243e5964" access="none" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="Registry" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="61" cb="1" le="61" ce="1">
<dst lb="61" cb="1" le="61" ce="1">
<exp pvirg="true"/>
<Var nm="initialized" static="true" value="true" vstr="static">
<QualType volatile="true">
<ety>
<Tdef>
<bt name="long"/>
</Tdef>
</ety>
</QualType>
<n32 lb="61" cb="1">
<n45 lb="61" cb="1">
<flit/>
</n45>
</n32>
</Var>
</dst>
<dst lb="61" cb="1" le="61" ce="1">
<exp pvirg="true"/>
<Var nm="old_val" value="true">
<ety>
<Tdef>
<bt name="long"/>
</Tdef>
</ety>
<ce lb="61" cb="1" le="61" ce="1" nbparm="3" id="b885c31899bebfbb193da4fdbe948252_1fe3034f4acbfea2fd0474f72c6b7a13">
<exp pvirg="true"/>
<n32 lb="61" cb="1" le="61" ce="1">
<drx lb="61" cb="1" le="61" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_1fe3034f4acbfea2fd0474f72c6b7a13" nm="CompareAndSwap"/>
</n32>
<uo lb="61" cb="1" le="61" ce="1" kind="&amp;">
<drx lb="61" cb="1" kind="lvalue" nm="initialized"/>
</uo>
<n32 lb="61" cb="1">
<n45 lb="61" cb="1">
<flit/>
</n45>
</n32>
<n32 lb="61" cb="1">
<n45 lb="61" cb="1"/>
</n32>
</ce>
</Var>
</dst>
<if lb="61" cb="1" le="61" ce="1" else="true" elselb="61" elsecb="1">
<xop lb="61" cb="1" le="61" ce="1" kind="==">
<n32 lb="61" cb="1">
<drx lb="61" cb="1" kind="lvalue" nm="old_val"/>
</n32>
<n32 lb="61" cb="1">
<n45 lb="61" cb="1"/>
</n32>
</xop>
<u lb="61" cb="1" le="61" ce="1">
<ce lb="61" cb="1" le="61" ce="1" nbparm="1" id="15f96e567384cc82fb02c044eb09e2ff_a8d9192f1d1b20c5d9fe5f7c777893e3">
<exp pvirg="true"/>
<n32 lb="61" cb="1">
<drx lb="61" cb="1" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_a8d9192f1d1b20c5d9fe5f7c777893e3" nm="initializeOptimizePHIsPassOnce"/>
</n32>
<drx lb="61" cb="1" kind="lvalue" nm="Registry"/>
</ce>
<ce lb="61" cb="1" le="61" ce="1" nbparm="0" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741">
<exp pvirg="true"/>
<n32 lb="61" cb="1" le="61" ce="1">
<drx lb="61" cb="1" le="61" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741" nm="MemoryFence"/>
</n32>
</ce>
<ce lb="61" cb="1" le="61" ce="1" nbparm="2" id="ed7b9445b469189b6a8b85c4bc2e9c99_677e37d4397c6a97ed29a78b0e96beb4">
<exp pvirg="true"/>
<n32 lb="61" cb="1">
<drx lb="61" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_677e37d4397c6a97ed29a78b0e96beb4" nm="AnnotateIgnoreWritesBegin"/>
</n32>
<n32 lb="61" cb="1">
<n52 lb="61" cb="1">
<slit/>
</n52>
</n32>
<n45 lb="61" cb="1">
<flit/>
</n45>
</ce>
<ce lb="61" cb="1" le="61" ce="1" nbparm="3" id="ed7b9445b469189b6a8b85c4bc2e9c99_dad3de94d6248b640eb1740465f5fe34">
<exp pvirg="true"/>
<n32 lb="61" cb="1">
<drx lb="61" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_dad3de94d6248b640eb1740465f5fe34" nm="AnnotateHappensBefore"/>
</n32>
<n32 lb="61" cb="1">
<n52 lb="61" cb="1"/>
</n32>
<n45 lb="61" cb="1"/>
<n32 lb="61" cb="1" le="61" ce="1">
<uo lb="61" cb="1" le="61" ce="1" kind="&amp;">
<drx lb="61" cb="1" kind="lvalue" nm="initialized"/>
</uo>
</n32>
</ce>
<xop lb="61" cb="1" le="61" ce="1" kind="=">
<drx lb="61" cb="1" kind="lvalue" nm="initialized"/>
<n32 lb="61" cb="1">
<n45 lb="61" cb="1">
<flit/>
</n45>
</n32>
</xop>
<ce lb="61" cb="1" le="61" ce="1" nbparm="2" id="ed7b9445b469189b6a8b85c4bc2e9c99_8ed2984538224e9a8356a3c92e85665a">
<exp pvirg="true"/>
<n32 lb="61" cb="1">
<drx lb="61" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_8ed2984538224e9a8356a3c92e85665a" nm="AnnotateIgnoreWritesEnd"/>
</n32>
<n32 lb="61" cb="1">
<n52 lb="61" cb="1"/>
</n32>
<n45 lb="61" cb="1"/>
</ce>
</u>
<u lb="61" cb="1" le="61" ce="1">
<dst lb="61" cb="1" le="61" ce="1">
<exp pvirg="true"/>
<Var nm="tmp" value="true">
<ety>
<Tdef>
<bt name="long"/>
</Tdef>
</ety>
<n32 lb="61" cb="1">
<drx lb="61" cb="1" kind="lvalue" nm="initialized"/>
</n32>
</Var>
</dst>
<ce lb="61" cb="1" le="61" ce="1" nbparm="0" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741">
<exp pvirg="true"/>
<n32 lb="61" cb="1" le="61" ce="1">
<drx lb="61" cb="1" le="61" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741" nm="MemoryFence"/>
</n32>
</ce>
<wy lb="61" cb="1" le="61" ce="1">
<xop lb="61" cb="1" le="61" ce="1" kind="!=">
<n32 lb="61" cb="1">
<drx lb="61" cb="1" kind="lvalue" nm="tmp"/>
</n32>
<n32 lb="61" cb="1">
<n45 lb="61" cb="1"/>
</n32>
</xop>
<u lb="61" cb="1" le="61" ce="1">
<xop lb="61" cb="1" le="61" ce="1" kind="=">
<drx lb="61" cb="1" kind="lvalue" nm="tmp"/>
<n32 lb="61" cb="1">
<drx lb="61" cb="1" kind="lvalue" nm="initialized"/>
</n32>
</xop>
<ce lb="61" cb="1" le="61" ce="1" nbparm="0" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741">
<exp pvirg="true"/>
<n32 lb="61" cb="1" le="61" ce="1">
<drx lb="61" cb="1" le="61" ce="1" kind="lvalue" id="b885c31899bebfbb193da4fdbe948252_5ee615696ee61b1f289ab6ba913a1741" nm="MemoryFence"/>
</n32>
</ce>
</u>
</wy>
</u>
</if>
<ce lb="61" cb="1" le="61" ce="1" nbparm="3" id="ed7b9445b469189b6a8b85c4bc2e9c99_bf74141393a44929d39a524bba77062e">
<exp pvirg="true"/>
<n32 lb="61" cb="1">
<drx lb="61" cb="1" kind="lvalue" id="ed7b9445b469189b6a8b85c4bc2e9c99_bf74141393a44929d39a524bba77062e" nm="AnnotateHappensAfter"/>
</n32>
<n32 lb="61" cb="1">
<n52 lb="61" cb="1"/>
</n32>
<n45 lb="61" cb="1"/>
<n32 lb="61" cb="1" le="61" ce="1">
<uo lb="61" cb="1" le="61" ce="1" kind="&amp;">
<drx lb="61" cb="1" kind="lvalue" nm="initialized"/>
</uo>
</n32>
</ce>
</u>

</Stmt>
</f>
<m name="runOnMachineFunction" id="15f96e567384cc82fb02c044eb09e2ff_fb3a74ddb8bc0945a6cb882f5bc725c4" file="1" linestart="64" lineend="80" previous="15f96e567384cc82fb02c044eb09e2ff_fb3a74ddb8bc0945a6cb882f5bc725c4" access="public" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="Fn" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="64" cb="62" le="80" ce="1">
<if lb="65" cb="3" le="66" ce="12">
<mce lb="65" cb="7" le="65" ce="44" nbparm="1" id="869eb5281cbe4bbe9c04eddc6bf80c98_939a0df23595ce96feca3556844f7af7">
<exp pvirg="true"/>
<mex lb="65" cb="7" id="869eb5281cbe4bbe9c04eddc6bf80c98_939a0df23595ce96feca3556844f7af7" nm="skipOptnoneFunction" arrow="1">
<n32 lb="65" cb="7">
<n19 lb="65" cb="7"/>
</n32>
</mex>
<uo lb="65" cb="27" le="65" ce="43" kind="*">
<mce lb="65" cb="28" le="65" ce="43" nbparm="0" id="895a66b41661e915ba6854da2359580f_5febb007fe1552119e5d25cdd3d2184e">
<exp pvirg="true"/>
<mex lb="65" cb="28" le="65" ce="31" id="895a66b41661e915ba6854da2359580f_5febb007fe1552119e5d25cdd3d2184e" nm="getFunction" point="1">
<n32 lb="65" cb="28">
<drx lb="65" cb="28" kind="lvalue" nm="Fn"/>
</n32>
</mex>
</mce>
</uo>
</mce>
<rx lb="66" cb="5" le="66" ce="12" pvirg="true">
<n9 lb="66" cb="12"/>
</rx>
</if>
<xop lb="68" cb="3" le="68" ce="24" kind="=">
<mex lb="68" cb="3" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_a486526984ec4895ddf8934df6e35b78" nm="MRI" arrow="1">
<n19 lb="68" cb="3"/>
</mex>
<uo lb="68" cb="9" le="68" ce="24" kind="&amp;">
<mce lb="68" cb="10" le="68" ce="24" nbparm="0" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a">
<exp pvirg="true"/>
<mex lb="68" cb="10" le="68" ce="13" id="895a66b41661e915ba6854da2359580f_77135d4ac9b15f124001c7a2c599082a" nm="getRegInfo" point="1">
<drx lb="68" cb="10" kind="lvalue" nm="Fn"/>
</mex>
</mce>
</uo>
</xop>
<xop lb="69" cb="3" le="69" ce="37" kind="=">
<mex lb="69" cb="3" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_6481d9028c9e145fe82a7d393a816567" nm="TII" arrow="1">
<n19 lb="69" cb="3"/>
</mex>
<mce lb="69" cb="9" le="69" ce="37" nbparm="0" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484">
<exp pvirg="true"/>
<mex lb="69" cb="9" le="69" ce="24" id="d4e05c6b0f4f04a6e13045c31301b1c4_9ac0efd7b518eac2413ab94a85ff1484" nm="getInstrInfo" point="1">
<mce lb="69" cb="9" le="69" ce="22" nbparm="0" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811">
<exp pvirg="true"/>
<mex lb="69" cb="9" le="69" ce="12" id="895a66b41661e915ba6854da2359580f_27178af8c222022ec0fa7dfb5c0dc811" nm="getTarget" point="1">
<n32 lb="69" cb="9">
<drx lb="69" cb="9" kind="lvalue" nm="Fn"/>
</n32>
</mex>
</mce>
</mex>
</mce>
</xop>
<dst lb="75" cb="3" le="75" ce="23">
<exp pvirg="true"/>
<Var nm="Changed" value="true">
<bt name="bool"/>
<n9 lb="75" cb="18"/>
</Var>
</dst>
<fx lb="76" cb="3" le="77" ce="29">
<dst lb="76" cb="8" le="76" ce="62">
<exp pvirg="true"/>
<Var nm="I" value="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="76" cb="38" le="76" ce="47">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="76" cb="38" le="76" ce="47">
<exp pvirg="true"/>
<mce lb="76" cb="38" le="76" ce="47" nbparm="0" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227">
<exp pvirg="true"/>
<mex lb="76" cb="38" le="76" ce="41" id="895a66b41661e915ba6854da2359580f_6f393e3b748bb01247dab39217b84227" nm="begin" point="1">
<drx lb="76" cb="38" kind="lvalue" nm="Fn"/>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
<n10 lb="76" cb="54" le="76" ce="61">
<typeptr id="cf80d347400835f00b932d17946e2cd9_5f545096e76526fd3963080212590ebf">
<template_arguments>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="76" cb="54" le="76" ce="61">
<exp pvirg="true"/>
<mce lb="76" cb="54" le="76" ce="61" nbparm="0" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b">
<exp pvirg="true"/>
<mex lb="76" cb="54" le="76" ce="57" id="895a66b41661e915ba6854da2359580f_e786cda3031f80ec33199bbe8b3a7a1b" nm="end" point="1">
<drx lb="76" cb="54" kind="lvalue" nm="Fn"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="76" cb="64" le="76" ce="69" nbparm="2" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb">
<exp pvirg="true"/>
<n32 lb="76" cb="66">
<drx lb="76" cb="66" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_da43cf8267ec7187b6ac881e758aa4fb" nm="operator!="/>
</n32>
<n32 lb="76" cb="64">
<drx lb="76" cb="64" kind="lvalue" nm="I"/>
</n32>
<n32 lb="76" cb="69">
<drx lb="76" cb="69" kind="lvalue" nm="E"/>
</n32>
</ocx>
<ocx lb="76" cb="72" le="76" ce="74" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3">
<exp pvirg="true"/>
<n32 lb="76" cb="72">
<drx lb="76" cb="72" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_61cd7891a14162daaa7e31f01c6bb7c3" nm="operator++"/>
</n32>
<drx lb="76" cb="74" kind="lvalue" nm="I"/>
</ocx>
<cao lb="77" cb="5" le="77" ce="29" kind="|=">
<drx lb="77" cb="5" kind="lvalue" nm="Changed"/>
<n32 lb="77" cb="16" le="77" ce="29">
<mce lb="77" cb="16" le="77" ce="29" nbparm="1" id="15f96e567384cc82fb02c044eb09e2ff_58009f1074f5288988777b1ac5406468">
<exp pvirg="true"/>
<mex lb="77" cb="16" id="15f96e567384cc82fb02c044eb09e2ff_58009f1074f5288988777b1ac5406468" nm="OptimizeBB" arrow="1">
<n19 lb="77" cb="16"/>
</mex>
<ocx lb="77" cb="27" le="77" ce="28" nbparm="1" id="cf80d347400835f00b932d17946e2cd9_088e5180743dc255d5314e124459729a">
<exp pvirg="true"/>
<n32 lb="77" cb="27">
<drx lb="77" cb="27" kind="lvalue" id="cf80d347400835f00b932d17946e2cd9_088e5180743dc255d5314e124459729a" nm="operator*"/>
</n32>
<n32 lb="77" cb="28">
<drx lb="77" cb="28" kind="lvalue" nm="I"/>
</n32>
</ocx>
</mce>
</n32>
</cao>
</fx>
<rx lb="79" cb="3" le="79" ce="10" pvirg="true">
<n32 lb="79" cb="10">
<drx lb="79" cb="10" kind="lvalue" nm="Changed"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="IsSingleValuePHICycle" id="15f96e567384cc82fb02c044eb09e2ff_2afe86531ab3b6737361d028704e05dc" file="1" linestart="87" lineend="128" previous="15f96e567384cc82fb02c044eb09e2ff_2afe86531ab3b6737361d028704e05dc" access="private" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="SingleValReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="PHIsInCycle" proto="InstrSet &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<tss>
<templatebase id="4cb81c1a75502aa47f270fb417a47ca1_145cac5a7ed31480a4602af4491c0d6a"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>
<n45 lb="49" cb="40">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="89" cb="65" le="128" ce="1">
<ocast lb="90" cb="3" le="90" ce="3">
<bt name="void"/>
<n46 lb="90" cb="3" le="90" ce="3">
<exp pvirg="true"/>
<xop lb="90" cb="3" le="90" ce="3" kind="||">
<n46 lb="90" cb="3" le="90" ce="3">
<exp pvirg="true"/>
<uo lb="90" cb="3" le="90" ce="3" kind="!">
<uo lb="90" cb="3" le="90" ce="3" kind="!">
<n46 lb="90" cb="3" le="90" ce="3">
<exp pvirg="true"/>
<xop lb="90" cb="3" le="90" ce="3" kind="&amp;&amp;">
<mce lb="90" cb="3" le="90" ce="3" nbparm="0" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3">
<exp pvirg="true"/>
<mex lb="90" cb="3" le="90" ce="3" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3" nm="isPHI" arrow="1">
<n32 lb="90" cb="3">
<n32 lb="90" cb="3">
<drx lb="90" cb="3" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
<n32 lb="90" cb="3">
<n32 lb="90" cb="3">
<n52 lb="90" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="90" cb="3" le="90" ce="3">
<n46 lb="90" cb="3" le="90" ce="3">
<exp pvirg="true"/>
<xop lb="90" cb="3" le="90" ce="3" kind=",">
<ce lb="90" cb="3" le="90" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="90" cb="3">
<drx lb="90" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="90" cb="3">
<n52 lb="90" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="90" cb="3">
<n52 lb="90" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="90" cb="3">
<n45 lb="90" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="90" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="91" cb="3" le="91" ce="47">
<exp pvirg="true"/>
<Var nm="DstReg" value="true">
<bt name="unsigned int"/>
<mce lb="91" cb="21" le="91" ce="46" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="91" cb="21" le="91" ce="39" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="91" cb="21" le="91" ce="37">
<mce lb="91" cb="21" le="91" ce="37" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="91" cb="21" le="91" ce="25" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="91" cb="21">
<drx lb="91" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="91" cb="36">
<n45 lb="91" cb="36"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="94" cb="3" le="95" ce="12">
<uo lb="94" cb="7" le="94" ce="29" kind="!">
<mce lb="94" cb="8" le="94" ce="29" nbparm="1" id="4cb81c1a75502aa47f270fb417a47ca1_1ed49bf4972f41e9d77945c8c8a0b246">
<exp pvirg="true"/>
<mex lb="94" cb="8" le="94" ce="20" id="4cb81c1a75502aa47f270fb417a47ca1_1ed49bf4972f41e9d77945c8c8a0b246" nm="insert" point="1">
<n32 lb="94" cb="8">
<drx lb="94" cb="8" kind="lvalue" nm="PHIsInCycle"/>
</n32>
</mex>
<n32 lb="94" cb="27">
<drx lb="94" cb="27" kind="lvalue" nm="MI"/>
</n32>
</mce>
</uo>
<rx lb="95" cb="5" le="95" ce="12" pvirg="true">
<n9 lb="95" cb="12"/>
</rx>
</if>
<if lb="98" cb="3" le="99" ce="12">
<xop lb="98" cb="7" le="98" ce="29" kind="==">
<mce lb="98" cb="7" le="98" ce="24" nbparm="0" id="4cb81c1a75502aa47f270fb417a47ca1_853bff95d512faa44734f6a87e400aa8">
<exp pvirg="true"/>
<mex lb="98" cb="7" le="98" ce="19" id="4cb81c1a75502aa47f270fb417a47ca1_853bff95d512faa44734f6a87e400aa8" nm="size" point="1">
<n32 lb="98" cb="7">
<drx lb="98" cb="7" kind="lvalue" nm="PHIsInCycle"/>
</n32>
</mex>
</mce>
<n32 lb="98" cb="29">
<n45 lb="98" cb="29"/>
</n32>
</xop>
<rx lb="99" cb="5" le="99" ce="12" pvirg="true">
<n9 lb="99" cb="12"/>
</rx>
</if>
<fx lb="102" cb="3" le="126" ce="3">
<dst lb="102" cb="8" le="102" ce="22">
<exp pvirg="true"/>
<Var nm="i" value="true">
<bt name="unsigned int"/>
<n32 lb="102" cb="21">
<n45 lb="102" cb="21">
<flit/>
</n45>
</n32>
</Var>
</dst>
<xop lb="102" cb="24" le="102" ce="48" kind="!=">
<n32 lb="102" cb="24">
<drx lb="102" cb="24" kind="lvalue" nm="i"/>
</n32>
<mce lb="102" cb="29" le="102" ce="48" nbparm="0" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60">
<exp pvirg="true"/>
<mex lb="102" cb="29" le="102" ce="33" id="d038367435b7928d04997491e912d58d_3b35db63434d70c35648249e7949dc60" nm="getNumOperands" arrow="1">
<n32 lb="102" cb="29">
<n32 lb="102" cb="29">
<drx lb="102" cb="29" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</xop>
<cao lb="102" cb="51" le="102" ce="56" kind="+=">
<drx lb="102" cb="51" kind="lvalue" nm="i"/>
<n32 lb="102" cb="56">
<n45 lb="102" cb="56">
<flit/>
</n45>
</n32>
</cao>
<u lb="102" cb="59" le="126" ce="3">
<dst lb="103" cb="5" le="103" ce="49">
<exp pvirg="true"/>
<Var nm="SrcReg" value="true">
<bt name="unsigned int"/>
<mce lb="103" cb="23" le="103" ce="48" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="103" cb="23" le="103" ce="41" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="103" cb="23" le="103" ce="39">
<mce lb="103" cb="23" le="103" ce="39" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="103" cb="23" le="103" ce="27" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="103" cb="23">
<drx lb="103" cb="23" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="103" cb="38">
<drx lb="103" cb="38" kind="lvalue" nm="i"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="104" cb="5" le="105" ce="7">
<xop lb="104" cb="9" le="104" ce="19" kind="==">
<n32 lb="104" cb="9">
<drx lb="104" cb="9" kind="lvalue" nm="SrcReg"/>
</n32>
<n32 lb="104" cb="19">
<drx lb="104" cb="19" kind="lvalue" nm="DstReg"/>
</n32>
</xop>
<cns lb="105" cb="7"/>
</if>
<dst lb="106" cb="5" le="106" ce="50">
<exp pvirg="true"/>
<Var nm="SrcMI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<mce lb="106" cb="27" le="106" ce="49" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388">
<exp pvirg="true"/>
<mex lb="106" cb="27" le="106" ce="32" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388" nm="getVRegDef" arrow="1">
<n32 lb="106" cb="27">
<n32 lb="106" cb="27">
<mex lb="106" cb="27" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_a486526984ec4895ddf8934df6e35b78" nm="MRI" arrow="1">
<n19 lb="106" cb="27"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="106" cb="43">
<drx lb="106" cb="43" kind="lvalue" nm="SrcReg"/>
</n32>
</mce>
</Var>
</dst>
<if lb="109" cb="5" le="113" ce="60">
<xop lb="109" cb="9" le="112" ce="76" kind="&amp;&amp;">
<xop lb="109" cb="9" le="111" ce="41" kind="&amp;&amp;">
<xop lb="109" cb="9" le="110" ce="41" kind="&amp;&amp;">
<xop lb="109" cb="9" le="109" ce="32" kind="&amp;&amp;">
<n32 lb="109" cb="9">
<n32 lb="109" cb="9">
<drx lb="109" cb="9" kind="lvalue" nm="SrcMI"/>
</n32>
</n32>
<mce lb="109" cb="18" le="109" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_dbfdc2e623b54e503e4d19e14dd368ab">
<exp pvirg="true"/>
<mex lb="109" cb="18" le="109" ce="25" id="d038367435b7928d04997491e912d58d_dbfdc2e623b54e503e4d19e14dd368ab" nm="isCopy" arrow="1">
<n32 lb="109" cb="18">
<n32 lb="109" cb="18">
<drx lb="109" cb="18" kind="lvalue" nm="SrcMI"/>
</n32>
</n32>
</mex>
</mce>
</xop>
<uo lb="110" cb="9" le="110" ce="41" kind="!">
<n32 lb="110" cb="10" le="110" ce="41">
<mce lb="110" cb="10" le="110" ce="41" nbparm="0" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519">
<exp pvirg="true"/>
<mex lb="110" cb="10" le="110" ce="31" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519" nm="getSubReg" point="1">
<n32 lb="110" cb="10" le="110" ce="29">
<mce lb="110" cb="10" le="110" ce="29" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="110" cb="10" le="110" ce="17" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="110" cb="10">
<drx lb="110" cb="10" kind="lvalue" nm="SrcMI"/>
</n32>
</mex>
<n32 lb="110" cb="28">
<n45 lb="110" cb="28"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</n32>
</uo>
</xop>
<uo lb="111" cb="9" le="111" ce="41" kind="!">
<n32 lb="111" cb="10" le="111" ce="41">
<mce lb="111" cb="10" le="111" ce="41" nbparm="0" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519">
<exp pvirg="true"/>
<mex lb="111" cb="10" le="111" ce="31" id="84c010a1a9c2223bad1481218c714125_599ca4b0f9c778a0e1f3f77e6ec20519" nm="getSubReg" point="1">
<n32 lb="111" cb="10" le="111" ce="29">
<mce lb="111" cb="10" le="111" ce="29" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="111" cb="10" le="111" ce="17" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="111" cb="10">
<drx lb="111" cb="10" kind="lvalue" nm="SrcMI"/>
</n32>
</mex>
<n32 lb="111" cb="28">
<n45 lb="111" cb="28"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</n32>
</uo>
</xop>
<ce lb="112" cb="9" le="112" ce="76" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="112" cb="9" le="112" ce="29">
<drx lb="112" cb="9" le="112" ce="29" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<mce lb="112" cb="47" le="112" ce="75" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="112" cb="47" le="112" ce="68" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="112" cb="47" le="112" ce="66">
<mce lb="112" cb="47" le="112" ce="66" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="112" cb="47" le="112" ce="54" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="112" cb="47">
<drx lb="112" cb="47" kind="lvalue" nm="SrcMI"/>
</n32>
</mex>
<n32 lb="112" cb="65">
<n45 lb="112" cb="65"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</ce>
</xop>
<xop lb="113" cb="7" le="113" ce="60" kind="=">
<drx lb="113" cb="7" kind="lvalue" nm="SrcMI"/>
<mce lb="113" cb="15" le="113" ce="60" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388">
<exp pvirg="true"/>
<mex lb="113" cb="15" le="113" ce="20" id="ee4673395519b9f405c4d99dd06fa84f_acb744a68f4ce143822b8cdd2651d388" nm="getVRegDef" arrow="1">
<n32 lb="113" cb="15">
<n32 lb="113" cb="15">
<mex lb="113" cb="15" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_a486526984ec4895ddf8934df6e35b78" nm="MRI" arrow="1">
<n19 lb="113" cb="15"/>
</mex>
</n32>
</n32>
</mex>
<mce lb="113" cb="31" le="113" ce="59" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="113" cb="31" le="113" ce="52" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="113" cb="31" le="113" ce="50">
<mce lb="113" cb="31" le="113" ce="50" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="113" cb="31" le="113" ce="38" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="113" cb="31">
<drx lb="113" cb="31" kind="lvalue" nm="SrcMI"/>
</n32>
</mex>
<n32 lb="113" cb="49">
<n45 lb="113" cb="49"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</mce>
</xop>
</if>
<if lb="114" cb="5" le="115" ce="14">
<uo lb="114" cb="9" le="114" ce="10" kind="!">
<n32 lb="114" cb="10">
<n32 lb="114" cb="10">
<drx lb="114" cb="10" kind="lvalue" nm="SrcMI"/>
</n32>
</n32>
</uo>
<rx lb="115" cb="7" le="115" ce="14" pvirg="true">
<n9 lb="115" cb="14"/>
</rx>
</if>
<if lb="117" cb="5" le="125" ce="5" else="true" elselb="120" elsecb="12">
<mce lb="117" cb="9" le="117" ce="22" nbparm="0" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3">
<exp pvirg="true"/>
<mex lb="117" cb="9" le="117" ce="16" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3" nm="isPHI" arrow="1">
<n32 lb="117" cb="9">
<n32 lb="117" cb="9">
<drx lb="117" cb="9" kind="lvalue" nm="SrcMI"/>
</n32>
</n32>
</mex>
</mce>
<u lb="117" cb="25" le="120" ce="5">
<if lb="118" cb="7" le="119" ce="16">
<uo lb="118" cb="11" le="118" ce="66" kind="!">
<mce lb="118" cb="12" le="118" ce="66" nbparm="3" id="15f96e567384cc82fb02c044eb09e2ff_2afe86531ab3b6737361d028704e05dc">
<exp pvirg="true"/>
<mex lb="118" cb="12" id="15f96e567384cc82fb02c044eb09e2ff_2afe86531ab3b6737361d028704e05dc" nm="IsSingleValuePHICycle" arrow="1">
<n19 lb="118" cb="12"/>
</mex>
<n32 lb="118" cb="34">
<drx lb="118" cb="34" kind="lvalue" nm="SrcMI"/>
</n32>
<drx lb="118" cb="41" kind="lvalue" nm="SingleValReg"/>
<drx lb="118" cb="55" kind="lvalue" nm="PHIsInCycle"/>
</mce>
</uo>
<rx lb="119" cb="9" le="119" ce="16" pvirg="true">
<n9 lb="119" cb="16"/>
</rx>
</if>
</u>
<u lb="120" cb="12" le="125" ce="5">
<if lb="122" cb="7" le="123" ce="16">
<xop lb="122" cb="11" le="122" ce="27" kind="!=">
<n32 lb="122" cb="11">
<drx lb="122" cb="11" kind="lvalue" nm="SingleValReg"/>
</n32>
<n32 lb="122" cb="27">
<n45 lb="122" cb="27"/>
</n32>
</xop>
<rx lb="123" cb="9" le="123" ce="16" pvirg="true">
<n9 lb="123" cb="16"/>
</rx>
</if>
<xop lb="124" cb="7" le="124" ce="22" kind="=">
<drx lb="124" cb="7" kind="lvalue" nm="SingleValReg"/>
<n32 lb="124" cb="22">
<drx lb="124" cb="22" kind="lvalue" nm="SrcReg"/>
</n32>
</xop>
</u>
</if>
</u>
</fx>
<rx lb="127" cb="3" le="127" ce="10" pvirg="true">
<n9 lb="127" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="IsDeadPHICycle" id="15f96e567384cc82fb02c044eb09e2ff_da37a936029ca0c0a041d2b43c3497e2" file="1" linestart="132" lineend="152" previous="15f96e567384cc82fb02c044eb09e2ff_da37a936029ca0c0a041d2b43c3497e2" access="private" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="PHIsInCycle" proto="InstrSet &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<Tdef>
<tss>
<templatebase id="4cb81c1a75502aa47f270fb417a47ca1_145cac5a7ed31480a4602af4491c0d6a"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>
<n45 lb="49" cb="40">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</Tdef>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="132" cb="76" le="152" ce="1">
<ocast lb="133" cb="3" le="133" ce="3">
<bt name="void"/>
<n46 lb="133" cb="3" le="133" ce="3">
<exp pvirg="true"/>
<xop lb="133" cb="3" le="133" ce="3" kind="||">
<n46 lb="133" cb="3" le="133" ce="3">
<exp pvirg="true"/>
<uo lb="133" cb="3" le="133" ce="3" kind="!">
<uo lb="133" cb="3" le="133" ce="3" kind="!">
<n46 lb="133" cb="3" le="133" ce="3">
<exp pvirg="true"/>
<xop lb="133" cb="3" le="133" ce="3" kind="&amp;&amp;">
<mce lb="133" cb="3" le="133" ce="3" nbparm="0" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3">
<exp pvirg="true"/>
<mex lb="133" cb="3" le="133" ce="3" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3" nm="isPHI" arrow="1">
<n32 lb="133" cb="3">
<n32 lb="133" cb="3">
<drx lb="133" cb="3" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
<n32 lb="133" cb="3">
<n32 lb="133" cb="3">
<n52 lb="133" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="133" cb="3" le="133" ce="3">
<n46 lb="133" cb="3" le="133" ce="3">
<exp pvirg="true"/>
<xop lb="133" cb="3" le="133" ce="3" kind=",">
<ce lb="133" cb="3" le="133" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="133" cb="3">
<drx lb="133" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="133" cb="3">
<n52 lb="133" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="133" cb="3">
<n52 lb="133" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="133" cb="3">
<n45 lb="133" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="133" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<dst lb="134" cb="3" le="134" ce="47">
<exp pvirg="true"/>
<Var nm="DstReg" value="true">
<bt name="unsigned int"/>
<mce lb="134" cb="21" le="134" ce="46" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="134" cb="21" le="134" ce="39" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="134" cb="21" le="134" ce="37">
<mce lb="134" cb="21" le="134" ce="37" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="134" cb="21" le="134" ce="25" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="134" cb="21">
<drx lb="134" cb="21" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="134" cb="36">
<n45 lb="134" cb="36"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<ocast lb="135" cb="3" le="135" ce="3">
<bt name="void"/>
<n46 lb="135" cb="3" le="135" ce="3">
<exp pvirg="true"/>
<xop lb="135" cb="3" le="135" ce="3" kind="||">
<n46 lb="135" cb="3" le="135" ce="3">
<exp pvirg="true"/>
<uo lb="135" cb="3" le="135" ce="3" kind="!">
<uo lb="135" cb="3" le="135" ce="3" kind="!">
<n46 lb="135" cb="3" le="135" ce="3">
<exp pvirg="true"/>
<xop lb="135" cb="3" le="135" ce="3" kind="&amp;&amp;">
<ce lb="135" cb="3" le="135" ce="3" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="135" cb="3" le="135" ce="3">
<drx lb="135" cb="3" le="135" ce="3" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="135" cb="3">
<drx lb="135" cb="3" kind="lvalue" nm="DstReg"/>
</n32>
</ce>
<n32 lb="135" cb="3">
<n32 lb="135" cb="3">
<n52 lb="135" cb="3">
<slit/>
</n52>
</n32>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="135" cb="3" le="135" ce="3">
<n46 lb="135" cb="3" le="135" ce="3">
<exp pvirg="true"/>
<xop lb="135" cb="3" le="135" ce="3" kind=",">
<ce lb="135" cb="3" le="135" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="135" cb="3">
<drx lb="135" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="135" cb="3">
<n52 lb="135" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="135" cb="3">
<n52 lb="135" cb="3"/>
</n32>
<n32 lb="135" cb="3">
<n45 lb="135" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="135" cb="3"/>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<if lb="139" cb="3" le="140" ce="12">
<uo lb="139" cb="7" le="139" ce="29" kind="!">
<mce lb="139" cb="8" le="139" ce="29" nbparm="1" id="4cb81c1a75502aa47f270fb417a47ca1_1ed49bf4972f41e9d77945c8c8a0b246">
<exp pvirg="true"/>
<mex lb="139" cb="8" le="139" ce="20" id="4cb81c1a75502aa47f270fb417a47ca1_1ed49bf4972f41e9d77945c8c8a0b246" nm="insert" point="1">
<n32 lb="139" cb="8">
<drx lb="139" cb="8" kind="lvalue" nm="PHIsInCycle"/>
</n32>
</mex>
<n32 lb="139" cb="27">
<drx lb="139" cb="27" kind="lvalue" nm="MI"/>
</n32>
</mce>
</uo>
<rx lb="140" cb="5" le="140" ce="12" pvirg="true">
<n9 lb="140" cb="12"/>
</rx>
</if>
<if lb="143" cb="3" le="144" ce="12">
<xop lb="143" cb="7" le="143" ce="29" kind="==">
<mce lb="143" cb="7" le="143" ce="24" nbparm="0" id="4cb81c1a75502aa47f270fb417a47ca1_853bff95d512faa44734f6a87e400aa8">
<exp pvirg="true"/>
<mex lb="143" cb="7" le="143" ce="19" id="4cb81c1a75502aa47f270fb417a47ca1_853bff95d512faa44734f6a87e400aa8" nm="size" point="1">
<n32 lb="143" cb="7">
<drx lb="143" cb="7" kind="lvalue" nm="PHIsInCycle"/>
</n32>
</mex>
</mce>
<n32 lb="143" cb="29">
<n45 lb="143" cb="29"/>
</n32>
</xop>
<rx lb="144" cb="5" le="144" ce="12" pvirg="true">
<n9 lb="144" cb="12"/>
</rx>
</if>
<frs lb="146" cb="3" le="149" ce="3">
<dst lb="146" cb="30">
<exp pvirg="true"/>
<Var nm="__range">
<rrf>
<auto/>
</rrf>
<mte lb="146" cb="30" le="146" ce="58">
<exp pvirg="true"/>
<mce lb="146" cb="30" le="146" ce="58" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_13b00843c79486c6efc8c9f7aab6e1cb">
<exp pvirg="true"/>
<mex lb="146" cb="30" le="146" ce="35" id="ee4673395519b9f405c4d99dd06fa84f_13b00843c79486c6efc8c9f7aab6e1cb" nm="use_instructions" arrow="1">
<n32 lb="146" cb="30">
<n32 lb="146" cb="30">
<mex lb="146" cb="30" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_a486526984ec4895ddf8934df6e35b78" nm="MRI" arrow="1">
<n19 lb="146" cb="30"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="146" cb="52">
<drx lb="146" cb="52" kind="lvalue" nm="DstReg"/>
</n32>
</mce>
</mte>
</Var>
</dst>
<dst lb="146" cb="28">
<exp pvirg="true"/>
<Var nm="__begin" value="true">
<auto/>
<n10 lb="146" cb="28">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="146" cb="28">
<exp pvirg="true"/>
<n32 lb="146" cb="28">
<mce lb="146" cb="28" nbparm="0" id="17632933af62bb20a502454e18d27c19_22ea57b59de974fd8eca4687205d138b">
<exp pvirg="true"/>
<mex lb="146" cb="28" id="17632933af62bb20a502454e18d27c19_22ea57b59de974fd8eca4687205d138b" nm="begin" point="1">
<n32 lb="146" cb="28">
<drx lb="146" cb="28" kind="lvalue" nm="__range"/>
</n32>
</mex>
</mce>
</n32>
</mte>
</n10>
</Var>
<Var nm="__end" value="true" virg="true">
<auto/>
<n10 lb="146" cb="28">
<typeptr id="ee4673395519b9f405c4d99dd06fa84f_b30eec03a45fbfeccb848dd3750bc0cb">
<template_arguments>
<integer value="1"/>
<integer value="0"/>
<integer value="0"/>
<integer value="0"/>
<integer value="1"/>
<integer value="0"/>
</template_arguments>
</typeptr>
<temp/>
<mte lb="146" cb="28">
<exp pvirg="true"/>
<n32 lb="146" cb="28">
<mce lb="146" cb="28" nbparm="0" id="17632933af62bb20a502454e18d27c19_7e9c445fbb5b074a3d42cd7a1d22c2c0">
<exp pvirg="true"/>
<mex lb="146" cb="28" id="17632933af62bb20a502454e18d27c19_7e9c445fbb5b074a3d42cd7a1d22c2c0" nm="end" point="1">
<n32 lb="146" cb="28">
<drx lb="146" cb="28" kind="lvalue" nm="__range"/>
</n32>
</mex>
</mce>
</n32>
</mte>
</n10>
</Var>
</dst>
<ocx lb="146" cb="28" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_277c4e8ca4c1a1a1c60054f59f22e402">
<exp pvirg="true"/>
<n32 lb="146" cb="28">
<drx lb="146" cb="28" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_277c4e8ca4c1a1a1c60054f59f22e402" nm="operator!="/>
</n32>
<n32 lb="146" cb="28">
<drx lb="146" cb="28" kind="lvalue" nm="__begin"/>
</n32>
<n32 lb="146" cb="28">
<drx lb="146" cb="28" kind="lvalue" nm="__end"/>
</n32>
</ocx>
<ocx lb="146" cb="28" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_7f154aa3a32482a872cdf4a45ceb94b6">
<exp pvirg="true"/>
<n32 lb="146" cb="28">
<drx lb="146" cb="28" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_7f154aa3a32482a872cdf4a45ceb94b6" nm="operator++"/>
</n32>
<drx lb="146" cb="28" kind="lvalue" nm="__begin"/>
</ocx>
<dst lb="146" cb="8" le="146" ce="59">
<exp pvirg="true"/>
<Var nm="UseMI">
<lrf>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</lrf>
<ocx lb="146" cb="28" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094">
<exp pvirg="true"/>
<n32 lb="146" cb="28">
<drx lb="146" cb="28" kind="lvalue" id="ee4673395519b9f405c4d99dd06fa84f_952e21527c8987de3a7ae4cf1b29f094" nm="operator*"/>
</n32>
<n32 lb="146" cb="28">
<drx lb="146" cb="28" kind="lvalue" nm="__begin"/>
</n32>
</ocx>
</Var>
</dst>
<u lb="146" cb="61" le="149" ce="3">
<if lb="147" cb="5" le="148" ce="14">
<xop lb="147" cb="9" le="147" ce="62" kind="||">
<uo lb="147" cb="9" le="147" ce="22" kind="!">
<mce lb="147" cb="10" le="147" ce="22" nbparm="0" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3">
<exp pvirg="true"/>
<mex lb="147" cb="10" le="147" ce="16" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3" nm="isPHI" point="1">
<n32 lb="147" cb="10">
<drx lb="147" cb="10" kind="lvalue" nm="UseMI"/>
</n32>
</mex>
</mce>
</uo>
<uo lb="147" cb="27" le="147" ce="62" kind="!">
<mce lb="147" cb="28" le="147" ce="62" nbparm="2" id="15f96e567384cc82fb02c044eb09e2ff_da37a936029ca0c0a041d2b43c3497e2">
<exp pvirg="true"/>
<mex lb="147" cb="28" id="15f96e567384cc82fb02c044eb09e2ff_da37a936029ca0c0a041d2b43c3497e2" nm="IsDeadPHICycle" arrow="1">
<n19 lb="147" cb="28"/>
</mex>
<uo lb="147" cb="43" le="147" ce="44" kind="&amp;">
<drx lb="147" cb="44" kind="lvalue" nm="UseMI"/>
</uo>
<drx lb="147" cb="51" kind="lvalue" nm="PHIsInCycle"/>
</mce>
</uo>
</xop>
<rx lb="148" cb="7" le="148" ce="14" pvirg="true">
<n9 lb="148" cb="14"/>
</rx>
</if>
</u>
</frs>
<rx lb="151" cb="3" le="151" ce="10" pvirg="true">
<n9 lb="151" cb="10"/>
</rx>
</u>

</Stmt>
</m>
<m name="OptimizeBB" id="15f96e567384cc82fb02c044eb09e2ff_58009f1074f5288988777b1ac5406468" file="1" linestart="156" lineend="195" previous="15f96e567384cc82fb02c044eb09e2ff_58009f1074f5288988777b1ac5406468" access="private" hasbody="true" isdef="true">
<fpt proto="bool">
<bt name="bool"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="156" cb="55" le="195" ce="1">
<dst lb="157" cb="3" le="157" ce="23">
<exp pvirg="true"/>
<Var nm="Changed" value="true">
<bt name="bool"/>
<n9 lb="157" cb="18"/>
</Var>
</dst>
<fx lb="158" cb="3" le="193" ce="3">
<dst lb="158" cb="8" le="159" ce="42">
<exp pvirg="true"/>
<Var nm="MII" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="159" cb="16" le="159" ce="26">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="159" cb="16" le="159" ce="26">
<exp pvirg="true"/>
<mce lb="159" cb="16" le="159" ce="26" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806">
<exp pvirg="true"/>
<mex lb="159" cb="16" le="159" ce="20" id="dc2fe1ce3eab105adc926f5848f1baa6_458379505cbdf842e6107cf26b7df806" nm="begin" point="1">
<drx lb="159" cb="16" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="E" value="true" virg="true">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="159" cb="33" le="159" ce="41">
<typeptr id="dc2fe1ce3eab105adc926f5848f1baa6_3a1fa061e876049d3ea596c838bb8d10">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<rt>
<cts id="cf80d347400835f00b932d17946e2cd9_d2bacc8281a77e8dba37cb711d99aa30">
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="159" cb="33" le="159" ce="41">
<exp pvirg="true"/>
<mce lb="159" cb="33" le="159" ce="41" nbparm="0" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241">
<exp pvirg="true"/>
<mex lb="159" cb="33" le="159" ce="37" id="dc2fe1ce3eab105adc926f5848f1baa6_0c702456f42428d8ed338d91569d3241" nm="end" point="1">
<drx lb="159" cb="33" kind="lvalue" nm="MBB"/>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="159" cb="44" le="159" ce="51" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3">
<exp pvirg="true"/>
<n32 lb="159" cb="48">
<drx lb="159" cb="48" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_dca4f45bc293a54836cf9803ebd886b3" nm="operator!="/>
</n32>
<n32 lb="159" cb="44">
<drx lb="159" cb="44" kind="lvalue" nm="MII"/>
</n32>
<n32 lb="159" cb="51">
<drx lb="159" cb="51" kind="lvalue" nm="E"/>
</n32>
</ocx>
<u lb="159" cb="56" le="193" ce="3">
<dst lb="160" cb="5" le="160" ce="31">
<exp pvirg="true"/>
<Var nm="MI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<uo lb="160" cb="24" le="160" ce="29" kind="&amp;">
<ocx lb="160" cb="25" le="160" ce="29" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_2731e06b8948faff9b9b5e5bad8dbc89">
<exp pvirg="true"/>
<n32 lb="160" cb="25">
<drx lb="160" cb="25" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_2731e06b8948faff9b9b5e5bad8dbc89" nm="operator*"/>
</n32>
<n32 lb="160" cb="26" le="160" ce="29">
<ocx lb="160" cb="26" le="160" ce="29" nbparm="2" id="dc2fe1ce3eab105adc926f5848f1baa6_b34902742ef44dcb583bb6528c1f453b">
<exp pvirg="true"/>
<n32 lb="160" cb="29">
<drx lb="160" cb="29" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_b34902742ef44dcb583bb6528c1f453b" nm="operator++"/>
</n32>
<drx lb="160" cb="26" kind="lvalue" nm="MII"/>
<n45>
<flit/>
</n45>
</ocx>
</n32>
</ocx>
</uo>
</Var>
</dst>
<if lb="161" cb="5" le="162" ce="7">
<uo lb="161" cb="9" le="161" ce="20" kind="!">
<mce lb="161" cb="10" le="161" ce="20" nbparm="0" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3">
<exp pvirg="true"/>
<mex lb="161" cb="10" le="161" ce="14" id="d038367435b7928d04997491e912d58d_a8f7d5ec13892c54fd095d9a0950f9a3" nm="isPHI" arrow="1">
<n32 lb="161" cb="10">
<n32 lb="161" cb="10">
<drx lb="161" cb="10" kind="lvalue" nm="MI"/>
</n32>
</n32>
</mex>
</mce>
</uo>
<bks lb="162" cb="7"/>
</if>
<dst lb="165" cb="5" le="165" ce="30">
<exp pvirg="true"/>
<Var nm="SingleValReg" value="true">
<bt name="unsigned int"/>
<n32 lb="165" cb="29">
<n45 lb="165" cb="29"/>
</n32>
</Var>
</dst>
<dst lb="166" cb="5" le="166" ce="25">
<exp pvirg="true"/>
<Var nm="PHIsInCycle" value="true">
<Tdef>
<tss>
<templatebase id="4cb81c1a75502aa47f270fb417a47ca1_145cac5a7ed31480a4602af4491c0d6a"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>
<n45 lb="49" cb="40">
<flit/>
</n45>

</Stmt>
</template_arguments>
</tss>
</Tdef>
<n10 lb="166" cb="14">
<typeptr id="4cb81c1a75502aa47f270fb417a47ca1_141bca244117d16c7b606862b0568643">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<integer value="16"/>
</template_arguments>
</typeptr>
<temp/>
</n10>
</Var>
</dst>
<if lb="167" cb="5" le="178" ce="5">
<xop lb="167" cb="9" le="168" ce="25" kind="&amp;&amp;">
<mce lb="167" cb="9" le="167" ce="60" nbparm="3" id="15f96e567384cc82fb02c044eb09e2ff_2afe86531ab3b6737361d028704e05dc">
<exp pvirg="true"/>
<mex lb="167" cb="9" id="15f96e567384cc82fb02c044eb09e2ff_2afe86531ab3b6737361d028704e05dc" nm="IsSingleValuePHICycle" arrow="1">
<n19 lb="167" cb="9"/>
</mex>
<n32 lb="167" cb="31">
<drx lb="167" cb="31" kind="lvalue" nm="MI"/>
</n32>
<drx lb="167" cb="35" kind="lvalue" nm="SingleValReg"/>
<drx lb="167" cb="49" kind="lvalue" nm="PHIsInCycle"/>
</mce>
<xop lb="168" cb="9" le="168" ce="25" kind="!=">
<n32 lb="168" cb="9">
<drx lb="168" cb="9" kind="lvalue" nm="SingleValReg"/>
</n32>
<n32 lb="168" cb="25">
<n45 lb="168" cb="25"/>
</n32>
</xop>
</xop>
<u lb="168" cb="28" le="178" ce="5">
<dst lb="169" cb="7" le="169" ce="51">
<exp pvirg="true"/>
<Var nm="OldReg" value="true">
<bt name="unsigned int"/>
<mce lb="169" cb="25" le="169" ce="50" nbparm="0" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303">
<exp pvirg="true"/>
<mex lb="169" cb="25" le="169" ce="43" id="84c010a1a9c2223bad1481218c714125_d0f1ee745a34a97b05890245af9cf303" nm="getReg" point="1">
<n32 lb="169" cb="25" le="169" ce="41">
<mce lb="169" cb="25" le="169" ce="41" nbparm="1" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292">
<exp pvirg="true"/>
<mex lb="169" cb="25" le="169" ce="29" id="d038367435b7928d04997491e912d58d_bd4b4f2fddf9289902fadfee175f5292" nm="getOperand" arrow="1">
<n32 lb="169" cb="25">
<drx lb="169" cb="25" kind="lvalue" nm="MI"/>
</n32>
</mex>
<n32 lb="169" cb="40">
<n45 lb="169" cb="40"/>
</n32>
</mce>
</n32>
</mex>
</mce>
</Var>
</dst>
<if lb="170" cb="7" le="171" ce="9">
<uo lb="170" cb="11" le="170" ce="73" kind="!">
<n32 lb="170" cb="12" le="170" ce="73">
<mce lb="170" cb="12" le="170" ce="73" nbparm="3" id="ee4673395519b9f405c4d99dd06fa84f_c7ee92542e90cbadf92441c129a6c239">
<exp pvirg="true"/>
<mex lb="170" cb="12" le="170" ce="17" id="ee4673395519b9f405c4d99dd06fa84f_c7ee92542e90cbadf92441c129a6c239" nm="constrainRegClass" arrow="1">
<n32 lb="170" cb="12">
<mex lb="170" cb="12" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_a486526984ec4895ddf8934df6e35b78" nm="MRI" arrow="1">
<n19 lb="170" cb="12"/>
</mex>
</n32>
</mex>
<n32 lb="170" cb="35">
<drx lb="170" cb="35" kind="lvalue" nm="SingleValReg"/>
</n32>
<mce lb="170" cb="49" le="170" ce="72" nbparm="1" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007">
<exp pvirg="true"/>
<mex lb="170" cb="49" le="170" ce="54" id="ee4673395519b9f405c4d99dd06fa84f_96ef2a620522b97633e575a771f0f007" nm="getRegClass" arrow="1">
<n32 lb="170" cb="49">
<n32 lb="170" cb="49">
<mex lb="170" cb="49" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_a486526984ec4895ddf8934df6e35b78" nm="MRI" arrow="1">
<n19 lb="170" cb="49"/>
</mex>
</n32>
</n32>
</mex>
<n32 lb="170" cb="66">
<drx lb="170" cb="66" kind="lvalue" nm="OldReg"/>
</n32>
</mce>
<n12>
<exp pvirg="true"/>
</n12>
</mce>
</n32>
</uo>
<cns lb="171" cb="9"/>
</if>
<mce lb="173" cb="7" le="173" ce="47" nbparm="2" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566">
<exp pvirg="true"/>
<mex lb="173" cb="7" le="173" ce="12" id="ee4673395519b9f405c4d99dd06fa84f_5aa3a75dc8791d4bfdc2be478e222566" nm="replaceRegWith" arrow="1">
<n32 lb="173" cb="7">
<mex lb="173" cb="7" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_a486526984ec4895ddf8934df6e35b78" nm="MRI" arrow="1">
<n19 lb="173" cb="7"/>
</mex>
</n32>
</mex>
<n32 lb="173" cb="27">
<drx lb="173" cb="27" kind="lvalue" nm="OldReg"/>
</n32>
<n32 lb="173" cb="35">
<drx lb="173" cb="35" kind="lvalue" nm="SingleValReg"/>
</n32>
</mce>
<mce lb="174" cb="7" le="174" ce="27" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="174" cb="7" le="174" ce="11" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<n32 lb="174" cb="7">
<drx lb="174" cb="7" kind="lvalue" nm="MI"/>
</n32>
</mex>
</mce>
<ocx lb="175" cb="7" le="175" ce="9" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="175" cb="7">
<drx lb="175" cb="7" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="175" cb="9" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_5dcd30ae9b60eb95c6ecc05be25a53a2" nm="NumPHICycles"/>
</ocx>
<xop lb="176" cb="7" le="176" ce="17" kind="=">
<drx lb="176" cb="7" kind="lvalue" nm="Changed"/>
<n9 lb="176" cb="17"/>
</xop>
<cns lb="177" cb="7"/>
</u>
</if>
<mce lb="181" cb="5" le="181" ce="23" nbparm="0" id="4cb81c1a75502aa47f270fb417a47ca1_13ea97679cd68b045ea11095ae1d93ab">
<exp pvirg="true"/>
<mex lb="181" cb="5" le="181" ce="17" id="4cb81c1a75502aa47f270fb417a47ca1_13ea97679cd68b045ea11095ae1d93ab" nm="clear" point="1">
<n32 lb="181" cb="5">
<drx lb="181" cb="5" kind="lvalue" nm="PHIsInCycle"/>
</n32>
</mex>
</mce>
<if lb="182" cb="5" le="192" ce="5">
<mce lb="182" cb="9" le="182" ce="39" nbparm="2" id="15f96e567384cc82fb02c044eb09e2ff_da37a936029ca0c0a041d2b43c3497e2">
<exp pvirg="true"/>
<mex lb="182" cb="9" id="15f96e567384cc82fb02c044eb09e2ff_da37a936029ca0c0a041d2b43c3497e2" nm="IsDeadPHICycle" arrow="1">
<n19 lb="182" cb="9"/>
</mex>
<n32 lb="182" cb="24">
<drx lb="182" cb="24" kind="lvalue" nm="MI"/>
</n32>
<drx lb="182" cb="28" kind="lvalue" nm="PHIsInCycle"/>
</mce>
<u lb="182" cb="42" le="192" ce="5">
<fx lb="183" cb="7" le="189" ce="7">
<dst lb="183" cb="12" le="183" ce="77">
<exp pvirg="true"/>
<Var nm="PI" value="true">
<Tdef>
<tss>
<templatebase id="4cb81c1a75502aa47f270fb417a47ca1_48c142a8356352b98323cea6d98ab374"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</Tdef>
<n10 lb="183" cb="34" le="183" ce="52">
<typeptr id="4cb81c1a75502aa47f270fb417a47ca1_cdae3d6c59b375b09e7b8c3728df9347">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="183" cb="34" le="183" ce="52">
<exp pvirg="true"/>
<mce lb="183" cb="34" le="183" ce="52" nbparm="0" id="4cb81c1a75502aa47f270fb417a47ca1_87feaa7d1434b4a411c0c85e77645ecb">
<exp pvirg="true"/>
<mex lb="183" cb="34" le="183" ce="46" id="4cb81c1a75502aa47f270fb417a47ca1_87feaa7d1434b4a411c0c85e77645ecb" nm="begin" point="1">
<n32 lb="183" cb="34">
<drx lb="183" cb="34" kind="lvalue" nm="PHIsInCycle"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
<Var nm="PE" value="true" virg="true">
<Tdef>
<tss>
<templatebase id="4cb81c1a75502aa47f270fb417a47ca1_48c142a8356352b98323cea6d98ab374"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</Tdef>
<n10 lb="183" cb="60" le="183" ce="76">
<typeptr id="4cb81c1a75502aa47f270fb417a47ca1_cdae3d6c59b375b09e7b8c3728df9347">
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="183" cb="60" le="183" ce="76">
<exp pvirg="true"/>
<mce lb="183" cb="60" le="183" ce="76" nbparm="0" id="4cb81c1a75502aa47f270fb417a47ca1_9485107d49faa2a9ac49f8224299e702">
<exp pvirg="true"/>
<mex lb="183" cb="60" le="183" ce="72" id="4cb81c1a75502aa47f270fb417a47ca1_9485107d49faa2a9ac49f8224299e702" nm="end" point="1">
<n32 lb="183" cb="60">
<drx lb="183" cb="60" kind="lvalue" nm="PHIsInCycle"/>
</n32>
</mex>
</mce>
</mte>
</n10>
</Var>
</dst>
<ocx lb="184" cb="12" le="184" ce="18" nbparm="2" id="4cb81c1a75502aa47f270fb417a47ca1_2e78151068dcecbc8a6a4050aecd1fe6">
<exp pvirg="true"/>
<n32 lb="184" cb="15">
<drx lb="184" cb="15" kind="lvalue" id="4cb81c1a75502aa47f270fb417a47ca1_2e78151068dcecbc8a6a4050aecd1fe6" nm="operator!="/>
</n32>
<n32 lb="184" cb="12">
<drx lb="184" cb="12" kind="lvalue" nm="PI"/>
</n32>
<n32 lb="184" cb="18">
<n32 lb="184" cb="18">
<drx lb="184" cb="18" kind="lvalue" nm="PE"/>
</n32>
</n32>
</ocx>
<ocx lb="184" cb="22" le="184" ce="24" nbparm="1" id="4cb81c1a75502aa47f270fb417a47ca1_0dce62f3e0e536ae07a6ae0bad734756">
<exp pvirg="true"/>
<n32 lb="184" cb="22">
<drx lb="184" cb="22" kind="lvalue" id="4cb81c1a75502aa47f270fb417a47ca1_0dce62f3e0e536ae07a6ae0bad734756" nm="operator++"/>
</n32>
<drx lb="184" cb="24" kind="lvalue" nm="PI"/>
</ocx>
<u lb="184" cb="28" le="189" ce="7">
<dst lb="185" cb="9" le="185" ce="34">
<exp pvirg="true"/>
<Var nm="PhiMI">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<ocx lb="185" cb="31" le="185" ce="32" nbparm="1" id="4cb81c1a75502aa47f270fb417a47ca1_97c8e6a6bb06ca3c5df72d377efb7b8c">
<exp pvirg="true"/>
<n32 lb="185" cb="31">
<drx lb="185" cb="31" kind="lvalue" id="4cb81c1a75502aa47f270fb417a47ca1_97c8e6a6bb06ca3c5df72d377efb7b8c" nm="operator*"/>
</n32>
<n32 lb="185" cb="32">
<drx lb="185" cb="32" kind="lvalue" nm="PI"/>
</n32>
</ocx>
</Var>
</dst>
<if lb="186" cb="9" le="187" ce="13">
<xop lb="186" cb="13" le="186" ce="22" kind="==">
<uo lb="186" cb="13" le="186" ce="15" kind="&amp;">
<ocx lb="186" cb="14" le="186" ce="15" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_2731e06b8948faff9b9b5e5bad8dbc89">
<exp pvirg="true"/>
<n32 lb="186" cb="14">
<drx lb="186" cb="14" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_2731e06b8948faff9b9b5e5bad8dbc89" nm="operator*"/>
</n32>
<n32 lb="186" cb="15">
<drx lb="186" cb="15" kind="lvalue" nm="MII"/>
</n32>
</ocx>
</uo>
<n32 lb="186" cb="22">
<drx lb="186" cb="22" kind="lvalue" nm="PhiMI"/>
</n32>
</xop>
<ocx lb="187" cb="11" le="187" ce="13" nbparm="1" id="dc2fe1ce3eab105adc926f5848f1baa6_b95e9a20d265b3feef9e4547ff0b7a5c">
<exp pvirg="true"/>
<n32 lb="187" cb="11">
<drx lb="187" cb="11" kind="lvalue" id="dc2fe1ce3eab105adc926f5848f1baa6_b95e9a20d265b3feef9e4547ff0b7a5c" nm="operator++"/>
</n32>
<drx lb="187" cb="13" kind="lvalue" nm="MII"/>
</ocx>
</if>
<mce lb="188" cb="9" le="188" ce="32" nbparm="0" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9">
<exp pvirg="true"/>
<mex lb="188" cb="9" le="188" ce="16" id="d038367435b7928d04997491e912d58d_d132c1163b7d8f840ceb894b3de424e9" nm="eraseFromParent" arrow="1">
<n32 lb="188" cb="9">
<drx lb="188" cb="9" kind="lvalue" nm="PhiMI"/>
</n32>
</mex>
</mce>
</u>
</fx>
<ocx lb="190" cb="7" le="190" ce="9" nbparm="1" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6">
<exp pvirg="true"/>
<n32 lb="190" cb="7">
<drx lb="190" cb="7" kind="lvalue" id="8185a048b373f3ad81236738e85d23ad_3ec0c6394f5230859912ef35601800e6" nm="operator++"/>
</n32>
<drx lb="190" cb="9" kind="lvalue" id="15f96e567384cc82fb02c044eb09e2ff_48984f5af3409f2b67a6debe978821c4" nm="NumDeadPHICycles"/>
</ocx>
<xop lb="191" cb="7" le="191" ce="17" kind="=">
<drx lb="191" cb="7" kind="lvalue" nm="Changed"/>
<n9 lb="191" cb="17"/>
</xop>
</u>
</if>
</u>
</fx>
<rx lb="194" cb="3" le="194" ce="10" pvirg="true">
<n32 lb="194" cb="10">
<drx lb="194" cb="10" kind="lvalue" nm="Changed"/>
</n32>
</rx>
</u>

</Stmt>
</m>
</tun>
</Root>
