#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov 16 13:09:51 2022
# Process ID: 4560
# Current directory: C:/Users/andyc/Documents/ECE-351-Project/Signal Generator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15208 C:\Users\andyc\Documents\ECE-351-Project\Signal Generator\Signal Generator.xpr
# Log file: C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/vivado.log
# Journal file: C:/Users/andyc/Documents/ECE-351-Project/Signal Generator\vivado.jou
# Running On: AndysLaptop, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 16967 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/ProgramFiles/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/.GitHub/ECE-351-Project/Signal Generator' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sim_1/new/squareDDStb.vhd', nor could it be found using path 'D:/.GitHub/ECE-351-Project/Signal Generator/Signal Generator.srcs/sim_1/new/squareDDStb.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/squareDDStb_behav.wcfg', nor could it be found using path 'D:/.GitHub/ECE-351-Project/Signal Generator/squareDDStb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ProgramFiles/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dsp_macro_0' generated file not found 'c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.gen/sources_1/ip/dsp_macro_0/dsp_macro_0_ooc.xdc'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.922 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/c_accum_1/c_accum_1.xci}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/andyc/Documents/ECE-351-Project/Signal'
WARNING: [Vivado 12-818] No files matched 'Generator/Signal'
WARNING: [Vivado 12-818] No files matched 'Generator.srcs/sources_1/ip/c_accum_1/c_accum_1.xci'
export_ip_user_files -of_objects [get_files {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/c_accum_1/c_accum_1.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/andyc/Documents/ECE-351-Project/Signal'
WARNING: [Vivado 12-818] No files matched 'Generator/Signal'
WARNING: [Vivado 12-818] No files matched 'Generator.srcs/sources_1/ip/c_accum_1/c_accum_1.xci'
export_simulation -of_objects [get_files {{C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/c_accum_1/c_accum_1.xci}}] -directory {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files} -ipstatic_source_dir {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/modelsim} {questa=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/questa} {riviera=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/riviera} {activehdl=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'phase_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/ProgramFiles/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ProgramFiles/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'phase_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj phase_test_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.gen/sources_1/ip/c_accum_1/sim/c_accum_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_accum_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.gen/sources_1/ip/c_accum_0/sim/c_accum_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'c_accum_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/phase_for_Diego.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Phase_accumulator_for_diego_ref'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sim_1/imports/new/phasetest.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'phase_test'
WARNING: [VRFC 10-3093] actual for formal port 'offset' is neither a static name nor a globally static expression [C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sim_1/imports/new/phasetest.vhd:55]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_14 -L secureip -L xpm --snapshot phase_test_behav xil_defaultlib.phase_test -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/ProgramFiles/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L xbip_dsp48_acc_v3_0_6 -L xbip_accum_v3_0_6 -L c_accum_v12_0_14 -L secureip -L xpm --snapshot phase_test_behav xil_defaultlib.phase_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_accum_v12_0_14.c_accum_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_accum_v3_0_6.xbip_accum_v3_0_6_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xbip_accum_v3_0_6.xbip_accum_v3_0_6_pkg
Compiling package c_accum_v12_0_14.c_accum_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package unisim.vcomponents
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=20...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_14.c_accum_v12_0_14_fabric_legacy [\c_accum_v12_0_14_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_14.c_accum_v12_0_14_legacy [\c_accum_v12_0_14_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_14.c_accum_v12_0_14_viv [\c_accum_v12_0_14_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_14.c_accum_v12_0_14 [\c_accum_v12_0_14(c_xdevicefamil...]
Compiling architecture c_accum_0_arch of entity xil_defaultlib.c_accum_0 [c_accum_0_default]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture struct of entity c_accum_v12_0_14.c_accum_v12_0_14_fabric_legacy [\c_accum_v12_0_14_fabric_legacy(...]
Compiling architecture rtl of entity c_accum_v12_0_14.c_accum_v12_0_14_legacy [\c_accum_v12_0_14_legacy(c_famil...]
Compiling architecture synth of entity c_accum_v12_0_14.c_accum_v12_0_14_viv [\c_accum_v12_0_14_viv(c_xdevicef...]
Compiling architecture xilinx of entity c_accum_v12_0_14.c_accum_v12_0_14 [\c_accum_v12_0_14(c_xdevicefamil...]
Compiling architecture c_accum_1_arch of entity xil_defaultlib.c_accum_1 [c_accum_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Phase_accumulator_for_diego_ref [phase_accumulator_for_diego_ref_...]
Compiling architecture behavioral of entity xil_defaultlib.phase_test
Built simulation snapshot phase_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1598.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/squareDDStb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/squareDDStb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "phase_test_behav -key {Behavioral:sim_1:Functional:phase_test} -tclbatch {phase_test.tcl} -view {{C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/phase_test_behav-10-25-2022.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/phase_test_behav-10-25-2022.wcfg}
source phase_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'phase_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1598.922 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/main.vhd} w ]
add_files {{C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/new/main.vhd}}
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/waveforms.coe' provided. It will be converted relative to IP Instance files '../../../../waveforms.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/waveforms.coe' provided. It will be converted relative to IP Instance files '../../../../waveforms.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/waveforms.coe' provided. It will be converted relative to IP Instance files '../../../../waveforms.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Write_Depth_A {1563} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/waveforms.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/waveforms.coe' provided. It will be converted relative to IP Instance files '../../../../waveforms.coe'
generate_target {instantiation_template} [get_files {{c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}]
launch_runs blk_mem_gen_0_synth_1 -jobs 6
[Wed Nov 16 13:47:25 2022] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci}}] -directory {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files} -ipstatic_source_dir {C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/modelsim} {questa=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/questa} {riviera=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/riviera} {activehdl=C:/Users/andyc/Documents/ECE-351-Project/Signal Generator/Signal Generator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
