


                               RTL Architect (TM)

               Version V-2023.12-SP5-3 for linux64 - Dec 17, 2024
                           Base build date 11/18/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
#!/bin/tcsh -f
# =============================================================================
# RISC-V CPU RTL Analysis and Synthesis Script for SKY130
# =============================================================================
# Description: This script performs RTL analysis, synthesis, and power 
#              analysis for the RISC-V CPU using SKY130 technology
# Author: CO502 Group 1
# Technology: SKY130 130nm Process
# =============================================================================
# Load shared configuration
source config.tcl
Loading shared configuration...
Using environment TEMP_RESULTS_DIR: temp_results_20251207_002802
Configuration loaded successfully
  Design: cpu
  Technology: SKY130 130nm
  Cores: 8
  Results directory: temp_results_20251207_002802
# -----------------------------------------------------------------------------
# Configuration and Setup
# -----------------------------------------------------------------------------
puts "========== Starting RTL Analysis and Synthesis =========="
========== Starting RTL Analysis and Synthesis ==========
puts "Technology: SKY130 130nm"
Technology: SKY130 130nm
puts "Design: RISC-V CPU Pipeline"
Design: RISC-V CPU Pipeline
# Configure mismatch handling
set_current_mismatch_config auto_fix 
1
set_attribute [get_mismatch_types missing_logical_reference] current_repair(auto_fix) create_blackbox
Warning: Changing current repair(handler) for a mismatch type in between a flow is not recommended. (DMM-011)
{missing_logical_reference}
# Set host options for parallel processing
set_host_options -max_cores $CORES
1
puts "Using $CORES cores for parallel processing"
Using 8 cores for parallel processing
# Application options
set_app_options -list {plan.macro.allow_unmapped_design true}
plan.macro.allow_unmapped_design true
# -----------------------------------------------------------------------------
# Library Setup
# -----------------------------------------------------------------------------
puts "========== Setting up SKY130 Libraries =========="
========== Setting up SKY130 Libraries ==========
# Search paths for libraries and source files
set search_path $SEARCH_PATHS
* ./ ../../cpu/cpu/ ../../cpu/ /tech/sky130/libs/sky130_library/ndm
# Create design library with SKY130 reference libraries
create_lib $LIB_NAME \
    -ref_libs "$REF_LIBS" \
    -technology $TECH_TF
Information: The command 'create_lib' cleared the undo history. (UNDO-016)
Warning: sky130_fd_sc_hd.tf line 26, unsupported syntax 'fatWireViaKeepoutMode' in 'Technology' section. It will be ignored. (TECH-002)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Layer 'via4/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Layer 'via4/met5' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Layer 'via3/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Layer 'via3/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Layer 'via2/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Layer 'via2/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Layer 'via/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Layer 'via/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Layer 'mcon/li1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: Layer 'mcon/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met4'. (sky130_fd_sc_hd.tf line 851) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met5'. (sky130_fd_sc_hd.tf line 859) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met3'. (sky130_fd_sc_hd.tf line 867) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met4'. (sky130_fd_sc_hd.tf line 875) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met2'. (sky130_fd_sc_hd.tf line 883) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met3'. (sky130_fd_sc_hd.tf line 891) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met1'. (sky130_fd_sc_hd.tf line 899) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met2'. (sky130_fd_sc_hd.tf line 907) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'li1'. (sky130_fd_sc_hd.tf line 915) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'met1'. (sky130_fd_sc_hd.tf line 923) (TECH-034)
Information: Loading technology file '/tech/sky130/libs/sky130_fd_sc_hd/sky130_fd_sc_hd.tf' (FILE-007)
{cpu_LIB}
puts "SKY130 libraries loaded successfully"
SKY130 libraries loaded successfully
# -----------------------------------------------------------------------------
# Design Analysis and Elaboration
# -----------------------------------------------------------------------------
puts "========== Analyzing and Elaborating Design =========="
========== Analyzing and Elaborating Design ==========
# Analyze RTL source files
analyze -f sv -vcs "-f $FILELIST"
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Parsing vcs commands file -f src.f
Compiling source file ../../cpu/cpu/cpu.v
Opening include file ../../cpu//alu/alu.v
Warning:  ../../cpu//alu/alu.v:47: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:48: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:49: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:50: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:51: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:54: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:55: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:58: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:61: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:62: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:65: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:68: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:90: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:94: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:95: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:98: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//alu/alu.v:99: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu//fpu/fpu.v
Warning:  ../../cpu//alu/alu.v:74: delay controls are ignored for synthesis. (VER-176)
Opening include file ../../cpu//reg_file/reg_file.v
Warning:  ../../cpu//reg_file/reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//reg_file/reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu//f_reg_file/f_reg_file.v
Warning:  ../../cpu//reg_file/reg_file.v:25: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//reg_file/reg_file.v:32: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//f_reg_file/f_reg_file.v:14: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//f_reg_file/f_reg_file.v:15: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//f_reg_file/f_reg_file.v:16: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu//immediate_generation_unit/immediate_generation_unit.v
Warning:  ../../cpu//f_reg_file/f_reg_file.v:26: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//f_reg_file/f_reg_file.v:33: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../cpu//control_unit/control_unit.v
Opening include file ../../cpu//support_modules/mux_2to1_3bit.v
Warning:  ../../cpu//control_unit/control_unit.v:55: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:72: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:77: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:104: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:119: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:136: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:147: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:154: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:155: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:159: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:166: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:167: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:174: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:179: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:196: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:203: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:217: delays for continuous assignment are ignored. (VER-173)
Warning:  ../../cpu//control_unit/control_unit.v:231: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu//branch_control_unit/branch_control_unit.v
Opening include file ../../cpu//forwarding_units/ex_forward_unit.v
Warning:  ../../cpu//branch_control_unit/branch_control_unit.v:22: delay controls are ignored for synthesis. (VER-176)
Opening include file ../../cpu//forwarding_units/mem_forward_unit.v
Opening include file ../../cpu//hazard_detection_unit/hazard_detection_unit.v
Opening include file ../../cpu//pipeline_flush_unit/pipeline_flush_unit.v
Opening include file ../../cpu//pipeline_registers/pr_if_id.v
Opening include file ../../cpu//pipeline_registers/pr_id_ex.v
Warning:  ../../cpu//pipeline_registers/pr_if_id.v:17: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_if_id.v:18: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_if_id.v:22: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_if_id.v:23: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../cpu//pipeline_registers/pr_ex_mem.v
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:79: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:80: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:81: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:82: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:83: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:84: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:85: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_id_ex.v:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../cpu//pipeline_registers/pr_mem_wb.v
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:44: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:45: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_ex_mem.v:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Opening include file ../../cpu//support_modules/plus_4_adder.v
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:35: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:36: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:37: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:38: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:39: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:40: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//pipeline_registers/pr_mem_wb.v:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  ../../cpu//support_modules/plus_4_adder.v:8: delays for continuous assignment are ignored. (VER-173)
Opening include file ../../cpu//support_modules/mux_4to1_32bit.v
Opening include file ../../cpu//support_modules/mux_2to1_32bit.v
Presto compilation completed successfully.
Elapsed = 00:00:00.04, CPU = 00:00:00.03
1
# Elaborate the design
elaborate $DESIGN_NAME

Inferred memory devices in process
	in routine cpu line 254 in file
		'../../cpu/cpu/cpu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       PC_reg        | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cpu)
Information: Elaborating HDL template WORK:plus_4_adder instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (plus_4_adder)
Information: Elaborating HDL template WORK:mux_2to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_32bit)
Information: Elaborating HDL template WORK:pr_if_id instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_if_id line 13 in file
		'../../cpu//pipeline_registers/pr_if_id.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ID_INSTRUCTION_reg  | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      ID_PC_reg      | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pr_if_id)
Information: Elaborating HDL template WORK:control_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (control_unit)
Information: Elaborating HDL template WORK:reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine reg_file line 19 in file
		'../../cpu//reg_file/reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (reg_file)
Information: Elaborating HDL template WORK:f_reg_file instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine f_reg_file line 20 in file
		'../../cpu//f_reg_file/f_reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    REGISTERS_reg    | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (f_reg_file)
Information: Elaborating HDL template WORK:immediate_generation_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 18 in file
	'../../cpu//immediate_generation_unit/immediate_generation_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully. (immediate_generation_unit)
Information: Elaborating HDL template WORK:hazard_detection_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (hazard_detection_unit)
Information: Elaborating HDL template WORK:pipeline_flush_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (pipeline_flush_unit)
Information: Elaborating HDL template WORK:pr_id_ex instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_id_ex line 45 in file
		'../../cpu//pipeline_registers/pr_id_ex.v'.
=============================================================================================
|           Register Name           |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=============================================================================================
|      EX_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             EX_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_REG_DATA1_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA1_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_FREG_DATA3_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_IMMEDIATE_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR1_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_REG_READ_ADDR3_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|         EX_ALU_SELECT_reg         | Flip-flop |   6   |  Y  | Y  | N  | N  | N  | N  | N  |
|      EX_OPERAND1_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      EX_OPERAND2_SELECT_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         EX_FPU_SELECT_reg         | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          EX_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| EX_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       EX_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|        EX_BRANCH_CTRL_reg         | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
=============================================================================================
Presto compilation completed successfully. (pr_id_ex)
Information: Elaborating HDL template WORK:mux_4to1_32bit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (mux_4to1_32bit)
Information: Elaborating HDL template WORK:alu instantiated from 'cpu'. (ELAB-193)
Warning:  ../../cpu//alu/alu.v:58: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu//alu/alu.v:68: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu//alu/alu.v:81: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu//alu/alu.v:84: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../cpu//alu/alu.v:94: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../cpu//alu/alu.v:98: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 72 in file
	'../../cpu//alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 102 in file
	'../../cpu//alu/alu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           104            |    auto/auto     |
===============================================
Presto compilation completed successfully. (alu)
Information: Elaborating HDL template WORK:fpu instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 170 in file
	'../../cpu//fpu/fpu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           171            |    auto/auto     |
===============================================
Warning:  ../../cpu//fpu/fpu.v:67: Netlist for always block is empty. (ELAB-985)
Presto compilation completed successfully. (fpu)
Information: Elaborating HDL template WORK:branch_control_unit instantiated from 'cpu'. (ELAB-193)

Statistics for case statements in always block at line 20 in file
	'../../cpu//branch_control_unit/branch_control_unit.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully. (branch_control_unit)
Information: Elaborating HDL template WORK:ex_forward_unit instantiated from 'cpu'. (ELAB-193)
Presto compilation completed successfully. (ex_forward_unit)
Information: Elaborating HDL template WORK:pr_ex_mem instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_ex_mem line 37 in file
		'../../cpu//pipeline_registers/pr_ex_mem.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|      MEM_WB_VALUE_SELECT_reg       | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|             MEM_PC_reg             | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_ALU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_REG_DATA2_reg          | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_FPU_OUT_reg           | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|         MEM_FREG_DATA2_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_WRITE_ADDR_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_REG_READ_ADDR2_reg       | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|          MEM_REG_TYPE_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|        MEM_REG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_FREG_WRITE_EN_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| MEM_DATA_MEM_WRITE_DATA_SELECT_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_WRITE_reg       | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|       MEM_DATA_MEM_READ_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
==============================================================================================
Presto compilation completed successfully. (pr_ex_mem)
Information: Elaborating HDL template WORK:mem_forward_unit instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine mem_forward_unit line 17 in file
		'../../cpu//forwarding_units/mem_forward_unit.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   MEM_FWD_SEL_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully. (mem_forward_unit)
Information: Elaborating HDL template WORK:pr_mem_wb instantiated from 'cpu'. (ELAB-193)

Inferred memory devices in process
	in routine pr_mem_wb line 31 in file
		'../../cpu//pipeline_registers/pr_mem_wb.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|  WB_WB_VALUE_SELECT_reg   | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|         WB_PC_reg         | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_ALU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
| WB_DATA_MEM_READ_DATA_reg | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|      WB_FPU_OUT_reg       | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|   WB_REG_WRITE_ADDR_reg   | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|    WB_REG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_FREG_WRITE_EN_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   WB_DATA_MEM_READ_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (pr_mem_wb)
Information: Elaborating HDL template WORK:mux_2to1_3bit instantiated from 'control_unit'. (ELAB-193)
Presto compilation completed successfully. (mux_2to1_3bit)
Information: Design elaboration summary: (FLW-8550)
Number of modules read: 20
Top level ports:        171
Total in all modules
  Ports:                2624
  Nets:                 9267
  Instances:            4328
Design summary end. (FLW-8551)
Elapsed = 00:00:00.81, CPU = 00:00:00.78
1
set_top_module $TOP_MODULE
Information: User units loaded from library 'sky130_fd_sc_hd' (LNK-040)
Information: Added key list 'DesignWare' to design 'cpu'. (DWS-0216)
Gensys attachment is created: presto_gensys.attach:cpu_LIB:cpu.design 
Elapsed = 00:00:07.95, CPU = 00:00:07.82
1
puts "Design elaboration completed"
Design elaboration completed
# -----------------------------------------------------------------------------
# Technology Setup and Constraints
# -----------------------------------------------------------------------------
puts "========== Loading Technology Setup =========="
========== Loading Technology Setup ==========
source tz_setup.tcl
Loading shared configuration...
Using environment TEMP_RESULTS_DIR: temp_results_20251207_002802
Configuration loaded successfully
  Design: cpu
  Technology: SKY130 130nm
  Cores: 8
  Results directory: temp_results_20251207_002802
========== SKY130 Technology Setup ==========
Configuring synthesis flow options...
Loading SKY130 parasitic technology files...
SKY130 parasitic models loaded
Setting up clock gating options for SKY130...
Warning: This option -max_number_of_levels will be ignored during clock gating insertion/optimizations. (CGT-3003)
The following clock gating options are applied to: top-level (design)
Minimum bitwidth: 3
Maximum fanout: 16
The following clock gating style is applied to: top-level (design)
Target: pos_edge_flip_flop 
Test control position: before
Observation output: false
Clock gating configured for SKY130
Setting optimization controls...
Creating operating scenarios...
Created scenario func@nominal for mode func and corner nominal
All analysis types are activated.
Scenario func@nominal (mode func corner nominal) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Operating scenario func@nominal created and set as current
Loading design constraints...
Information: Timer using 8 threads
Clock constraints loaded from ./sdc/clocks.sdc
========== Setup Status Report ==========
****************************************
Report : scenario
Design : cpu
Version: V-2023.12-SP5-3
Date   : Sun Dec  7 00:28:29 2025
****************************************

                                                                     Leakage  Dynamic                              Cell  Signal
Name            Mode            Corner          Active  Setup  Hold  Power    Power    Max_tran  Max_cap  Min_cap  EM    EM
----------------------------------------------------------------------------------------------------------------------------------
func@nominal *  func            nominal         true    true   false true     true     true      true     true     false false

========== SKY130 Technology Setup Complete ==========
# Force timing update after loading constraints
update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-12-07 00:28:29 / Session:  00:00:17 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 626 MB (FLW-8100)
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 21480 cells affected for early, 21480 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Warning: No physical information exists for design 'cpu'. Zero interconnect delay is used in timing analysis. (TIM-101)
Warning: The extractor can not be initialized for design 'cpu'. Zero interconnect delay is used in timing analysis. (TIM-102)
Warning: Batch extraction is skipped for block "cpu"
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 49465, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 6956. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2025-12-07 00:28:31 / Session:  00:00:19 / Command:  00:00:01 / CPU:  00:00:06 / Memory: 686 MB (FLW-8100)
1
# Verify clock constraints were loaded
puts "========== Verifying Clock Constraints =========="
========== Verifying Clock Constraints ==========
set all_clocks [get_clocks -quiet *]
{CLK}
if {[llength $all_clocks] == 0} {
    puts "ERROR: No clocks found after loading constraints!"
    puts "Checking for clock ports in design..."
    set clk_ports [get_ports -quiet *CLK*]
    if {[llength $clk_ports] > 0} {
        puts "Found clock port(s): [get_object_name $clk_ports]"
        puts "Attempting to create clock manually..."
        # Try to create clock on CLK port with default period
        create_clock -name CLK -period 10.0 [get_ports CLK]
        set all_clocks [get_clocks -quiet *]
    }
    if {[llength $all_clocks] == 0} {
        puts "FATAL: Unable to create or find clocks. Exiting."
        exit 1
    }
}
puts "Clocks found in design:"
Clocks found in design:
foreach clk $all_clocks {
    set clk_name [get_object_name $clk]
    set clk_period [get_attribute $clk period]
    puts "  - $clk_name (period: $clk_period ns)"
}
  - CLK (period: 10.000000 ns)
puts "=============================================="
==============================================
# -----------------------------------------------------------------------------
# RTL Optimization
# -----------------------------------------------------------------------------
puts "========== Starting RTL Optimization =========="
========== Starting RTL Optimization ==========
rtl_opt
Warning: app_option compile.flow.constant_and_unloaded_propagation_with_no_boundary_opt will be set as false during the rtl_opt. (RTLA-800)
Warning: Ignoring -as_user_default option since application option <opt.mux.rtla_use_xref_signatures> is global scoped. (NDMUI-1004)
Information: Starting 'rtl_opt' (FLW-8000)
Information: Time: 2025-12-07 00:28:31 / Session:  00:00:19 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 689 MB (FLW-8100)
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
****************************************
Report : report_tbcs
Version: V-2023.12-SP5-3
Date   : Sun Dec  7 00:28:31 2025
****************************************
INFO: Start environment monitoring: recipes
INFO: compile_fusion is running in balanced flow mode.
INFO: EIO v2 is enabled
INFO: Cost Function Configuration 0.5/0.5/0.5/0.5
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning (FLW-8000)
Information: Time: 2025-12-07 00:28:35 / Session:  00:00:23 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 758 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning / Load Design (FLW-8000)
Information: Time: 2025-12-07 00:28:35 / Session:  00:00:23 / Command:  00:00:03 / CPU:  00:00:03 / Memory: 758 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Load Design (FLW-8001)
Information: Time: 2025-12-07 00:28:35 / Session:  00:00:23 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 768 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / MV Cell Insertion (FLW-8000)
Information: Time: 2025-12-07 00:28:35 / Session:  00:00:23 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 768 MB (FLW-8100)
MV related app options set by user:
Information: Ending   rtl_opt / conditioning / MV Cell Insertion (FLW-8001)
Information: Time: 2025-12-07 00:28:35 / Session:  00:00:23 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 768 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8000)
Information: Time: 2025-12-07 00:28:35 / Session:  00:00:23 / Command:  00:00:04 / CPU:  00:00:04 / Memory: 768 MB (FLW-8100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][31] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][30] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][29] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][28] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][27] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][26] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][25] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][24] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][23] is removed as constant '0'. (SQM-4100)
Information: The register ID_REG_FILE/REGISTERS_reg[0][22] is removed as constant '0'. (SQM-4100)
Information: 32 registers were removed as constant. Use report_transformed_registers for a list. (SQM-3100)
Information: 1 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 2710, After Sharing = 2710, Savings = 0 (SQM-2000)
Information: 22 out of 32 SQM-4100 messages were not printed due to limit 10 (after 'rtl_opt' at rtla.tcl:102) (MSG-3913)
Information: Ending   rtl_opt / conditioning / Constant and Equal Register Detection (FLW-8001)
Information: Time: 2025-12-07 00:28:37 / Session:  00:00:24 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 807 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Register Merging (FLW-8000)
Information: Time: 2025-12-07 00:28:37 / Session:  00:00:24 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 807 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Register Merging (FLW-8001)
Information: Time: 2025-12-07 00:28:37 / Session:  00:00:24 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 807 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-12-07 00:28:37 / Session:  00:00:24 / Command:  00:00:05 / CPU:  00:00:05 / Memory: 807 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-12-07 00:28:37 / Session:  00:00:25 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 807 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8000)
Information: Time: 2025-12-07 00:28:37 / Session:  00:00:25 / Command:  00:00:06 / CPU:  00:00:06 / Memory: 807 MB (FLW-8100)
Information: Identified 1 crossbars in module 'f_reg_file'. 0 out of 0 potentially congested crossbars amongst these are candidates for mux tree implementation. (MUX-6091)
Information: Identified 1 crossbars in module 'reg_file'. 0 out of 0 potentially congested crossbars amongst these are candidates for mux tree implementation. (MUX-6091)
Information: Timer using 8 threads
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (1) (FLW-8001)
Information: Time: 2025-12-07 00:28:43 / Session:  00:00:31 / Command:  00:00:12 / CPU:  00:00:41 / Memory: 1045 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8000)
Information: Time: 2025-12-07 00:28:43 / Session:  00:00:31 / Command:  00:00:12 / CPU:  00:00:41 / Memory: 1045 MB (FLW-8100)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: Added key list 'DesignWare' to design 'cpu'. (DWS-0216)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Information: The hierarchy  is ungrouped due to set_ungroup directive. (UNG-1002)
Warning: No cell bus will be mapped to multibit because there is no multibit cells in the cell libraries. (SQM-1040)
Information: Shift register Inferencing is enabled so only head flop will be replaced with scan cell and not all registers in shift register chains are scan replaced. (SQM-1074)
Warning: For sequential element 'MEM_FWD_SEL_reg' of module 'mem_forward_unit' : No latches available in library with requested scan type. Instance 'MEM_FWD_UNIT/MEM_FWD_SEL_reg' is mapped to non-scan latch 'sky130_fd_sc_hd/sky130_fd_sc_hd__dlxtp_1' (SQM-1019)
Information: 19 out of 20 SQM-1040 messages were not printed due to limit 1  (MSG-3913)
Information: 19 out of 20 SQM-1074 messages were not printed due to limit 1  (MSG-3913)
Information: Ending   rtl_opt / conditioning / High-Level Optimization and Technology Mapping (2) (FLW-8001)
Information: Time: 2025-12-07 00:29:03 / Session:  00:00:51 / Command:  00:00:32 / CPU:  00:01:26 / Memory: 1201 MB (FLW-8100)
Information: RTL multibit banking summary. (SQM-2008)
	Total candidates in design:2710
	Total candidates ignored:  2698
	Total candidates banked:   0
	Banking Ratio of this pass:0.00%
	Banking ratio             :0.00% (Before banking 0.00%)
	Use report_multibit for details.
Information: Starting rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8000)
Information: Time: 2025-12-07 00:29:03 / Session:  00:00:51 / Command:  00:00:32 / CPU:  00:01:26 / Memory: 1201 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / DFT Core Wrapper Analysis (FLW-8001)
Information: Time: 2025-12-07 00:29:03 / Session:  00:00:51 / Command:  00:00:32 / CPU:  00:01:26 / Memory: 1201 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) (FLW-8000)
Information: Time: 2025-12-07 00:29:03 / Session:  00:00:51 / Command:  00:00:32 / CPU:  00:01:26 / Memory: 1201 MB (FLW-8100)
Information: 1 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 2710, After Sharing = 2710, Savings = 0 (SQM-2000)
Information: Starting rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8000)
Information: Time: 2025-12-07 00:29:05 / Session:  00:00:53 / Command:  00:00:33 / CPU:  00:01:28 / Memory: 1240 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) / Constant Propagation and Register Optimization (FLW-8001)
Information: Time: 2025-12-07 00:29:05 / Session:  00:00:53 / Command:  00:00:34 / CPU:  00:01:29 / Memory: 1240 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Logic Simplification (2) (FLW-8001)
Information: Time: 2025-12-07 00:29:05 / Session:  00:00:53 / Command:  00:00:34 / CPU:  00:01:29 / Memory: 1240 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Clock Gate Insertion (FLW-8500)
--------------------------------------------------------------------------------
|                             Clock Gating Options                             |
--------------------------------------------------------------------------------
|         Objects         |    Minimum Bitwidth     |      Maximum Fanout      |
--------------------------+-------------------------+---------------------------
|   top-level (design)    |          3 (d)          |      Unlimited (d)       |
--------------------------------------------------------------------------------

Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 3
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          65 |           2112 |       2112 |    77.96%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |   597 |      597
 Not Processed.                                            |     1 |        1
--------------------------------------------------------------------------------
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -     218157.98           -       17523              0.01      1239
Information: Ending   rtl_opt / conditioning (FLW-8001)
Information: Time: 2025-12-07 00:29:05 / Session:  00:00:53 / Command:  00:00:34 / CPU:  00:01:29 / Memory: 1240 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning (FLW-8000)
Information: Time: 2025-12-07 00:29:05 / Session:  00:00:53 / Command:  00:00:34 / CPU:  00:01:29 / Memory: 1240 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / conditioning / Load Design (FLW-8000)
Information: Time: 2025-12-07 00:29:05 / Session:  00:00:53 / Command:  00:00:34 / CPU:  00:01:29 / Memory: 1240 MB (FLW-8100)
Warning: Auto deriving 'horizontal' routing direction for layer 'li1'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'met1'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'met2'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'met3'. (DMM-115)
Warning: Auto deriving 'horizontal' routing direction for layer 'met4'. (DMM-115)
Warning: Auto deriving 'vertical' routing direction for layer 'met5'. (DMM-115)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Information: Generated core area = 309101.437500 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 554.88} {557.06 554.88} {557.06 0} } (AFP-2022)
Information: Change threshold for extractor is reset. (FLW-1300)
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 17431 cells affected for early, 17431 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Ending   rtl_opt / conditioning / Load Design (FLW-8001)
Information: Time: 2025-12-07 00:29:07 / Session:  00:00:55 / Command:  00:00:35 / CPU:  00:01:34 / Memory: 1240 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Clock Gate Re-structuring (FLW-8000)
Information: Time: 2025-12-07 00:29:07 / Session:  00:00:55 / Command:  00:00:35 / CPU:  00:01:34 / Memory: 1240 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Clock Gate Re-structuring (FLW-8500)
Number of Pre-Existing Clock Gates with dont touch attribute: 0
Number of ICG library cells with CTS purpose: 3
---------------------------------------------------------------------------------------------
                          Tool Gated Register Summary                                        
---------------------------------------------------------------------------------------------
Clock Gating Type                   | Number of   | Register Count | Equivalent | % of Gated 
                                    | Clock Gates |                | Bitwidth   | Bits       
---------------------------------------------------------------------------------------------
Regular Clock Gating                |          65 |           2112 |       2112 |    77.96%
---------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------
                 Regular Clock Gating Ungated Register Summary                  
--------------------------------------------------------------------------------
 Ungated Reason                                            | Count | Bitwidth   
--------------------------------------------------------------------------------
 Enable is Constant One.                                   |   597 |      597
 Not Processed.                                            |     1 |        1
--------------------------------------------------------------------------------
Information: Ending   rtl_opt / conditioning / Clock Gate Re-structuring (FLW-8001)
Information: Time: 2025-12-07 00:29:07 / Session:  00:00:55 / Command:  00:00:36 / CPU:  00:01:34 / Memory: 1240 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (1) (FLW-8000)
Information: Time: 2025-12-07 00:29:07 / Session:  00:00:55 / Command:  00:00:36 / CPU:  00:01:34 / Memory: 1240 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (1) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-12-07 00:29:07 / Session:  00:00:55 / Command:  00:00:36 / CPU:  00:01:34 / Memory: 1240 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (1) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-12-07 00:29:09 / Session:  00:00:57 / Command:  00:00:37 / CPU:  00:01:35 / Memory: 1240 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Starting rtl_opt / conditioning / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8000)
Information: Time: 2025-12-07 00:29:10 / Session:  00:00:58 / Command:  00:00:39 / CPU:  00:01:39 / Memory: 1240 MB (FLW-8100)
Module: DW_div_a_width32_b_width32_tc_mode1_rem_mode1, Elapsed Time: 00:00:01, CPU Time: 00:00:04, Total Mem: 1.88 GB, Mem: 185.41 MB, Time: Sun Dec  7 00:29:13 2025
Warning: Net name 'N_407' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_416' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_410' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_427' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_434' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_441' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_450' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_483' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_523' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_511' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_539' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_550' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_559' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_538' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_564' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_570' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_580' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_579' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_583' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_584' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_408' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_403' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_417' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_438' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_419' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_435' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_452' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_431' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_508' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_506' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_514' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_513' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_469' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_544' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_540' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_485' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_554' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_553' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_576' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_558' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_498' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'quotient[29]' is renamed to 'hvoHier_quotient[29]' in module 'DW_div_a_width32_b_width24_tc_mode0_rem_mode1_J103_P4_D3_D2' in output file. (VW-010)
Warning: Net name 'quotient[26]' is renamed to 'hvoHier_quotient[26]' in module 'DW_div_a_width32_b_width24_tc_mode0_rem_mode1_J103_P4_D3_D2' in output file. (VW-010)
Warning: Net name 'quotient[23]' is renamed to 'hvoHier_quotient[23]' in module 'DW_div_a_width32_b_width24_tc_mode0_rem_mode1_J103_P4_D3_D2' in output file. (VW-010)
Warning: Net name 'N_290' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_286' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_313' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_303' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_302' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_286' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_339' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_308' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_301' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_341' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_335' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_324' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_354' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_335' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_373' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_369' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_328' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_353' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_390' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_360' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_407' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_416' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_410' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_427' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_434' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_441' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_450' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_483' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_523' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_511' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_539' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_550' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_559' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_538' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_564' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_570' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_580' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_579' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_583' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_584' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_407' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_416' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_410' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_427' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_434' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_423' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_449' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_441' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_450' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_462' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_446' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_483' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_453' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_523' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_511' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_502' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_539' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_550' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_559' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_522' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_538' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_564' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_527' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_555' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_570' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_580' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_582' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_579' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_583' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_584' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_587' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_408' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_403' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_417' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_438' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_419' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_435' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_452' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_431' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_508' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_506' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_514' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_513' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_469' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_544' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_540' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_485' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_554' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_553' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_576' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_558' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_498' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_408' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_403' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_417' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_415' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_438' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_419' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_443' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_439' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_435' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_420' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_452' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_445' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_431' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_455' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_507' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_508' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_430' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_481' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_515' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_506' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_457' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_514' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_513' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_469' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_497' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_544' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_540' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_485' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_519' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_554' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_553' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_488' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_526' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_576' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_558' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_498' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_581' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'quotient[29]' is renamed to 'hvoHier_quotient[29]' in module 'DW_div_a_width32_b_width24_tc_mode0_rem_mode1_J718_P4_D3_D2' in output file. (VW-010)
Warning: Net name 'quotient[26]' is renamed to 'hvoHier_quotient[26]' in module 'DW_div_a_width32_b_width24_tc_mode0_rem_mode1_J718_P4_D3_D2' in output file. (VW-010)
Warning: Net name 'quotient[23]' is renamed to 'hvoHier_quotient[23]' in module 'DW_div_a_width32_b_width24_tc_mode0_rem_mode1_J718_P4_D3_D2' in output file. (VW-010)
Warning: Net name 'N_290' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_286' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_313' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_303' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_302' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_286' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_339' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_308' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_301' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_341' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_335' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_324' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_354' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_335' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_373' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_369' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_328' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_353' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_390' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_360' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_387' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_374' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_368' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_387' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_374' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_368' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_387' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_374' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_368' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'quotient[29]' is renamed to 'hvoHier_quotient[29]' in module 'DW_div_a_width32_b_width24_tc_mode0_rem_mode1_J718_P5_D3_D2' in output file. (VW-010)
Warning: Net name 'quotient[26]' is renamed to 'hvoHier_quotient[26]' in module 'DW_div_a_width32_b_width24_tc_mode0_rem_mode1_J718_P5_D3_D2' in output file. (VW-010)
Warning: Net name 'quotient[23]' is renamed to 'hvoHier_quotient[23]' in module 'DW_div_a_width32_b_width24_tc_mode0_rem_mode1_J718_P5_D3_D2' in output file. (VW-010)
Warning: Net name 'N_290' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_286' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_313' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_303' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_302' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_286' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_321' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_339' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_308' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_301' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_341' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_335' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_324' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_347' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_354' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_345' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_335' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_359' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_373' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_369' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_328' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_377' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_394' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_381' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_353' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_389' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_390' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_398' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_360' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_387' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_374' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_368' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_387' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_374' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_368' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_387' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_374' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_368' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net name 'N_386' is omitted from the output file, because the net name does not match a connected port name. The net is implicitly renamed to match one of its connected ports. (VW-007)
Warning: Net 'EX_ALU/DATA1[31]' is already connected to pin 'EX_ALU/DATA1[31]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'MEM_PC_PLUS_4_ADDER/IN[1]' is already connected to pin 'MEM_PC_PLUS_4_ADDER/IN[1]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'MEM_PC_PLUS_4_ADDER/IN[0]' is already connected to pin 'MEM_PC_PLUS_4_ADDER/IN[0]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_33/u_div/tmp_net104332' is already connected to pin 'EX_ALU/snps_DIVREM_33/u_div/u_absval_AAbs/ABSVAL[30]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_33/u_div/tmp_net104335' is already connected to pin 'EX_ALU/snps_DIVREM_33/u_div/u_absval_AAbs/ABSVAL[27]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_33/u_div/tmp_net104334' is already connected to pin 'EX_ALU/snps_DIVREM_33/u_div/u_absval_AAbs/ABSVAL[28]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_33/u_div/tmp_net104335' is already connected to pin 'EX_ALU/snps_DIVREM_33/u_div/u_absval_AAbs/ABSVAL[27]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_33/u_div/tmp_net104335' is already connected to pin 'EX_ALU/snps_DIVREM_33/u_div/u_absval_AAbs/ABSVAL[27]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_33/u_div/tmp_net104338' is already connected to pin 'EX_ALU/snps_DIVREM_33/u_div/u_absval_AAbs/ABSVAL[24]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_ALU/snps_DIVREM_33/u_div/tmp_net104337' is already connected to pin 'EX_ALU/snps_DIVREM_33/u_div/u_absval_AAbs/ABSVAL[25]'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/u_div/u_add_PartRem_10_2/ctmn_387524' is already connected to pin 'EX_FPU/div_97/u_div/u_add_PartRem_10_2/ctmi_124368/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/u_div/u_add_PartRem_10_2/ctmn_387529' is already connected to pin 'EX_FPU/div_97/u_div/u_add_PartRem_10_2/ctmi_124372/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/u_div/u_add_PartRem_10_2/ctmn_387531' is already connected to pin 'EX_FPU/div_97/u_div/u_add_PartRem_10_2/ctmi_124373/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/u_div/u_add_PartRem_0_5/ctmn_402497' is already connected to pin 'EX_FPU/div_97/u_div/u_add_PartRem_0_5/ctmi_128324/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/u_div/u_add_PartRem_0_7/ctmn_403253' is already connected to pin 'EX_FPU/div_97/u_div/u_add_PartRem_0_7/ctmi_128485/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/u_div/ctmn_149572' is already connected to pin 'EX_FPU/div_97/u_div/ctmi_47392/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/u_div/ctmn_149570' is already connected to pin 'EX_FPU/div_97/u_div/ctmi_47390/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/u_div/ctmn_149405' is already connected to pin 'EX_FPU/div_97/A145468/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/u_div/ctmn_149401' is already connected to pin 'EX_FPU/div_97/A145467/X'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/u_div/u_add_B3/ctmn_437318' is already connected to pin 'EX_FPU/div_97/u_div/u_add_B3/ctmi_137981/Y'. It may cause loss of switching activity. (POW-116)
Information: 37 out of 47 POW-116 messages were not printed due to limit 10  (MSG-3913)
Information: 42 out of 52 POW-116 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   rtl_opt / conditioning / Optimization (1) / Timing Optimization and DesignWare Reselection (FLW-8001)
Information: Time: 2025-12-07 00:33:00 / Session:  00:04:48 / Command:  00:04:29 / CPU:  00:13:06 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (1) (FLW-8001)
Information: Time: 2025-12-07 00:33:00 / Session:  00:04:48 / Command:  00:04:29 / CPU:  00:13:06 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Register Retiming (FLW-8000)
Information: Time: 2025-12-07 00:33:00 / Session:  00:04:48 / Command:  00:04:29 / CPU:  00:13:06 / Memory: 6967 MB (FLW-8100)
Information: Result of rtl_opt / conditioning / Register Retiming (FLW-8500)
Information: No instance marked for retiming. (RTM-1031)
Information: Ending   rtl_opt / conditioning / Register Retiming (FLW-8001)
Information: Time: 2025-12-07 00:33:07 / Session:  00:04:54 / Command:  00:04:35 / CPU:  00:13:13 / Memory: 6967 MB (FLW-8100)
Information: 1 registers were found constant but could not be removed due to restrictions. (SQM-3103)
Information: Register Bits Before Sharing = 9, After Sharing = 9, Savings = 0 (SQM-2000)
Information: Starting rtl_opt / conditioning / Optimization (2) (FLW-8000)
Information: Time: 2025-12-07 00:33:09 / Session:  00:04:57 / Command:  00:04:38 / CPU:  00:13:15 / Memory: 6967 MB (FLW-8100)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
Information: Ending   rtl_opt / conditioning / Optimization (2) (FLW-8001)
Information: Time: 2025-12-07 00:33:40 / Session:  00:05:28 / Command:  00:05:09 / CPU:  00:14:07 / Memory: 6967 MB (FLW-8100)
Information: Structural Congestion Optimization technology (Early SCO) has been enabled. (SCO-0001)
Information: Design has 49960 unplaced cells after preCond2Placement (FLW-5112)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Starting rtl_opt / conditioning / Optimization (3) (FLW-8000)
Information: Time: 2025-12-07 00:33:44 / Session:  00:05:32 / Command:  00:05:12 / CPU:  00:14:18 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (3) / Timing Optimization (FLW-8000)
Information: Time: 2025-12-07 00:33:44 / Session:  00:05:32 / Command:  00:05:12 / CPU:  00:14:18 / Memory: 6967 MB (FLW-8100)
Warning: Net 'EX_ALU/snps_DIVREM_34/tmp_net187380' is already connected to pin 'EX_ALU/snps_DIVREM_34/A207167/Y'. It may cause loss of switching activity. (POW-116)
Information: Ending   rtl_opt / conditioning / Optimization (3) / Timing Optimization (FLW-8001)
Information: Time: 2025-12-07 00:34:45 / Session:  00:06:32 / Command:  00:06:13 / CPU:  00:21:21 / Memory: 6967 MB (FLW-8100)
Warning: Net 'EX_FPU/div_97/N505329' is already connected to pin 'EX_FPU/div_97/A211976/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/N504832' is already connected to pin 'EX_FPU/div_97/A210915/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/N504833' is already connected to pin 'EX_FPU/div_97/A210916/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/N503519' is already connected to pin 'EX_FPU/div_97/A208246/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/ctmn_471133' is already connected to pin 'EX_FPU/div_97/A205946/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/N503523' is already connected to pin 'EX_FPU/div_97/A208253/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/ctmn_469527' is already connected to pin 'EX_FPU/div_97/ctmi_155428/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/ctmn_465569' is already connected to pin 'EX_FPU/div_97/A208259/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/ctmn_465677' is already connected to pin 'EX_FPU/div_97/ctmi_151561/Y'. It may cause loss of switching activity. (POW-116)
Warning: Net 'EX_FPU/div_97/ctmn_465431' is already connected to pin 'EX_FPU/div_97/ctmi_151320/X'. It may cause loss of switching activity. (POW-116)
Information: 85 out of 95 POW-116 messages were not printed due to limit 10  (MSG-3913)
Information: Ending   rtl_opt / conditioning / Optimization (3) (FLW-8001)
Information: Time: 2025-12-07 00:34:46 / Session:  00:06:34 / Command:  00:06:15 / CPU:  00:21:28 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (4) (FLW-8000)
Information: Time: 2025-12-07 00:34:46 / Session:  00:06:34 / Command:  00:06:15 / CPU:  00:21:28 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (4) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-12-07 00:34:46 / Session:  00:06:34 / Command:  00:06:15 / CPU:  00:21:28 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (4) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-12-07 00:34:54 / Session:  00:06:42 / Command:  00:06:22 / CPU:  00:21:40 / Memory: 6967 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Ending   rtl_opt / conditioning / Optimization (4) (FLW-8001)
Information: Time: 2025-12-07 00:35:00 / Session:  00:06:48 / Command:  00:06:28 / CPU:  00:22:09 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (5) (FLW-8000)
Information: Time: 2025-12-07 00:35:00 / Session:  00:06:48 / Command:  00:06:28 / CPU:  00:22:09 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Optimization (5) / Logic Simplification and Register Optimization (FLW-8000)
Information: Time: 2025-12-07 00:35:00 / Session:  00:06:48 / Command:  00:06:28 / CPU:  00:22:09 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (5) / Logic Simplification and Register Optimization (FLW-8001)
Information: Time: 2025-12-07 00:35:00 / Session:  00:06:48 / Command:  00:06:29 / CPU:  00:22:09 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / conditioning / Optimization (5) (FLW-8001)
Information: Time: 2025-12-07 00:35:00 / Session:  00:06:48 / Command:  00:06:29 / CPU:  00:22:09 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Auto-Floorplan (2) (FLW-8000)
Information: Time: 2025-12-07 00:35:00 / Session:  00:06:48 / Command:  00:06:29 / CPU:  00:22:09 / Memory: 6967 MB (FLW-8100)
Information: Initializing core and die (AFP-1001)
Information: Initializing rows (AFP-1003)
Information: Initializing tracks (AFP-1004)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.20%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
Information: Generated core area = 560506.312500 (AFP-2021)
Information: Generated core boundary = { {0 0} {0 748} {749.34 748} {749.34 0} } (AFP-2022)
Information: Shaping unshaped voltage areas (AFP-1011)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: li1
Max routing layer: met5


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 171
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 171
CPU Time for Pin Creation: 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Total Pin Placement CPU Time: 00:00:00.04u 00:00:00.00s 00:00:00.04e: 
Information: Result of rtl_opt / conditioning / Auto-Floorplan (2) (FLW-8500)
Information: Auto-Floorplan Summary (AFP-2023)
-------------------------------------------------------------------------------
              origin           area     boundary
core  auto-floorplan         560506   { {0 0} {0 748} {749.34 748} {749.34 0} }
die   auto-floorplan         560506   { {0 0} {0 748} {749.34 748} {749.34 0} }
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
objects             total        candidates          modified         preserved                 
voltage areas           0                 0                 0                 0
ios                     0                 0                 0                 0
macros                  0                 0                 0                 0
pins                  171               171               171                 0
-------------------------------------------------------------------------------
Information: Ending   rtl_opt / conditioning / Auto-Floorplan (2) (FLW-8001)
Information: Time: 2025-12-07 00:35:00 / Session:  00:06:48 / Command:  00:06:29 / CPU:  00:22:10 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / conditioning / Secondary PG connections (FLW-8000)
Information: Time: 2025-12-07 00:35:00 / Session:  00:06:48 / Command:  00:06:29 / CPU:  00:22:10 / Memory: 6967 MB (FLW-8100)
Information: Secondary PG:  Secondary PG connections skipped because it is not a UPF design (FLW-1247)
Information: Ending   rtl_opt / conditioning / Secondary PG connections (FLW-8001)
Information: Time: 2025-12-07 00:35:00 / Session:  00:06:48 / Command:  00:06:29 / CPU:  00:22:10 / Memory: 6967 MB (FLW-8100)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                          -           -         -         -     393489.88           -       51633              0.11      6966
Information: Ending   rtl_opt / conditioning (FLW-8001)
Information: Time: 2025-12-07 00:35:00 / Session:  00:06:48 / Command:  00:06:29 / CPU:  00:22:10 / Memory: 6967 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation (FLW-8000)
Information: Time: 2025-12-07 00:35:00 / Session:  00:06:48 / Command:  00:06:29 / CPU:  00:22:10 / Memory: 6967 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Timer using 8 threads
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 51633 cells affected for early, 51633 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (7493400 7480000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Change threshold for extractor is reset. (FLW-1300)
Information: Starting rtl_opt / estimation / Load Design (FLW-8000)
Information: Time: 2025-12-07 00:35:04 / Session:  00:06:52 / Command:  00:06:32 / CPU:  00:22:22 / Memory: 6967 MB (FLW-8100)
 Information: Populating compatible release data
Information: Populating data from multiAnalyze json.
Information: Running as single analyze flow.
Warning: DFT IP not instantiated successfully (DFT-2193)
Information: Starting rtl_opt / estimation / Load Design / Incremental Auto-Floorplan (FLW-8000)
Information: Time: 2025-12-07 00:35:04 / Session:  00:06:52 / Command:  00:06:33 / CPU:  00:22:22 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Load Design / Incremental Auto-Floorplan (FLW-8001)
Information: Time: 2025-12-07 00:35:04 / Session:  00:06:52 / Command:  00:06:33 / CPU:  00:22:22 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Load Design (FLW-8001)
Information: Time: 2025-12-07 00:35:04 / Session:  00:06:52 / Command:  00:06:33 / CPU:  00:22:22 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / estimation / pre-placement setup (FLW-8000)
Information: Time: 2025-12-07 00:35:04 / Session:  00:06:52 / Command:  00:06:33 / CPU:  00:22:22 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / pre-placement setup (FLW-8001)
Information: Time: 2025-12-07 00:35:05 / Session:  00:06:53 / Command:  00:06:34 / CPU:  00:22:23 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Initial Placement (FLW-8000)
Information: Time: 2025-12-07 00:35:05 / Session:  00:06:53 / Command:  00:06:34 / CPU:  00:22:23 / Memory: 6967 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func@nominal timingCorner nominal.  Using corner nominal for worst leakage corner. (OPT-078)
Information: Using default layer met3 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer met3 (Inferior) (OPT-079)
Information: Nominal = 0.0819883  Design MT = inf  Target = 0.6559068  MaxRC = 0.155515 Fast Target = 0.799147 (OPT-081)
nplLib: default vr hor dist = 2777
nplLib: default vr ver dist = 2777
nplLib: default vr buf size = 10
nplLib: default vr buf size = 3
Placer using max_unbuffered_distance = 2776.95
Info: embedded eLpp will optimize for scenario func@nominal
Information: Activity propagation will be performed for scenario func@nominal.
Information: Doing activity propagation for mode 'func' and corner 'nominal' with effort level 'superlow'. (POW-024)
Information: Timer-derived activity data is cached on scenario func@nominal (POW-052)
Information: Running switching activity propagation with 8 threads!

 **** Information : No. of simulation cycles = 2 ****
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** eLpp estimated wire length 
0.533633% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 1.24254e+07
Total net wire length: 2.32844e+09
****** eLpp weights (no caps) (no lengths)
Number of nets: 52901, of which 52770 non-clock nets
Number of nets with 0 toggle rate: 11661 (22.0431%)
Max toggle rate = 0.2, average toggle rate = 0.00137013
Max non-clock toggle rate = 0.043988
eLpp weight range = (0, 145.971)
*** 46 nets are filtered out
****** Net weight manager: report ******
Weights included: eLpp  Timing  
Number of nets with non-default weights: 52901
Amt power = 0.1
Timing factor = 1
Non-default weight range: (0.40203, 14.9991)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0         0.2  0.00137016    0.005489     18.2466
      Power Weights            0     145.971     1.00002     4.00618     18.2466
     Timing Weights       0.4467      1.3401           1    0.377548   -0.684668
      Final Weights      0.40203     14.9991           1    0.512795     6.90456
Information: Automatic repeater spreading is enabled.
Warning: all hierarchy boundaries are restricted! This is expected to reduce CDR's QoR; please disable these restrictions for additional QoR gain
Warning: hierarchy boundary restrictions detected! This is expected to reduce CDR's QoR; please disable these restrictions for additional QoR gain
Restructuring in 166 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.55, congestion_driven_max_util 0.87. (PLACE-027)
Information: HFW control 'off' invoked.
Creating placement from scratch.
coarse place 0% done.
coarse place 8% done.
coarse place 15% done.
coarse place 23% done.
coarse place 31% done.
coarse place 38% done.
coarse place 46% done.
coarse place 54% done.
coarse place 62% done.
coarse place 69% done.
coarse place 77% done.
coarse place 85% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 1.60472e+06
Information: Coarse placer active wire length estimate = 4235.93
Information: Coarse placer weighted wire length estimate = 1.57645e+06
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   rtl_opt / estimation / Initial Placement (FLW-8001)
Information: Time: 2025-12-07 00:35:31 / Session:  00:07:19 / Command:  00:07:00 / CPU:  00:23:49 / Memory: 6967 MB (FLW-8100)
Information: Placing unplaced pins (AFP-1007)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: li1
Max routing layer: met5


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
CPU Time for Leaf Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
NEX(Warning): extract.rc_techfile_for_diode_mode_26_thickness not set, will igonre it
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Note - message 'ZRT-030' limit (10) exceeded. Remainder will be suppressed.

Block Pin Constraint   Min Pin Max Pin Reserve
                       Layer   Layer   Layer    Feedthroughs
--------------------   ------  ------  ------   ------------
cpu                    met1    met5    met5     Not allowed

Wire on layer (met1) needs more than one tracks
Via on layer (mcon) needs more than one tracks
Via on layer (via) needs more than one tracks
Warning: Layer met1 default pitch 0.340 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.355" & "wire/via-up 0.370". (ZRT-026)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 default pitch 0.920 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.615" & "wire/via-up 1.040". (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Note - message 'ZRT-625' limit (10) exceeded. Remainder will be suppressed.
Warning: Cell PIPE_REG_EX_MEM/ctmi_188348 is placed overlapping with other cells at {{430.772 372.103} {433.072 374.823}}. (ZRT-763)
Warning: Cell PIPE_REG_MEM_WB/WB_FPU_OUT_reg[25] is placed overlapping with other cells at {{254.883 464.949} {264.543 467.669}}. (ZRT-763)
Warning: Cell PIPE_REG_IF_ID/ctmi_238 is placed overlapping with other cells at {{433.963 405.677} {436.263 408.397}}. (ZRT-763)
Warning: Cell PIPE_REG_ID_EX/EX_FREG_DATA1_reg[19] is placed overlapping with other cells at {{137.559 503.161} {147.219 505.881}}. (ZRT-763)
Warning: Cell PIPE_REG_ID_EX/EX_FREG_DATA1_reg[2] is placed overlapping with other cells at {{164.574 510.243} {174.234 512.963}}. (ZRT-763)
Warning: Cell PIPE_REG_MEM_WB/ctmi_457 is placed overlapping with other cells at {{376.496 502.040} {378.796 504.760}}. (ZRT-763)
Warning: Cell PIPE_REG_EX_MEM/MEM_ALU_OUT_reg[15] is placed overlapping with other cells at {{426.191 521.799} {437.231 524.519}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   46  Alloctr   47  Proc 10332 
Printing options for 'route.common.*'
common.clock_topology                                   :	 normal              
common.single_connection_to_pins                        :	 off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 on                  

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (-2.72um,-2.72um,752.06um,750.72um)
Number of routing layers = 6
layer li1, dir Hor, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Ver, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   51  Alloctr   51  Proc 10332 
Net statistics:
Total number of nets to route for block pin placement     = 171
Number of interface nets to route for block pin placement = 171
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   51  Alloctr   52  Proc 10332 
Net length statistics: 
Net Count(Ignore Fully Rted) 342, Total Half Perimeter Wire Length (HPWL) 137883 microns
HPWL   0 ~   50 microns: Net Count      105	Total HPWL          227 microns
HPWL  50 ~  100 microns: Net Count       32	Total HPWL         2431 microns
HPWL 100 ~  200 microns: Net Count       20	Total HPWL         2439 microns
HPWL 200 ~  300 microns: Net Count       12	Total HPWL         3142 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count      172	Total HPWL       128828 microns
HPWL 800 ~  900 microns: Net Count        1	Total HPWL          817 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Average gCell capacity  44.24	 on layer (1)	 li1
Average gCell capacity  59.95	 on layer (2)	 met1
Average gCell capacity  44.24	 on layer (3)	 met2
Average gCell capacity  29.95	 on layer (4)	 met3
Average gCell capacity  22.11	 on layer (5)	 met4
Average gCell capacity  5.97	 on layer (6)	 met5
Average number of tracks per gCell 44.30	 on layer (1)	 li1
Average number of tracks per gCell 60.00	 on layer (2)	 met1
Average number of tracks per gCell 44.30	 on layer (3)	 met2
Average number of tracks per gCell 30.00	 on layer (4)	 met3
Average number of tracks per gCell 22.16	 on layer (5)	 met4
Average number of tracks per gCell 6.03	 on layer (6)	 met5
Number of gCells = 8214
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   52  Alloctr   53  Proc 10332 
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   52  Alloctr   53  Proc 10332 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   52  Alloctr   53  Proc 10332 
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   64  Alloctr   65  Proc 10332 
Information: Using 8 threads for routing. (ZRT-444)
Information: Buffer distance is estimated to be ~4656.0000um (213 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 37 gCells x 37 gCells
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   64  Alloctr   65  Proc 10332 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met1       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met2       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met3       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met4       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. met5       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 43126.77
Initial. Layer li1 wire length = 0.00
Initial. Layer met1 wire length = 18856.10
Initial. Layer met2 wire length = 24270.66
Initial. Layer met3 wire length = 0.00
Initial. Layer met4 wire length = 0.00
Initial. Layer met5 wire length = 0.00
Initial. Total Number of Contacts = 277
Initial. Via L1M1_PR count = 171
Initial. Via M1M2_PR count = 106
Initial. Via M2M3_PR count = 0
Initial. Via M3M4_PR count = 0
Initial. Via M4M5_PR count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   64  Alloctr   65  Proc 10332 
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Global Routing] Total (MB): Used   64  Alloctr   65  Proc 10332 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   54  Alloctr   55  Proc 10332 
CPU Time for Global Route: 00:00:00.59u 00:00:00.00s 00:00:00.57e: 
Number of block ports: 171
Number of block pin locations assigned from router: 171
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 171
CPU Time for Pin Creation: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 
Total Pin Placement CPU Time: 00:00:00.63u 00:00:00.00s 00:00:00.61e: 
Information: Ending   rtl_opt / estimation (FLW-8001)
Information: Time: 2025-12-07 00:35:32 / Session:  00:07:20 / Command:  00:07:01 / CPU:  00:23:50 / Memory: 6967 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation (FLW-8000)
Information: Time: 2025-12-07 00:35:32 / Session:  00:07:20 / Command:  00:07:01 / CPU:  00:23:50 / Memory: 6967 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation / Load Design (FLW-8000)
Information: Time: 2025-12-07 00:35:32 / Session:  00:07:20 / Command:  00:07:01 / CPU:  00:23:50 / Memory: 6967 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (7493400 7480000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro_sparecell.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1478 seconds to build cellmap data
INFO: creating 92(r) x 92(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 8464
INFO: creating 92(r) x 92(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 8464
Total 0.7901 seconds to load 51628 cell instances into cellmap, 51628 cells are off site row
Moveable cells: 51628; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.8014, cell height 2.7200, cell area 7.6199 for total 51628 placed and application fixed cells
Information: Ending   rtl_opt / estimation / Load Design (FLW-8001)
Information: Time: 2025-12-07 00:35:35 / Session:  00:07:23 / Command:  00:07:03 / CPU:  00:23:58 / Memory: 6967 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Starting rtl_opt / estimation / Global Route (FLW-8000)
Information: Time: 2025-12-07 00:35:41 / Session:  00:07:29 / Command:  00:07:09 / CPU:  00:24:13 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Global Route (FLW-8001)
Information: Time: 2025-12-07 00:35:41 / Session:  00:07:29 / Command:  00:07:09 / CPU:  00:24:13 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Automatic Register Splitting (FLW-8000)
Information: Time: 2025-12-07 00:35:41 / Session:  00:07:29 / Command:  00:07:09 / CPU:  00:24:13 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Automatic Register Splitting (FLW-8001)
Information: Time: 2025-12-07 00:35:41 / Session:  00:07:29 / Command:  00:07:09 / CPU:  00:24:13 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / estimation / High Fanout Synthesis (FLW-8000)
Information: Time: 2025-12-07 00:35:41 / Session:  00:07:29 / Command:  00:07:09 / CPU:  00:24:13 / Memory: 6967 MB (FLW-8100)
Warning: Skipping scan synthesis: no DFT setup has been detected. (DFT-1107)
Information: The net parasitics of block cpu are cleared. (TIM-123)
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 51758 cells affected for early, 51758 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: The net parasitics of block cpu are cleared. (TIM-123)
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 51758 cells affected for early, 51758 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
min assign layer = met1
max assign layer = met4
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func@nominal timingCorner nominal.  Using corner nominal for worst leakage corner. (OPT-078)
Information: Using default layer met3 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer met3 (Inferior) (OPT-079)
Information: Nominal = 0.0819883  Design MT = inf  Target = 0.6559068  MaxRC = 0.155515 Fast Target = 0.799147 (OPT-081)
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Using layer met3 for buffering distances in roi (originally met3)
GRE layer bins: None, met1, met3
Running clock data isolation flow.
Found 0 buffer-tree drivers
No violators found
Running tristate isolation flow.
TSI: added 0 repeaters
Running mv isolation flow.
Found 0 buffer-tree drivers
No violators found
Found 146 buffer-tree drivers

Roi-HfsDrc SN: 1798569713 435980330 0 67108865 (1355.282227)

Processing Buffer Trees  (ROI) ... 

    [15]  10% ...
    [30]  20% ...
    [45]  30% ...
    [60]  40% ...
    [75]  50% ...
    [90]  60% ...
    [105]  70% ...
    [120]  80% ...
    [135]  90% ...
    [146] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0          353
  Inverters:          411          586
------------ ------------ ------------
      Total:          411          939
------------ ------------ ------------

Number of Drivers Sized: 31 [21.23%]

                      P: 28 [19.18%]
                      N: 3 [2.05%]

Information: The net parasitics of block cpu are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Found 2 net drivers

Processing Buffer Trees  (ROI-INCR) ... 

    [1]  10% ...
    [2]  20% ...
    [2] 100% Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0            2
  Inverters:            0            0
------------ ------------ ------------
      Total:            0            2
------------ ------------ ------------

Number of Drivers Sized: 0 [0.00%]

                      P: 0 [0.00%]
                      N: 0 [0.00%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 36.28 sec ELAPSE 0 hr : 0 min : 9.59 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 7133768 K / inuse 1703808 K
Information: Result of rtl_opt / estimation / High Fanout Synthesis (FLW-8500)
Information: Top 10 transition violators after high fanout synthesis (HFS-1000)
Slack     Fanout  Scenario    Driver                                                       

Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                    1435.45     1435.45         -         0     402009.31   261551.47       52288              0.13      6966
Information: Ending   rtl_opt / estimation / High Fanout Synthesis (FLW-8001)
Information: Time: 2025-12-07 00:36:06 / Session:  00:07:54 / Command:  00:07:34 / CPU:  00:25:25 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Congestion/Timing Driven Placement (FLW-8000)
Information: Time: 2025-12-07 00:36:06 / Session:  00:07:54 / Command:  00:07:34 / CPU:  00:25:25 / Memory: 6967 MB (FLW-8100)
----------------------------------------------------------------
running create_placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro_sparecell.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1499 seconds to build cellmap data
Information: Extraction observers are detached as design net change threshold is reached.
Snapped 52288 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 10428 
Printing options for 'route.common.*'
common.clock_topology                                   :	 normal              
common.single_connection_to_pins                        :	 off                 

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 on                  
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = li1
Cell Max-Routing-Layer = met5
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Port  VGND at {{506.000,747.760} {517.500,748.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VGND at {{494.500,747.760} {506.000,748.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VGND at {{517.960,747.760} {529.460,748.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VGND at {{529.460,747.760} {540.960,748.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VGND at {{541.420,747.760} {552.920,748.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VGND at {{552.920,747.760} {564.420,748.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VGND at {{564.880,747.760} {576.380,748.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VGND at {{576.380,747.760} {587.880,748.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VGND at {{599.380,747.760} {610.880,748.240}} is out of boundary. Cannot be routed. (ZRT-720)
Warning: Port  VGND at {{610.880,747.760} {622.380,748.240}} is out of boundary. Cannot be routed. (ZRT-720)
Skipping 276 ectangle_only route guides because they don't cover the design boundary in the layer's  preferred direction.
Wire on layer (met1) needs more than one tracks
Via on layer (mcon) needs more than one tracks
Via on layer (via) needs more than one tracks
Warning: Layer met1 default pitch 0.340 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.355" & "wire/via-up 0.370". (ZRT-026)
Via on layer (via4) needs more than one tracks
Warning: Layer met4 default pitch 0.920 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.615" & "wire/via-up 1.040". (ZRT-026)
Transition layer name: met4(4)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 5.75 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell EX_FPU/div_97/ctmi_156461 is placed overlapping with other cells at {{72.680 59.840} {74.520 62.560}}. (ZRT-763)
Warning: Cell EX_FPU/div_97/ctmi_156498 is placed overlapping with other cells at {{99.360 38.080} {100.740 40.800}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/HFSBUF_441_212839 is placed overlapping with other cells at {{219.420 16.320} {223.560 19.040}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_2_1/ctmi_178399 is placed overlapping with other cells at {{302.220 40.800} {304.520 43.520}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_1_5/ctmi_194219 is placed overlapping with other cells at {{327.060 19.040} {328.440 21.760}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_5_2/HFSINV_144_212945 is placed overlapping with other cells at {{428.260 16.320} {429.640 19.040}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_4_1/HFSINV_73_212910 is placed overlapping with other cells at {{518.880 2.720} {520.260 5.440}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_4_2/ctmi_182214 is placed overlapping with other cells at {{567.180 8.160} {569.020 10.880}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_3_1/ctmi_178071 is placed overlapping with other cells at {{725.420 29.920} {726.800 32.640}}. (ZRT-763)
Warning: Cell EX_FPU/div_97/ctmi_158413 is placed overlapping with other cells at {{59.340 92.480} {61.180 95.200}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_3_3/A209139 is placed overlapping with other cells at {{231.840 144.160} {233.220 146.880}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_B7/ctmi_192780 is placed overlapping with other cells at {{321.540 78.880} {322.920 81.600}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_5_4/HFSINV_532_213015 is placed overlapping with other cells at {{452.640 78.880} {454.020 81.600}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_3_4/HFSINV_588_213077 is placed overlapping with other cells at {{556.600 116.960} {557.980 119.680}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_2_2/HFSINV_56_213102 is placed overlapping with other cells at {{569.020 119.680} {570.400 122.400}}. (ZRT-763)
Warning: Cell EX_FPU/div_97/ctmi_154887 is placed overlapping with other cells at {{121.440 206.720} {124.200 209.440}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_3_1/ctmi_179865 is placed overlapping with other cells at {{276.920 168.640} {278.300 171.360}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/HFSINV_1464_213431 is placed overlapping with other cells at {{342.700 198.560} {345.920 201.280}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_6_4/HFSINV_20_213069 is placed overlapping with other cells at {{452.180 171.360} {453.560 174.080}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/ctmi_161138 is placed overlapping with other cells at {{477.480 157.760} {480.240 160.480}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_1_4/A143197 is placed overlapping with other cells at {{566.260 187.680} {567.640 190.400}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_1_3/ctmi_194305 is placed overlapping with other cells at {{652.740 225.760} {654.120 228.480}}. (ZRT-763)
Warning: Cell EX_FPU/div_97/ctmi_158788 is placed overlapping with other cells at {{5.980 244.800} {8.740 247.520}}. (ZRT-763)
Warning: Cell EX_FPU/div_97/ctmi_154062 is placed overlapping with other cells at {{103.960 250.240} {105.340 252.960}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_5_4/HFSINV_962_213500 is placed overlapping with other cells at {{171.580 255.680} {172.960 258.400}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_4_6/ctmi_197906 is placed overlapping with other cells at {{239.200 244.800} {240.580 247.520}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_1_4/HFSINV_7529_213662 is placed overlapping with other cells at {{337.180 277.440} {338.560 280.160}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_7_5/HFSINV_399_212853 is placed overlapping with other cells at {{454.020 239.360} {455.400 242.080}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/HFSINV_1553_212886 is placed overlapping with other cells at {{477.020 307.360} {483.000 310.080}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_0_7/ctmi_192173 is placed overlapping with other cells at {{605.360 239.360} {606.740 242.080}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_add_PartRem_0_5/ctmi_166524 is placed overlapping with other cells at {{644.460 307.360} {645.840 310.080}}. (ZRT-763)
Warning: Cell EX_FPU/div_97/A211042 is placed overlapping with other cells at {{64.860 334.560} {66.240 337.280}}. (ZRT-763)
Warning: Cell EX_FPU/div_97/HFSINV_1039_212975 is placed overlapping with other cells at {{137.540 318.240} {143.520 320.960}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_5_4/ctmi_183093 is placed overlapping with other cells at {{185.840 356.320} {187.220 359.040}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/A207075 is placed overlapping with other cells at {{269.560 320.960} {274.620 323.680}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/ctmi_162803 is placed overlapping with other cells at {{379.040 331.840} {380.420 334.560}}. (ZRT-763)
Warning: Cell PC_SELECT_MUX/ctmi_38 is placed overlapping with other cells at {{415.380 361.760} {418.600 364.480}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/ctmi_190662 is placed overlapping with other cells at {{538.200 337.280} {539.580 340.000}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/ctmi_159645 is placed overlapping with other cells at {{571.320 320.960} {576.840 323.680}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/ctmi_159727 is placed overlapping with other cells at {{639.400 323.680} {640.780 326.400}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/ctmi_159633 is placed overlapping with other cells at {{744.280 329.120} {745.660 331.840}}. (ZRT-763)
Warning: Cell EX_FPU/mult_81/ctmi_5534 is placed overlapping with other cells at {{12.880 443.360} {14.260 446.080}}. (ZRT-763)
Warning: Cell EX_FPU/div_97/HFSINV_880_213118 is placed overlapping with other cells at {{96.140 402.560} {102.120 405.280}}. (ZRT-763)
Warning: Cell EX_FPU/HFSINV_2434_213162 is placed overlapping with other cells at {{172.960 416.160} {177.100 418.880}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_6_4/HFSINV_6225_213652 is placed overlapping with other cells at {{291.640 399.840} {293.020 402.560}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_34/u_div/u_add_PartRem_7_1/ctmi_199618 is placed overlapping with other cells at {{333.960 408.000} {336.260 410.720}}. (ZRT-763)
Warning: Cell PIPE_REG_IF_ID/ctmi_201 is placed overlapping with other cells at {{407.560 405.280} {409.860 408.000}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/u_div/u_absval_AAbs/ctmi_175024 is placed overlapping with other cells at {{520.260 416.160} {521.640 418.880}}. (ZRT-763)
Warning: Cell EX_ALU/snps_DIVREM_33/ctmi_159717 is placed overlapping with other cells at {{619.160 402.560} {620.540 405.280}}. (ZRT-763)
Warning: Cell EX_ALU/mult_68/HFSINV_191_213164 is placed overlapping with other cells at {{643.540 467.840} {644.920 470.560}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[25][9] is placed overlapping with other cells at {{13.340 508.640} {24.840 511.360}}. (ZRT-763)
Warning: Cell EX_FOP1_FWD_MUX/ctmi_186833 is placed overlapping with other cells at {{144.440 481.440} {145.820 484.160}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[22][15] is placed overlapping with other cells at {{213.440 530.400} {224.940 533.120}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/ctmi_190496 is placed overlapping with other cells at {{250.240 495.040} {251.620 497.760}}. (ZRT-763)
Warning: Cell PIPE_REG_ID_EX/ctmi_196478 is placed overlapping with other cells at {{380.880 546.720} {383.180 549.440}}. (ZRT-763)
Warning: Cell EX_OP2_SELECT_MUX/ctmi_188215 is placed overlapping with other cells at {{413.540 484.160} {419.060 486.880}}. (ZRT-763)
Warning: Cell EX_ALU/srl_55/ctmi_22402 is placed overlapping with other cells at {{502.780 492.320} {504.160 495.040}}. (ZRT-763)
Warning: Cell EX_ALU/mult_68/HFSBUF_1311_212857 is placed overlapping with other cells at {{556.140 489.600} {561.660 492.320}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[26][29] is placed overlapping with other cells at {{0.000 568.480} {11.500 571.200}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/ctmi_15761 is placed overlapping with other cells at {{82.800 568.480} {85.100 571.200}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[18][28] is placed overlapping with other cells at {{250.700 582.080} {262.200 584.800}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[6][19] is placed overlapping with other cells at {{361.560 563.040} {373.060 565.760}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[11][18] is placed overlapping with other cells at {{407.560 560.320} {419.060 563.040}}. (ZRT-763)
Warning: Cell EX_ALU/mult_90/HFSBUF_430_213515 is placed overlapping with other cells at {{526.700 571.200} {528.540 573.920}}. (ZRT-763)
Warning: Cell EX_ALU/mult_90/ctmi_148092 is placed overlapping with other cells at {{584.660 573.920} {587.880 576.640}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[1][29] is placed overlapping with other cells at {{0.000 641.920} {11.500 644.640}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[4][16] is placed overlapping with other cells at {{114.080 644.640} {125.580 647.360}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/ctmi_14185 is placed overlapping with other cells at {{160.080 669.120} {161.460 671.840}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[19][29] is placed overlapping with other cells at {{239.200 644.640} {250.700 647.360}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[20][20] is placed overlapping with other cells at {{354.200 666.400} {365.700 669.120}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[10][30] is placed overlapping with other cells at {{440.220 669.120} {451.720 671.840}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[26][16] is placed overlapping with other cells at {{498.180 674.560} {509.680 677.280}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[31][30] is placed overlapping with other cells at {{559.820 650.080} {571.320 652.800}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[5][25] is placed overlapping with other cells at {{17.020 726.240} {28.520 728.960}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[3][10] is placed overlapping with other cells at {{85.560 726.240} {97.060 728.960}}. (ZRT-763)
Warning: Cell ID_FREG_FILE/REGISTERS_reg[9][12] is placed overlapping with other cells at {{166.520 728.960} {178.020 731.680}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[22][7] is placed overlapping with other cells at {{350.520 723.520} {362.020 726.240}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[19][13] is placed overlapping with other cells at {{412.620 726.240} {424.120 728.960}}. (ZRT-763)
Warning: Cell ID_REG_FILE/REGISTERS_reg[30][27] is placed overlapping with other cells at {{506.920 718.080} {518.420 720.800}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Read DB] Stage (MB): Used   79  Alloctr   80  Proc  -32 
[End of Read DB] Total (MB): Used   86  Alloctr   88  Proc 10396 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,749.34um,748.00um)
Number of routing layers = 6
layer li1, dir Hor, min width = 0.17um, min space = 0.17um pitch = 0.46um
layer met1, dir Ver, min width = 0.14um, min space = 0.14um pitch = 0.34um
layer met2, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.46um
layer met3, dir Ver, min width = 0.3um, min space = 0.3um pitch = 0.68um
layer met4, dir Hor, min width = 0.3um, min space = 0.3um pitch = 0.92um
layer met5, dir Ver, min width = 1.6um, min space = 1.6um pitch = 3.4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    3  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   89  Alloctr   91  Proc 10396 
Net statistics:
Total number of nets     = 53575
Number of nets to route  = 53181
Number of single or zero port nets = 33
350 nets are fully connected,
 of which 350 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   39  Alloctr   40  Proc    0 
[End of Build All Nets] Total (MB): Used  129  Alloctr  131  Proc 10396 
Net length statistics: 
Net Count(Ignore Fully Rted) 53192, Total Half Perimeter Wire Length (HPWL) 1522362 microns
HPWL   0 ~   50 microns: Net Count    46514	Total HPWL       602000 microns
HPWL  50 ~  100 microns: Net Count     3590	Total HPWL       255195 microns
HPWL 100 ~  200 microns: Net Count     1782	Total HPWL       243231 microns
HPWL 200 ~  300 microns: Net Count      676	Total HPWL       165394 microns
HPWL 300 ~  400 microns: Net Count      358	Total HPWL       124044 microns
HPWL 400 ~  500 microns: Net Count      171	Total HPWL        76088 microns
HPWL 500 ~  600 microns: Net Count       86	Total HPWL        45789 microns
HPWL 600 ~  700 microns: Net Count        9	Total HPWL         5845 microns
HPWL 700 ~  800 microns: Net Count        3	Total HPWL         2187 microns
HPWL 800 ~  900 microns: Net Count        2	Total HPWL         1685 microns
HPWL 900 ~ 1000 microns: Net Count        1	Total HPWL          904 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 138 gCells x 138 gCells
Average gCell capacity  0.98	 on layer (1)	 li1
Average gCell capacity  0.29	 on layer (2)	 met1
Average gCell capacity  11.77	 on layer (3)	 met2
Average gCell capacity  7.97	 on layer (4)	 met3
Average gCell capacity  5.88	 on layer (5)	 met4
Average gCell capacity  1.58	 on layer (6)	 met5
Average number of tracks per gCell 11.79	 on layer (1)	 li1
Average number of tracks per gCell 15.97	 on layer (2)	 met1
Average number of tracks per gCell 11.79	 on layer (3)	 met2
Average number of tracks per gCell 7.99	 on layer (4)	 met3
Average number of tracks per gCell 5.90	 on layer (5)	 met4
Average number of tracks per gCell 1.60	 on layer (6)	 met5
Number of gCells = 114264
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:01 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion Map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion Map] Total (MB): Used  130  Alloctr  132  Proc 10396 
Number of partitions: 1 (1 x 1)
Size of partitions: 138 gCells x 138 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Add Nets Demand] Total (MB): Used  132  Alloctr  134  Proc 10396 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   45  Alloctr   46  Proc    0 
[End of Build Data] Total (MB): Used  132  Alloctr  134  Proc 10396 
Number of partitions: 1 (1 x 1)
Size of partitions: 138 gCells x 138 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  106  Alloctr  106  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  238  Alloctr  240  Proc 10396 
Information: Using 8 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~4656.0000um (855 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 138 gCells x 138 gCells
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
[rtAllBotParts] Elapsed real time: 0:00:07 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:07 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Initial Routing] Stage (MB): Used   27  Alloctr   28  Proc    0 
[End of Initial Routing] Total (MB): Used  266  Alloctr  269  Proc 10396 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow = 66100 Max = 9 GRCs = 60501 (39.93%)
Initial. H routing: Overflow = 21515 Max = 5 (GRCs =  38) GRCs = 21069 (27.81%)
Initial. V routing: Overflow = 44585 Max = 9 (GRCs =   4) GRCs = 39432 (52.05%)
Initial. li1        Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. met1       Overflow =   346 Max = 3 (GRCs =  12) GRCs =   428 (0.56%)
Initial. met2       Overflow = 17527 Max = 5 (GRCs =  38) GRCs = 16409 (21.66%)
Initial. met3       Overflow = 41029 Max = 9 (GRCs =   4) GRCs = 35462 (46.81%)
Initial. met4       Overflow =  3988 Max = 4 (GRCs =  36) GRCs =  4660 (6.15%)
Initial. met5       Overflow =  3209 Max = 2 (GRCs = 116) GRCs =  3542 (4.68%)

Initial. Total Wire Length = 1531622.90
Initial. Layer li1 wire length = 6177.20
Initial. Layer met1 wire length = 655.82
Initial. Layer met2 wire length = 490684.00
Initial. Layer met3 wire length = 655466.33
Initial. Layer met4 wire length = 276024.25
Initial. Layer met5 wire length = 102615.30
Initial. Total Number of Contacts = 408672
Initial. Via L1M1_PR count = 139917
Initial. Via M1M2_PR count = 139968
Initial. Via M2M3_PR count = 111682
Initial. Via M3M4_PR count = 14625
Initial. Via M4M5_PR count = 2480
Initial. completed.

Start GR phase 1
Number of partitions: 1 (1 x 1)
Size of partitions: 138 gCells x 138 gCells
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:03
20% of nets complete Elapsed cpu time: 0:00:07 Elapsed real time: 0:00:07
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
50% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
70% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
80% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
[rtAllBotParts] Elapsed real time: 0:00:10 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 138 gCells x 138 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:10 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[End of Phase1 Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used  268  Alloctr  272  Proc 10396 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow = 45792 Max = 7 GRCs = 42860 (28.29%)
phase1. H routing: Overflow =  9472 Max = 5 (GRCs =    4) GRCs =  9434 (12.45%)
phase1. V routing: Overflow = 36320 Max = 7 (GRCs =   12) GRCs = 33426 (44.12%)
phase1. li1        Overflow =     0 Max = 1 (GRCs =    2) GRCs =     2 (0.00%)
phase1. met1       Overflow =   878 Max = 4 (GRCs =    8) GRCs =  1006 (1.33%)
phase1. met2       Overflow =  7016 Max = 5 (GRCs =    4) GRCs =  5996 (7.91%)
phase1. met3       Overflow = 33560 Max = 7 (GRCs =   12) GRCs = 29982 (39.57%)
phase1. met4       Overflow =  2455 Max = 4 (GRCs =    4) GRCs =  3436 (4.54%)
phase1. met5       Overflow =  1881 Max = 1 (GRCs = 2438) GRCs =  2438 (3.22%)

phase1. Total Wire Length = 1592690.15
phase1. Layer li1 wire length = 6617.25
phase1. Layer met1 wire length = 1486.21
phase1. Layer met2 wire length = 503773.54
phase1. Layer met3 wire length = 627802.03
phase1. Layer met4 wire length = 331005.64
phase1. Layer met5 wire length = 122005.49
phase1. Total Number of Contacts = 411867
phase1. Via L1M1_PR count = 139285
phase1. Via M1M2_PR count = 139239
phase1. Via M2M3_PR count = 109999
phase1. Via M3M4_PR count = 19657
phase1. Via M4M5_PR count = 3687
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:21 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:23
[End of Whole Chip Routing] Stage (MB): Used  182  Alloctr  183  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  268  Alloctr  272  Proc 10396 

Congestion utilization per direction:
Average vertical track utilization   = 90.44 %
Peak    vertical track utilization   = 300.00 %
Average horizontal track utilization = 65.29 %
Peak    horizontal track utilization = 171.43 %

[End of Global Routing] Elapsed real time: 0:00:21 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[End of Global Routing] Stage (MB): Used  180  Alloctr  182  Proc    0 
[End of Global Routing] Total (MB): Used  267  Alloctr  271  Proc 10396 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used -109  Alloctr -112  Proc    0 
[End of dbOut] Total (MB): Used   38  Alloctr   39  Proc 10396 
Using per-layer congestion maps for congestion reduction.
Information: 41.85% of design has horizontal routing density above target_routing_density of 0.81.
Information: 92.50% of design has vertical routing density above target_routing_density of 0.81.
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.81. Using a value of 0.98 instead. (PLACE-029)
Information: Reducing cell density for 67.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.717 to 0.860. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario func@nominal timingCorner nominal.  Using corner nominal for worst leakage corner. (OPT-078)
Information: Using default layer met3 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer met3 (Inferior) (OPT-079)
Information: Nominal = 0.0819883  Design MT = inf  Target = 0.6559068  MaxRC = 0.155515 Fast Target = 0.799147 (OPT-081)
nplLib: default vr hor dist = 2777
nplLib: default vr ver dist = 2777
nplLib: default vr buf size = 10
nplLib: default vr buf size = 3
Placer using max_unbuffered_distance = 2776.95

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 false               
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   true                
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               


Start transferring placement data.
****** Net weight manager: report ******
Weights included: Timing  
Number of nets with non-default weights: 53529
Timing factor = 1
Non-default weight range: (0.441779, 1.32534)
                             Min         Max         Avg       Stdev        Skew
     Timing Weights     0.441779     1.32534           1    0.349738   -0.761761
      Final Weights     0.441779     1.32534           1    0.349738   -0.761761
Information: Automatic repeater spreading is enabled.
Information: The net parasitics of block cpu are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 8 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.89. (PLACE-027)
Information: HFW control 'off' invoked.
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 1.65583e+06
Information: Coarse placer active wire length estimate = 0
Information: Coarse placer weighted wire length estimate = 1.45411e+06
Information: Extraction observers are detached as design net change threshold is reached.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
----------------------------------------------------------------
Non-default App Option report
All App Options have their default value.
Information: Ending   rtl_opt / estimation / Congestion/Timing Driven Placement (FLW-8001)
Information: Time: 2025-12-07 00:36:43 / Session:  00:08:31 / Command:  00:08:12 / CPU:  00:26:24 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / estimation (FLW-8001)
Information: Time: 2025-12-07 00:36:44 / Session:  00:08:31 / Command:  00:08:12 / CPU:  00:26:24 / Memory: 6967 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
Information: Starting rtl_opt / estimation (FLW-8000)
Information: Time: 2025-12-07 00:36:44 / Session:  00:08:31 / Command:  00:08:12 / CPU:  00:26:24 / Memory: 6967 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------
flowStepUpsInPbo:: using optEnvMonitor()
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro_sparecell.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1477 seconds to build cellmap data
INFO: compile_fusion is running in balanced flow mode
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Info: Keeping LAO enabled for UPS flow
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (7493400 7480000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Info: Keeping LAO enabled for UPS flow
compile command begin                   CPU:  1610 s (  0.45 hr )  ELAPSE:   513 s (  0.14 hr )  MEM-PEAK:  6966 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Info: update em.

compile timing update complete          CPU:  1625 s (  0.45 hr )  ELAPSE:   520 s (  0.14 hr )  MEM-PEAK:  6966 MB

compile initial QoR
___________________
Scenario Mapping Table
1: func@nominal

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLK

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7  19.8592  1440.3970     85        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *  19.8592  1440.3966 1440.3966     85        -          -      -        2     0.1076        4 261551.469
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *  19.8592  1440.3966 1440.3966     85        -          -      -        2     0.1076        4 261551.469    402009.31      52288        355       4602
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

compile initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
compile initial QoR Summary   19.8592  1440.3966 1440.3966     85        -          -      -        2        4 261551.469    402009.31      52288
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
compile initialization complete         CPU:  1638 s (  0.46 hr )  ELAPSE:   522 s (  0.15 hr )  MEM-PEAK:  6966 MB
compile optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro_sparecell.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1531 seconds to build cellmap data
INFO: creating 92(r) x 92(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 8464
INFO: creating 92(r) x 92(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 8464
Total 0.7900 seconds to load 52288 cell instances into cellmap, 52288 cells are off site row
Moveable cells: 52288; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.8266, cell height 2.7200, cell area 7.6884 for total 52288 placed and application fixed cells
Information: Starting rtl_opt / estimation / Optimization (1) (FLW-8000)
Information: Time: 2025-12-07 00:36:56 / Session:  00:08:43 / Command:  00:08:24 / CPU:  00:26:57 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Optimization (1) / Timing Optimization (FLW-8000)
Information: Time: 2025-12-07 00:36:56 / Session:  00:08:43 / Command:  00:08:24 / CPU:  00:26:57 / Memory: 6967 MB (FLW-8100)
Disable clock slack update for ideal clocks
 Iter  1                                          1934.99     1934.99         -         -     405616.53   263002.25       52288              0.15      6966
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer met3 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer met3 (Inferior) (OPT-079)
 Iter  1                                          1605.11     1605.11         -         -     409891.88   265559.69       52288              0.15      6966
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : false
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro_sparecell.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1504 seconds to build cellmap data
INFO: creating 92(r) x 92(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 8464
INFO: creating 92(r) x 92(c) GridCells YDim 8.16 XDim 8.16
INFO: number of GridCells (cpu): 8464
Total 0.8053 seconds to load 52975 cell instances into cellmap, 50650 cells are off site row
Moveable cells: 52975; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 2.8897, cell height 2.7200, cell area 7.8601 for total 52975 placed and application fixed cells
Disable clock slack update for ideal clocks
Information: NO SCANCHAIN defined in SCANDEF. (DFT-011)
		Total number of ignored cells which do not have multi-bit equivalent             : 2710
	Physical Banking Summary:
	Total candidates in design:2710
	Total candidates ignored  :2710
	Total candidates banked   :0
	Banking Ratio of this pass:0.00%
	Banking ratio             :0.00% (Before banking 0.00%)
	Use report_multibit for details
Disable clock slack update for ideal clocks
 Iter  1                                          1356.68     1356.68         -         -     416388.09   274459.25       52975              0.15      6966
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
 Iter  1                                          1115.82     1115.82         -         -     425609.44   278191.81       54884              0.16      6966
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
 Iter  1                                           957.73      957.73         -         -     435151.09   282740.22       56422              0.17      6966
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
 Iter  1                                           939.09      939.09         -         -     438954.75   285093.41       56481              0.17      6966
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Compile-fusion optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Compile-fusion                                     668.83      668.83         -         5     437980.06   283966.97       56337              0.17      6966
Information: Ending   rtl_opt / estimation / Optimization (1) / Timing Optimization (FLW-8001)
Information: Time: 2025-12-07 00:38:35 / Session:  00:10:23 / Command:  00:10:04 / CPU:  00:37:34 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Optimization (1) (FLW-8001)
Information: Time: 2025-12-07 00:38:35 / Session:  00:10:23 / Command:  00:10:04 / CPU:  00:37:34 / Memory: 6967 MB (FLW-8100)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nominal' is identified as primary corner for initial clock tree building. (CTS-103)
Information: CCD will use corner nominal for honoring max prepone/postpone limits
Uskew Characterizer: corner: nominal, scalingFactor: 1.000
Information: 'nominal' is identified as primary corner for initial clock tree building. (CTS-103)
@ CG solver holdWeight = 1.250000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 1000.000000

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Warning: No clock routing rules were specified. Use set_clock_routing_rules to specify routing rules for accurate clock latency estimation. (OPT-902)
Information: Estimating clock gate latencies for scenario 'func@nominal'. (OPT-909)
Disable clock slack update for ideal clocks
 Iter  1                                           898.76      898.76         -         -     437980.06   283966.97       56337              0.17      6966
Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit_range' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Disable clock slack update for ideal clocks
 Iter  1                                           898.72      898.72         -         -     437935.00   283929.62       56337              0.17      6966
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nominal' is identified as primary corner for initial clock tree building. (CTS-103)
Information: CCD will use corner nominal for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

Disable clock slack update for ideal clocks

Disable clock slack update for ideal clocks
Compile-fusion optimization Phase 0 Iter  1        893.41      893.41         -         -     438148.97   283991.19       56337              0.18      6966
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

compile optimization Phase 0 Iter  1        893.33      893.33         -         -     438016.34   283885.34       56337              0.18      6966
INFO: New Levelizer turned on
compile optimization Phase 0 Iter  2        892.52      892.52         -         -     436468.59   282682.12       56337              0.18      6966
INFO: New Levelizer turned on
Information: Starting rtl_opt / estimation / Timing and Congestion Driven Placement (FLW-8000)
Information: Time: 2025-12-07 00:38:56 / Session:  00:10:44 / Command:  00:10:25 / CPU:  00:39:19 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Timing and Congestion Driven Placement (FLW-8001)
Information: Time: 2025-12-07 00:38:56 / Session:  00:10:44 / Command:  00:10:25 / CPU:  00:39:19 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Optimization (2) (FLW-8000)
Information: Time: 2025-12-07 00:38:56 / Session:  00:10:44 / Command:  00:10:25 / CPU:  00:39:19 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Optimization (2) (FLW-8001)
Information: Time: 2025-12-07 00:38:56 / Session:  00:10:44 / Command:  00:10:25 / CPU:  00:39:19 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Scan Synthesis (FLW-8000)
Information: Time: 2025-12-07 00:38:56 / Session:  00:10:44 / Command:  00:10:25 / CPU:  00:39:19 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Scan Synthesis (FLW-8001)
Information: Time: 2025-12-07 00:38:56 / Session:  00:10:44 / Command:  00:10:25 / CPU:  00:39:19 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Incremental High Fanout Synthesis (FLW-8000)
Information: Time: 2025-12-07 00:38:56 / Session:  00:10:44 / Command:  00:10:25 / CPU:  00:39:19 / Memory: 6967 MB (FLW-8100)
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 
INFO: total number of constant pins: 7781
INFO: constant pins which are scan-pins: 5418
INFO: constant pins that are not scan-pins: 2363
Information: Ending   rtl_opt / estimation / Incremental High Fanout Synthesis (FLW-8001)
Information: Time: 2025-12-07 00:38:57 / Session:  00:10:45 / Command:  00:10:26 / CPU:  00:39:20 / Memory: 6967 MB (FLW-8100)
Information: Starting rtl_opt / estimation / Timing Optimization (FLW-8000)
Information: Time: 2025-12-07 00:38:57 / Session:  00:10:45 / Command:  00:10:26 / CPU:  00:39:20 / Memory: 6967 MB (FLW-8100)
Information: Ending   rtl_opt / estimation / Timing Optimization (FLW-8001)
Information: Time: 2025-12-07 00:38:57 / Session:  00:10:45 / Command:  00:10:26 / CPU:  00:39:20 / Memory: 6967 MB (FLW-8100)
Information: Summary of UPF Cells (UPF-532)
*******************************************************************************
                            Summary of UPF Cells                               
*******************************************************************************
This is NOT a UPF design.
UPF is NOT loaded.
UPF is NOT committed.
-------------------------------------------------------------------------------
*******************************************************************************
                        End of Summary of UPF Cells                            
*******************************************************************************
Information: The net parasitics of block cpu are cleared. (TIM-123)
Information: Timer using 8 threads
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Leakage Power Aware Optimization Enabled
Information: The automatic clock gate timing flow is activated. Clock latencies set on clock gate cells will be automatically adjusted by an estimate for latency. (CGT-4005)
Warning: Corner nominal:  0 process number, 1 process label, 0 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 56529 cells affected for early, 56529 for late. (PVT-031)
Warning: 67 port driving_cells affected for early, 67 for late. (PVT-034)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'nominal' is identified as primary corner for initial clock tree building. (CTS-103)
Information: CCD will use corner nominal for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.



INFO: Skipping FTB cleanup in end of npo flow.
Enable dominated scenarios
Co-efficient Ratio Summary:
compile command statistics  CPU=791 sec (0.22 hr) ELAPSED=138 sec (0.04 hr) MEM-PEAK=6.803 GB
Information: Ending   rtl_opt / estimation (FLW-8001)
Information: Time: 2025-12-07 00:39:03 / Session:  00:10:51 / Command:  00:10:32 / CPU:  00:39:37 / Memory: 6967 MB (FLW-8100)
Information: The net parasitics of block cpu are cleared. (TIM-123)
INFO: End environment monitoring: recipes
INFO: Restored 0 timer status, 7 app options, 0 tcl gvars, 0 env vars
Information: >>>>>>> 17 unique error and warning message tags while observing fast: (MSG-3100)
Information: #prnt #trgr #lmt    Tag  Level     Format (or last printed message)                                (MSG-3036)
Information:     1     1  1 SQM-1040  WARNING   No cell bus will be mapped to multibit because there is no m... (MSG-3032)
Information:     1     1  0 DFT-2193  WARNING   Warning: DFT IP not instantiated successfully (DFT-2193)        (MSG-3032)
Information:     1     1  0 DFT-1107  WARNING   Warning: Skipping scan synthesis: no DFT setup has been dete... (MSG-3032)
Information:     7     7  0 FLW-2892  WARNING   Warning: Restoring scoped app option 'ropt.rbuf_subtree_crit... (MSG-3032)
Information:     4     4  0 ZRT-026   WARNING   Warning: Layer met4 default pitch 0.920 may be too small to ... (MSG-3032)
Information:     1     1  0 PLACE-029 WARNING   Warning: There is insufficient area available to achieve the... (MSG-3032)
Information:     6     6  0 DMM-115   WARNING   Warning: Auto deriving 'vertical' routing direction for laye... (MSG-3032)
Information:    31   195 10 POW-116   WARNING   Warning: Net 'EX_FPU/div_97/ctmn_465431' is already connecte... (MSG-3032)
Information:     6     1  0 PVT-030   WARNING   Warning: Corner nominal:  0 process number, 1 process label,... (MSG-3032)
Information:    10    10  0 ZRT-720   WARNING   Warning: Port  VGND at {{610.880,747.760} {622.380,748.240}}... (MSG-3032)
Information:     6     1  0 PVT-031   WARNING   Warning: 56529 cells affected for early, 56529 for late. (PV... (MSG-3032)
Information:    86    86  0 ZRT-763   WARNING   Warning: Cell ID_REG_FILE/REGISTERS_reg[30][27] is placed ov... (MSG-3032)
Information:     1     1  0 CTS-038   WARNING   Warning: No clock routing rule is specified. (CTS-038)          (MSG-3032)
Information:     5     5  0 OPT-070   WARNING   Warning: Cannot find any default max transition constraint o... (MSG-3032)
Information:     5     5  5 LGL-050   WARNING   Warning: Library cell sky130_fd_sc_hd:sky130_fd_sc_hd__macro... (MSG-3032)
Information:    12    12  0 OPT-902   WARNING   Warning: No clock routing rules were specified. Use set_cloc... (MSG-3032)
Information:     6     1  0 PVT-034   WARNING   Warning: 67 port driving_cells affected for early, 67 for la... (MSG-3032)
Information:   189   338  3       17  <------   Total sum of messages (MSG-3038)
Information: >>>>>>> Summary: 338 error&warning MSGs observed during fast (MSG-3103)
Info: FAST compile completed.
Information: Ending   'rtl_opt' (FLW-8001)
Information: Time: 2025-12-07 00:39:03 / Session:  00:10:51 / Command:  00:10:32 / CPU:  00:39:37 / Memory: 6967 MB (FLW-8100)
1
puts "RTL optimization completed"
RTL optimization completed
# Save the optimized design with a clear label
puts "========== Saving Design =========="
========== Saving Design ==========
set current_blk [current_block]
{cpu_LIB:cpu.design}
if {$current_blk ne ""} {
    puts "Current block: [get_object_name $current_blk]"
    save_block -label "rtla_optimized" -force
    save_lib
    puts "Design saved successfully with label 'rtla_optimized'"
    
    # Verify save was successful
    set saved_blocks [get_blocks *]
    if {[llength $saved_blocks] > 0} {
        puts "Saved blocks in library:"
        foreach b $saved_blocks {
            puts "  - [get_object_name $b]"
        }
    } else {
        puts "WARNING: No blocks found after save (this may be normal)"
    }
} else {
    puts "ERROR: No current block to save!"
    exit 1
}
Current block: cpu_LIB:cpu.design
Information: Saving 'cpu_LIB:cpu.design' to 'cpu_LIB:cpu/rtla_optimized.design'. (DES-028)
Saving library 'cpu_LIB'
Design saved successfully with label 'rtla_optimized'
Saved blocks in library:
  - cpu_LIB:cpu.design
# -----------------------------------------------------------------------------
# Power Analysis Setup
# -----------------------------------------------------------------------------
puts "========== Setting up Power Analysis =========="
========== Setting up Power Analysis ==========
# Create temp results directory if it doesn't exist
file mkdir $TEMP_RESULTS_DIR
# Configure RTL power analysis (corrected scenario name)
set_rtl_power_analysis_options \
    -scenario $SCENARIO_NAME \
    -design $DESIGN_NAME \
    -strip_path $STRIP_PATH \
    -fsdb $FSDB_FILE \
    -output_dir $OUTPUT_DIR
1
export_power_data
Information: exporting data
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-12-07 00:39:05 / Session:  00:10:53 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 6967 MB (FLW-8100)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Design Average RC for design cpu  (NEX-011)
Information: r = 1.327811 ohm/um, via_r = 4.133638 ohm/cut, c = 0.139438 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.518594 ohm/um, via_r = 43.639130 ohm/cut, c = 0.164815 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'cpu'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 57768, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 93, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2025-12-07 00:39:07 / Session:  00:10:55 / Command:  00:00:02 / CPU:  00:00:13 / Memory: 6967 MB (FLW-8100)
Information: save current design
Information: Saving block 'cpu_LIB:cpu.design'
Information: Exporting essential name map file
Warning: Option '-essential' for command 'saif_map' is deprecated. See the command's man page for alternatives. (CMD-110)
Warning: '-essential' option should not be specified as it has been deprecated and is enabled by default. (POW-120)
Information: The stitching and editing of coupling caps is turned OFF for design 'cpu_LIB:cpu.design'. (TIM-125)
Information: Design Average RC for design cpu  (NEX-011)
Information: r = 1.327811 ohm/um, via_r = 4.133638 ohm/cut, c = 0.139438 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.518594 ohm/um, via_r = 43.639130 ohm/cut, c = 0.164815 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: GPD output -mt with 8 threads (NEX-014)
NEX: write_parasitics command finished
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
Information: RTL Architect run completed
Information: Gathering logical hierarchical data
1
puts "Power analysis data exported"
Power analysis data exported
# -----------------------------------------------------------------------------
# Maximum Frequency Characterization
# -----------------------------------------------------------------------------
puts "========== Characterizing Maximum Operating Frequency =========="
========== Characterizing Maximum Operating Frequency ==========
# Update timing for accurate analysis
update_timing
Information: Starting 'update_timing' (FLW-8000)
Information: Time: 2025-12-07 00:39:23 / Session:  00:11:10 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 6967 MB (FLW-8100)
Information: Ending   'update_timing' (FLW-8001)
Information: Time: 2025-12-07 00:39:23 / Session:  00:11:10 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 6967 MB (FLW-8100)
1
# Find all clocks in the design
set all_clocks [get_clocks *]
{CLK}
if {[llength $all_clocks] == 0} {
    puts "ERROR: No clocks found in design. Please check your constraints."
    puts "Available ports: [get_object_name [get_ports *clk*]]"
    exit 1
}
# Get the first clock (or find specific clock pattern)
set current_clk [lindex $all_clocks 0]
_sel6082
set clock_name [get_object_name $current_clk]
CLK
puts "Found clock: $clock_name"
Found clock: CLK
# If there are multiple clocks, list them
if {[llength $all_clocks] > 1} {
    puts "Multiple clocks found in design:"
    foreach clk $all_clocks {
        puts "  - [get_object_name $clk]"
    }
    puts "Using first clock: $clock_name for analysis"
}
set current_period [get_attribute $current_clk period]
10.000000
puts "Current clock period: $current_period ns"
Current clock period: 10.000000 ns
# Get worst negative slack (WNS) and critical path information
set critical_paths [get_timing_paths -delay_type max -max_paths 1]
{{path_to_PC_reg[31]/D_slack_-7.51449}}
if {[llength $critical_paths] == 0} {
    puts "WARNING: No timing paths found"
    set slack 0.0
    set data_arrival 0.0
} else {
    set slack [get_attribute $critical_paths slack]
    set data_arrival [get_attribute $critical_paths arrival]
}
17.079887
puts "Current WNS (Worst Negative Slack): $slack ns"
Current WNS (Worst Negative Slack): -7.514490 ns
# Calculate minimum period and maximum frequency
# Validate that we have the necessary data
if {$current_period == "" || $current_period == 0} {
    puts "ERROR: Invalid clock period retrieved"
    exit 1
}
# Tmin = Current_Period - Slack (if slack is negative, this adds the violation)
# If slack is positive, Tmin = Data_Arrival_Time (critical path delay)
if {$slack >= 0} {
    # Timing is met - use actual critical path delay
    set Tmin $data_arrival
    set timing_status "MET"
} else {
    # Timing violated - need to increase period
    set Tmin [expr {$current_period - $slack}]
    set timing_status "VIOLATED"
}
VIOLATED
# Sanity check on calculated values
if {$Tmin <= 0} {
    puts "ERROR: Invalid critical path delay calculated: $Tmin ns"
    puts "Current period: $current_period ns"
    puts "Slack: $slack ns"
    exit 1
}
# Add safety margin (typically 2-5% for publication)
set MARGIN_PERCENT 2.0
2.0
set Tmin_with_margin [expr {$Tmin * (1.0 + $MARGIN_PERCENT/100.0)}]
17.8647798
# Calculate frequencies (convert from ns to Hz, then to MHz)
# Fmax in MHz: 1/ns = 1000 MHz
set Fmax [expr {1000.0 / $Tmin}]
57.095582001
set Fmax_with_margin [expr {1000.0 / $Tmin_with_margin}]
55.9760607853
# Format results
set Fmax_formatted [format "%.2f" $Fmax]
57.10
set Fmax_margin_formatted [format "%.2f" $Fmax_with_margin]
55.98
set Tmin_formatted [format "%.4f" $Tmin]
17.5145
set Tmin_margin_formatted [format "%.4f" $Tmin_with_margin]
17.8648
puts "================================================"
================================================
puts "MAXIMUM FREQUENCY CHARACTERIZATION RESULTS"
MAXIMUM FREQUENCY CHARACTERIZATION RESULTS
puts "================================================"
================================================
puts "Timing Status: $timing_status at current period"
Timing Status: VIOLATED at current period
puts "Critical Path Delay: $Tmin_formatted ns"
Critical Path Delay: 17.5145 ns
puts "Maximum Frequency: $Fmax_formatted MHz"
Maximum Frequency: 57.10 MHz
puts "Maximum Frequency (with ${MARGIN_PERCENT}% margin): $Fmax_margin_formatted MHz"
Maximum Frequency (with 2.0% margin): 55.98 MHz
puts "Recommended Clock Period: $Tmin_margin_formatted ns"
Recommended Clock Period: 17.8648 ns
puts "================================================"
================================================
# -----------------------------------------------------------------------------
# Generate Comprehensive Reports
# -----------------------------------------------------------------------------
puts "========== Generating Reports =========="
========== Generating Reports ==========
# Basic reports
report_power > "$TEMP_RESULTS_DIR/report_power.txt"
report_area > "$TEMP_RESULTS_DIR/report_area.txt" 
report_qor > "$TEMP_RESULTS_DIR/report_qor.txt"
# Detailed timing reports
report_timing -delay_type max -max_paths 1 -path_type full \
    > "$TEMP_RESULTS_DIR/report_timing_critical_path.txt"
report_timing -delay_type max -max_paths 10 -path_type full \
    > "$TEMP_RESULTS_DIR/report_timing_top10_paths.txt"
report_timing -delay_type max -max_paths 1 -nets -transition_time \
    -capacitance -input_pins -significant_digits 4 \
    > "$TEMP_RESULTS_DIR/report_timing_detailed.txt"
# Constraint and violation reports
report_constraint -all_violators > "$TEMP_RESULTS_DIR/report_violations.txt"
# Clock reports
report_clock -skew > "$TEMP_RESULTS_DIR/report_clock.txt"
# Additional useful reports for SKY130
report_reference > "$TEMP_RESULTS_DIR/report_reference.txt"
report_hierarchy > "$TEMP_RESULTS_DIR/report_hierarchy.txt"
# Design statistics
report_design > "$TEMP_RESULTS_DIR/report_design_stats.txt"
# Process corner information
report_pvt > "$TEMP_RESULTS_DIR/report_pvt.txt"
# -----------------------------------------------------------------------------
# Generate Publication-Ready Summary
# -----------------------------------------------------------------------------
puts "========== Generating Publication Summary =========="
========== Generating Publication Summary ==========
set summary_file [open "$TEMP_RESULTS_DIR/publication_summary.txt" w]
file41
puts $summary_file "================================================================================"
puts $summary_file "RISC-V CPU - SKY130 130nm - Performance Characterization"
puts $summary_file "================================================================================"
puts $summary_file ""
puts $summary_file "DESIGN INFORMATION:"
puts $summary_file "  Design Name:           $DESIGN_NAME"
puts $summary_file "  Top Module:            $TOP_MODULE"
puts $summary_file "  Technology:            SKY130 130nm"
puts $summary_file "  Analysis Date:         [clock format [clock seconds] -format "%Y-%m-%d %H:%M:%S"]"
puts $summary_file ""
puts $summary_file "TIMING ANALYSIS:"
puts $summary_file "  Current Clock Period:  $current_period ns"
puts $summary_file "  Timing Status:         $timing_status"
puts $summary_file "  Worst Slack (WNS):     $slack ns"
puts $summary_file ""
puts $summary_file "MAXIMUM FREQUENCY CHARACTERIZATION:"
puts $summary_file "  Critical Path Delay:   $Tmin_formatted ns"
puts $summary_file "  Maximum Frequency:     $Fmax_formatted MHz"
puts $summary_file ""
puts $summary_file "RECOMMENDED OPERATING POINT (${MARGIN_PERCENT}% margin):"
puts $summary_file "  Clock Period:          $Tmin_margin_formatted ns"
puts $summary_file "  Operating Frequency:   $Fmax_margin_formatted MHz"
puts $summary_file ""
# Get critical path details
if {[llength $critical_paths] > 0} {
    set startpoint [get_attribute $critical_paths startpoint]
    set endpoint [get_attribute $critical_paths endpoint]
    puts $summary_file "CRITICAL PATH:"
    puts $summary_file "  Startpoint:            [get_object_name $startpoint]"
    puts $summary_file "  Endpoint:              [get_object_name $endpoint]"
    puts $summary_file ""
}
# Get area and power information
# set total_area [get_attribute [current_design] area]
# puts $summary_file "DESIGN METRICS:"
# puts $summary_file "  Total Area:            [format "%.2f" $total_area] um"
# Try to get power information if available
# if {[catch {get_attribute [current_design] total_power} total_power] == 0} {
#     puts $summary_file "  Total Power:           [format "%.4f" $total_power] mW"
# }
puts $summary_file ""
puts $summary_file "PROCESS CORNER:"
puts $summary_file "  Scenario:              $SCENARIO_NAME"
puts $summary_file "  Corner:                Cmax (Worst Case)"
puts $summary_file ""
puts $summary_file "================================================================================"
puts $summary_file "For detailed timing analysis, see:"
puts $summary_file "  - report_timing_critical_path.txt (Critical path breakdown)"
puts $summary_file "  - report_timing_top10_paths.txt (Top 10 critical paths)"
puts $summary_file "  - report_timing_detailed.txt (Full timing details with nets)"
puts $summary_file "================================================================================"
close $summary_file
# Also create a simple CSV for easy import
set csv_file [open "$TEMP_RESULTS_DIR/timing_metrics.csv" w]
file41
puts $csv_file "Metric,Value,Unit"
puts $csv_file "Critical_Path_Delay,$Tmin_formatted,ns"
puts $csv_file "Maximum_Frequency,$Fmax_formatted,MHz"
puts $csv_file "Recommended_Frequency,$Fmax_margin_formatted,MHz"
puts $csv_file "Worst_Slack,$slack,ns"
puts $csv_file "Current_Period,$current_period,ns"
# puts $csv_file "Total_Area,$total_area,um2"
close $csv_file
puts "All reports generated in $TEMP_RESULTS_DIR/ directory"
All reports generated in temp_results_20251207_002802/ directory
puts ""

puts "KEY RESULT: Maximum Operating Frequency = $Fmax_formatted MHz"
KEY RESULT: Maximum Operating Frequency = 57.10 MHz
puts "RECOMMENDED: Use $Fmax_margin_formatted MHz (with ${MARGIN_PERCENT}% margin)"
RECOMMENDED: Use 55.98 MHz (with 2.0% margin)
puts ""

puts "========== RTL Analysis and Synthesis Complete =========="
========== RTL Analysis and Synthesis Complete ==========
exit
Maximum memory usage for this session: 6966.57 MB
CPU usage for this session:   2437 seconds (  0.68 hours)
Elapsed time for this session:    672 seconds (  0.19 hours)
Thank you for using RTL Architect.
