#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug 18 03:42:31 2022
# Process ID: 10124
# Current directory: C:/Users/sasin/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16680
# Log file: C:/Users/sasin/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/sasin/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Softwares/Xillinx/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 897.078 ; gain = 137.801
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Aug 18 04:00:30 2022] Launched synth_1...
Run output will be captured here: E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Aug 18 04:01:56 2022] Launched impl_1...
Run output will be captured here: E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 18 04:05:08 2022] Launched impl_1...
Run output will be captured here: E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EnclosureNanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj EnclosureNanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/EnclosureNanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EnclosureNanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/Slow_Clk2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk2
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Xillinx/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2a8705502eb04e88b58928851681e9d0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot EnclosureNanoProcessor_TB_behav xil_defaultlib.EnclosureNanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Ins_Decoder [ins_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_4_to16 [decoder_4_to16_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_16way_1bit [mux_16way_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_16_to_1_16bit [mux_16_to_1_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_16Bit0 [reg_16bit0_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_16Bit1 [reg_16bit1_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_16Bit2 [reg_16bit2_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_16Bit3 [reg_16bit3_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_16Bit4 [reg_16bit4_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_16Bit5 [reg_16bit5_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_16Bit6 [reg_16bit6_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_16Bit7 [reg_16bit7_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_16bit [reg_16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_8bit [mux_2way_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.PC_4bit [pc_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_4 [rca_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2way_4bit [mux_2way_4bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg_Bank_16byte [reg_bank_16byte_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_to_1 [mux_8_to_1_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8way_8bit [mux_8way_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_16way_8bit [mux_16way_8bit_default]
Compiling architecture behavioral of entity xil_defaultlib.RCA_8 [rca_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Processor [processor_default]
Compiling architecture behavioral of entity xil_defaultlib.SevenSegDispHandler [sevensegdisphandler_default]
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk2 [slow_clk2_default]
Compiling architecture behavioral of entity xil_defaultlib.EnclosureNanoProcessor [enclosurenanoprocessor_default]
Compiling architecture behavioral of entity xil_defaultlib.enclosurenanoprocessor_tb
Built simulation snapshot EnclosureNanoProcessor_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 919.445 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "EnclosureNanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:EnclosureNanoProcessor_TB} -tclbatch {EnclosureNanoProcessor_TB.tcl} -view {E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/Nanoprocessor/NanoProcessor_TB_behav3.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor/Nanoprocessor.srcs/sim_1/imports/Nanoprocessor/NanoProcessor_TB_behav3.wcfg
source EnclosureNanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'EnclosureNanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 933.816 ; gain = 14.371
close_sim
INFO: [Simtcl 6-16] Simulation closed
archive_project E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Group32_EnhancedNanoProcessor.xpr.zip -temp_dir C:/Users/sasin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10124-SP-AS515-LAPTOP -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/sasin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10124-SP-AS515-LAPTOP' for archiving project
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Sasindu/Vivado_Projects/UOM_CS1050/Lab9Enhanced3/NanoprocessorV3.xpr/Nanoprocessor'
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/sasin/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-10124-SP-AS515-LAPTOP/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
