{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748779142466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748779142467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  1 14:59:02 2025 " "Processing started: Sun Jun  1 14:59:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748779142467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779142467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779142467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748779142731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748779142732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Clock_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148827 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Game_FSM.v " "Can't analyze file -- file Game_FSM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748779148829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "Shift_Register.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Shift_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Vga_Display " "Found entity 1: Vga_Display" {  } { { "Vga_Display.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Vga_Display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.v 1 1 " "Found 1 design units, including 1 entities, in source file project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hitdetection.v 1 1 " "Found 1 design units, including 1 entities, in source file hitdetection.v" { { "Info" "ISGN_ENTITY_NAME" "1 HitDetection " "Found entity 1: HitDetection" {  } { { "HitDetection.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/HitDetection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplaycontrollerp1.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplaycontrollerp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameplayControllerP1 " "Found entity 1: GameplayControllerP1" {  } { { "GameplayControllerP1.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameplaycontrollerp2.v 1 1 " "Found 1 design units, including 1 entities, in source file gameplaycontrollerp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameplayControllerP2 " "Found entity 1: GameplayControllerP2" {  } { { "GameplayControllerP2.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hitdetection_updated.v 1 1 " "Found 1 design units, including 1 entities, in source file hitdetection_updated.v" { { "Info" "ISGN_ENTITY_NAME" "1 HitDetection_updated " "Found entity 1: HitDetection_updated" {  } { { "HitDetection_updated.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/HitDetection_updated.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexto7seg " "Found entity 1: hexto7seg" {  } { { "hexto7seg.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/hexto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statuses.v 1 1 " "Found 1 design units, including 1 entities, in source file statuses.v" { { "Info" "ISGN_ENTITY_NAME" "1 Statuses " "Found entity 1: Statuses" {  } { { "Statuses.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Statuses.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shieldto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file shieldto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shieldto7seg " "Found entity 1: shieldto7seg" {  } { { "shieldto7seg.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/shieldto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748779148841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779148841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stun GameplayControllerP1.v(39) " "Verilog HDL Implicit Net warning at GameplayControllerP1.v(39): created implicit net for \"stun\"" {  } { { "GameplayControllerP1.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148841 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_blocking GameplayControllerP2.v(73) " "Verilog HDL Implicit Net warning at GameplayControllerP2.v(73): created implicit net for \"is_blocking\"" {  } { { "GameplayControllerP2.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748779148863 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player1_pos_y Project.v(59) " "Verilog HDL or VHDL warning at Project.v(59): object \"player1_pos_y\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148864 "|Project"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player2_pos_y Project.v(60) " "Verilog HDL or VHDL warning at Project.v(60): object \"player2_pos_y\" assigned a value but never read" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148864 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Project.v(19) " "Output port \"HEX4\" at Project.v(19) has no driver" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748779148864 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Project.v(20) " "Output port \"HEX5\" at Project.v(20) has no driver" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748779148864 "|Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Project.v(26) " "Output port \"LEDR\[9..8\]\" at Project.v(26) has no driver" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1748779148864 "|Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:clk_div_inst " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:clk_div_inst\"" {  } { { "Project.v" "clk_div_inst" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameplayControllerP1 GameplayControllerP1:player1 " "Elaborating entity \"GameplayControllerP1\" for hierarchy \"GameplayControllerP1:player1\"" {  } { { "Project.v" "player1" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stun GameplayControllerP1.v(39) " "Verilog HDL or VHDL warning at GameplayControllerP1.v(39): object \"stun\" assigned a value but never read" {  } { { "GameplayControllerP1.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148866 "|Project|GameplayControllerP1:player1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "predicted_attack_flag GameplayControllerP1.v(22) " "Verilog HDL or VHDL warning at GameplayControllerP1.v(22): object \"predicted_attack_flag\" assigned a value but never read" {  } { { "GameplayControllerP1.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148866 "|Project|GameplayControllerP1:player1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "predicted_is_directional_attack GameplayControllerP1.v(23) " "Verilog HDL or VHDL warning at GameplayControllerP1.v(23): object \"predicted_is_directional_attack\" assigned a value but never read" {  } { { "GameplayControllerP1.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148866 "|Project|GameplayControllerP1:player1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player2_attack_flag GameplayControllerP1.v(25) " "Verilog HDL or VHDL warning at GameplayControllerP1.v(25): object \"player2_attack_flag\" assigned a value but never read" {  } { { "GameplayControllerP1.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148866 "|Project|GameplayControllerP1:player1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player2_is_directional_attack GameplayControllerP1.v(25) " "Verilog HDL or VHDL warning at GameplayControllerP1.v(25): object \"player2_is_directional_attack\" assigned a value but never read" {  } { { "GameplayControllerP1.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148866 "|Project|GameplayControllerP1:player1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 GameplayControllerP1.v(83) " "Verilog HDL assignment warning at GameplayControllerP1.v(83): truncated value with size 32 to match size of target (5)" {  } { { "GameplayControllerP1.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748779148866 "|Project|GameplayControllerP1:player1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HitDetection_updated GameplayControllerP1:player1\|HitDetection_updated:hit_detec " "Elaborating entity \"HitDetection_updated\" for hierarchy \"GameplayControllerP1:player1\|HitDetection_updated:hit_detec\"" {  } { { "GameplayControllerP1.v" "hit_detec" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "withinp1range HitDetection_updated.v(58) " "Verilog HDL or VHDL warning at HitDetection_updated.v(58): object \"withinp1range\" assigned a value but never read" {  } { { "HitDetection_updated.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/HitDetection_updated.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148867 "|Project|GameplayControllerP1:player1|HitDetection_updated:hit_detec"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "withinp2range HitDetection_updated.v(58) " "Verilog HDL or VHDL warning at HitDetection_updated.v(58): object \"withinp2range\" assigned a value but never read" {  } { { "HitDetection_updated.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/HitDetection_updated.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148867 "|Project|GameplayControllerP1:player1|HitDetection_updated:hit_detec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameplayControllerP2 GameplayControllerP2:player2 " "Elaborating entity \"GameplayControllerP2\" for hierarchy \"GameplayControllerP2:player2\"" {  } { { "Project.v" "player2" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148877 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_blocking GameplayControllerP2.v(73) " "Verilog HDL or VHDL warning at GameplayControllerP2.v(73): object \"is_blocking\" assigned a value but never read" {  } { { "GameplayControllerP2.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148878 "|Project|GameplayControllerP2:player2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "predicted_attack_flag GameplayControllerP2.v(23) " "Verilog HDL or VHDL warning at GameplayControllerP2.v(23): object \"predicted_attack_flag\" assigned a value but never read" {  } { { "GameplayControllerP2.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148878 "|Project|GameplayControllerP2:player2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "predicted_is_directional_attack GameplayControllerP2.v(24) " "Verilog HDL or VHDL warning at GameplayControllerP2.v(24): object \"predicted_is_directional_attack\" assigned a value but never read" {  } { { "GameplayControllerP2.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148878 "|Project|GameplayControllerP2:player2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player1_attack_flag GameplayControllerP2.v(26) " "Verilog HDL or VHDL warning at GameplayControllerP2.v(26): object \"player1_attack_flag\" assigned a value but never read" {  } { { "GameplayControllerP2.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148878 "|Project|GameplayControllerP2:player2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "player1_is_directional_attack GameplayControllerP2.v(26) " "Verilog HDL or VHDL warning at GameplayControllerP2.v(26): object \"player1_is_directional_attack\" assigned a value but never read" {  } { { "GameplayControllerP2.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748779148878 "|Project|GameplayControllerP2:player2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 GameplayControllerP2.v(84) " "Verilog HDL assignment warning at GameplayControllerP2.v(84): truncated value with size 32 to match size of target (5)" {  } { { "GameplayControllerP2.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748779148878 "|Project|GameplayControllerP2:player2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Vga_Display Vga_Display:vga_display_inst " "Elaborating entity \"Vga_Display\" for hierarchy \"Vga_Display:vga_display_inst\"" {  } { { "Project.v" "vga_display_inst" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Vga_Display.v(50) " "Verilog HDL assignment warning at Vga_Display.v(50): truncated value with size 32 to match size of target (10)" {  } { { "Vga_Display.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Vga_Display.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748779148880 "|Project|Vga_Display:vga_display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Vga_Display.v(52) " "Verilog HDL assignment warning at Vga_Display.v(52): truncated value with size 32 to match size of target (10)" {  } { { "Vga_Display.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Vga_Display.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748779148880 "|Project|Vga_Display:vga_display_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Vga_Display:vga_display_inst\|Clock_Divider:clkdiv " "Elaborating entity \"Clock_Divider\" for hierarchy \"Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\"" {  } { { "Vga_Display.v" "clkdiv" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Vga_Display.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7seg hexto7seg:hexy " "Elaborating entity \"hexto7seg\" for hierarchy \"hexto7seg:hexy\"" {  } { { "Project.v" "hexy" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shieldto7seg shieldto7seg:sfsdfew " "Elaborating entity \"shieldto7seg\" for hierarchy \"shieldto7seg:sfsdfew\"" {  } { { "Project.v" "sfsdfew" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Statuses Statuses:status_bars " "Elaborating entity \"Statuses\" for hierarchy \"Statuses:status_bars\"" {  } { { "Project.v" "status_bars" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register Statuses:status_bars\|Shift_Register:health_shift_p1 " "Elaborating entity \"Shift_Register\" for hierarchy \"Statuses:status_bars\|Shift_Register:health_shift_p1\"" {  } { { "Statuses.v" "health_shift_p1" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Statuses.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779148886 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "GameplayControllerP2:player2\|logic_clk " "Found clock multiplexer GameplayControllerP2:player2\|logic_clk" {  } { { "GameplayControllerP2.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP2.v" 45 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1748779149025 "|Project|GameplayControllerP2:player2|logic_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "GameplayControllerP1:player1\|logic_clk " "Found clock multiplexer GameplayControllerP1:player1\|logic_clk" {  } { { "GameplayControllerP1.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/GameplayControllerP1.v" 45 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1748779149025 "|Project|GameplayControllerP1:player1|logic_clk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1748779149025 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748779149330 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748779149648 "|Project|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748779149648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748779149723 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748779150477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748779150477 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748779150540 "|Project|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748779150540 "|Project|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748779150540 "|Project|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748779150540 "|Project|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748779150540 "|Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748779150540 "|Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748779150540 "|Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project.v" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748779150540 "|Project|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748779150540 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "915 " "Implemented 915 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748779150542 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748779150542 ""} { "Info" "ICUT_CUT_TM_LCELLS" "816 " "Implemented 816 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748779150542 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748779150542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748779150566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  1 14:59:10 2025 " "Processing ended: Sun Jun  1 14:59:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748779150566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748779150566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748779150566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748779150566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1748779151585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748779151586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  1 14:59:11 2025 " "Processing started: Sun Jun  1 14:59:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748779151586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1748779151586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1748779151586 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1748779151657 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1748779151657 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1748779151657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1748779151751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1748779151751 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1748779151761 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1748779151789 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1748779151789 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1748779152068 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1748779152080 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1748779152153 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1748779158604 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 65 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 65 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1748779158727 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1748779158727 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748779158728 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1748779158734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748779158734 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1748779158736 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1748779158736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1748779158736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1748779158737 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.SDC " "Reading SDC File: 'Project.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1748779159236 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 14 TD_CLK27 port " "Ignored filter at Project.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at Project.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159239 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 15 DRAM_CLK port " "Ignored filter at Project.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159239 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at Project.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159239 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 17 AUD_XCK port " "Ignored filter at Project.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at Project.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159240 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 18 AUD_BCLK port " "Ignored filter at Project.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at Project.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159240 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at Project.sdc(18): Time value \"1.536 MH\" is not valid" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at Project.sdc(18): Option -period: Invalid clock period" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 29 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Project.sdc(29): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 29 Argument <targets> is not an object ID " "Ignored create_clock at Project.sdc(29): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159240 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 30 altera_reserved_tdi port " "Ignored filter at Project.sdc(30): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159240 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 30 altera_reserved_tck clock " "Ignored filter at Project.sdc(30): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159240 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159240 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 31 altera_reserved_tms port " "Ignored filter at Project.sdc(31): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 31 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159241 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 31 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(31): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 32 altera_reserved_tdo port " "Ignored filter at Project.sdc(32): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 32 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159241 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 32 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(32): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 58 DRAM_DQ* port " "Ignored filter at Project.sdc(58): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 58 clk_dram clock " "Ignored filter at Project.sdc(58): clk_dram could not be matched with a clock" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159241 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159241 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 61 TD_DATA* port " "Ignored filter at Project.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 61 tv_27m clock " "Ignored filter at Project.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.508 -clock_fall \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.508 -clock_fall \[get_ports TD_DATA*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159241 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m -2.539 -clock_fall \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m -2.539 -clock_fall \[get_ports TD_DATA*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159242 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 63 TD_HS port " "Ignored filter at Project.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 -clock_fall \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 -clock_fall \[get_ports TD_HS\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159242 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m -2.454 -clock_fall \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m -2.454 -clock_fall \[get_ports TD_HS\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159242 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 65 TD_VS port " "Ignored filter at Project.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.652 -clock_fall \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.652 -clock_fall \[get_ports TD_VS\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159242 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m -2.456 -clock_fall \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m -2.456 -clock_fall \[get_ports TD_VS\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159242 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159242 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159242 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 78 DRAM_ADDR* port " "Ignored filter at Project.sdc(78): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159242 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159243 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159243 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 80 DRAM_*DQM port " "Ignored filter at Project.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159243 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159243 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 82 DRAM_BA* port " "Ignored filter at Project.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159243 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159243 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 84 DRAM_RAS_N port " "Ignored filter at Project.sdc(84): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159243 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159243 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159243 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 86 DRAM_CAS_N port " "Ignored filter at Project.sdc(86): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159244 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(86): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159244 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 88 DRAM_WE_N port " "Ignored filter at Project.sdc(88): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159244 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159244 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 90 DRAM_CKE port " "Ignored filter at Project.sdc(90): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159244 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159244 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(91): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 92 DRAM_CS_N port " "Ignored filter at Project.sdc(92): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159244 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(92): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159244 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159244 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(93): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159245 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 101 VGA_BLANK port " "Ignored filter at Project.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1748779159245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159245 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159245 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779159245 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1748779159245 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clk_div_inst\|clk_out " "Node: Clock_Divider:clk_div_inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Statuses:status_bars\|Shift_Register:block_shift_p2\|OUT\[0\] Clock_Divider:clk_div_inst\|clk_out " "Register Statuses:status_bars\|Shift_Register:block_shift_p2\|OUT\[0\] is being clocked by Clock_Divider:clk_div_inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748779159247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1748779159247 "|Project|Clock_Divider:clk_div_inst|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out " "Node: Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Display:vga_display_inst\|h_count\[7\] Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out " "Register Vga_Display:vga_display_inst\|h_count\[7\] is being clocked by Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748779159247 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1748779159247 "|Project|Vga_Display:vga_display_inst|Clock_Divider:clkdiv|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1748779159249 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1748779159250 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748779159250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748779159250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748779159250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748779159250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748779159250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748779159250 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1748779159250 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1748779159250 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1748779159281 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1748779159281 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1748779159281 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1748779159345 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1748779159345 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748779159347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1748779163417 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1748779163740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748779165315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1748779166983 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1748779167365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748779167365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1748779168367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1748779171743 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1748779171743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1748779172096 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1748779172096 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1748779172096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748779172101 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.58 " "Total time spent on timing analysis during the Fitter is 0.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1748779173809 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748779173870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748779174471 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1748779174472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1748779175109 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1748779178032 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1748779178203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.fit.smsg " "Generated suppressed messages file C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1748779178296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 167 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6546 " "Peak virtual memory: 6546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748779178801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  1 14:59:38 2025 " "Processing ended: Sun Jun  1 14:59:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748779178801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748779178801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748779178801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1748779178801 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1748779179833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748779179834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  1 14:59:39 2025 " "Processing started: Sun Jun  1 14:59:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748779179834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1748779179834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1748779179834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1748779180360 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1748779183821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748779184080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  1 14:59:44 2025 " "Processing ended: Sun Jun  1 14:59:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748779184080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748779184080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748779184080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1748779184080 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1748779184686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1748779185076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748779185076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  1 14:59:44 2025 " "Processing started: Sun Jun  1 14:59:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748779185076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1748779185076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1748779185076 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1748779185155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1748779185566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1748779185566 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1748779185596 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1748779185596 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.SDC " "Reading SDC File: 'Project.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1748779185998 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 14 TD_CLK27 port " "Ignored filter at Project.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at Project.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186001 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 15 DRAM_CLK port " "Ignored filter at Project.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at Project.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186001 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 17 AUD_XCK port " "Ignored filter at Project.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at Project.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186001 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 18 AUD_BCLK port " "Ignored filter at Project.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at Project.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186001 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 18 Time value \"1.536 MH\" is not valid " "Ignored create_clock at Project.sdc(18): Time value \"1.536 MH\" is not valid" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 18 Option -period: Invalid clock period " "Ignored create_clock at Project.sdc(18): Option -period: Invalid clock period" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 29 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Project.sdc(29): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Project.sdc 29 Argument <targets> is not an object ID " "Ignored create_clock at Project.sdc(29): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186002 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 30 altera_reserved_tdi port " "Ignored filter at Project.sdc(30): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 30 altera_reserved_tck clock " "Ignored filter at Project.sdc(30): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186002 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 31 altera_reserved_tms port " "Ignored filter at Project.sdc(31): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 31 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186002 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 31 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(31): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 32 altera_reserved_tdo port " "Ignored filter at Project.sdc(32): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 32 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(32): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186002 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 32 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(32): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 58 DRAM_DQ* port " "Ignored filter at Project.sdc(58): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186002 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 58 clk_dram clock " "Ignored filter at Project.sdc(58): clk_dram could not be matched with a clock" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186003 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186003 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 61 TD_DATA* port " "Ignored filter at Project.sdc(61): TD_DATA* could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 61 tv_27m clock " "Ignored filter at Project.sdc(61): tv_27m could not be matched with a clock" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.508 -clock_fall \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.508 -clock_fall \[get_ports TD_DATA*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186003 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m -2.539 -clock_fall \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m -2.539 -clock_fall \[get_ports TD_DATA*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186003 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 63 TD_HS port " "Ignored filter at Project.sdc(63): TD_HS could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186003 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 -clock_fall \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 -clock_fall \[get_ports TD_HS\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186004 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 64 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m -2.454 -clock_fall \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m -2.454 -clock_fall \[get_ports TD_HS\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186004 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 64 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 65 TD_VS port " "Ignored filter at Project.sdc(65): TD_VS could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 65 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.652 -clock_fall \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.652 -clock_fall \[get_ports TD_VS\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186004 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 65 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 66 Argument <targets> is an empty collection " "Ignored set_input_delay at Project.sdc(66): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m -2.456 -clock_fall \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m -2.456 -clock_fall \[get_ports TD_VS\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186004 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Project.sdc 66 Argument -clock is not an object ID " "Ignored set_input_delay at Project.sdc(66): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186004 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186004 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 78 DRAM_ADDR* port " "Ignored filter at Project.sdc(78): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186005 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186005 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 80 DRAM_*DQM port " "Ignored filter at Project.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186005 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186005 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 82 DRAM_BA* port " "Ignored filter at Project.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186005 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186005 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186006 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 84 DRAM_RAS_N port " "Ignored filter at Project.sdc(84): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186006 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186006 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 86 DRAM_CAS_N port " "Ignored filter at Project.sdc(86): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 86 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(86): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186006 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 86 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(86): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 87 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(87): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186006 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 87 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(87): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 88 DRAM_WE_N port " "Ignored filter at Project.sdc(88): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 88 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(88): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186006 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 88 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(88): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 89 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(89): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186006 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 89 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(89): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 90 DRAM_CKE port " "Ignored filter at Project.sdc(90): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 90 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(90): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186006 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186006 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 90 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(90): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 91 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(91): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186007 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 91 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(91): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 92 DRAM_CS_N port " "Ignored filter at Project.sdc(92): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 92 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(92): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186007 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 92 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(92): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186007 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 93 Argument -clock is not an object ID " "Ignored set_output_delay at Project.sdc(93): Argument -clock is not an object ID" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186007 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Project.sdc 101 VGA_BLANK port " "Ignored filter at Project.sdc(101): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 101 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(101): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186007 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186007 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Project.sdc 102 Argument <targets> is an empty collection " "Ignored set_output_delay at Project.sdc(102): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1748779186007 ""}  } { { "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" "" { Text "C:/Users/quant/OneDrive/Desktop/EE314/EE314-main-project/Project.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1748779186007 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clk_div_inst\|clk_out " "Node: Clock_Divider:clk_div_inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Statuses:status_bars\|Shift_Register:block_shift_p2\|OUT\[0\] Clock_Divider:clk_div_inst\|clk_out " "Register Statuses:status_bars\|Shift_Register:block_shift_p2\|OUT\[0\] is being clocked by Clock_Divider:clk_div_inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748779186011 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748779186011 "|Project|Clock_Divider:clk_div_inst|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out " "Node: Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Display:vga_display_inst\|h_count\[7\] Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out " "Register Vga_Display:vga_display_inst\|h_count\[7\] is being clocked by Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748779186012 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748779186012 "|Project|Vga_Display:vga_display_inst|Clock_Divider:clkdiv|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748779186013 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1748779186013 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748779186021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.947 " "Worst-case setup slack is 13.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779186035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779186035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.947               0.000 CLOCK_50  " "   13.947               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779186035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779186035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779186039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779186039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 CLOCK_50  " "    0.375               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779186039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779186039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748779186044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748779186048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.802 " "Worst-case minimum pulse width slack is 8.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779186050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779186050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.802               0.000 CLOCK_50  " "    8.802               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779186050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779186050 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748779186062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748779186086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748779186983 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clk_div_inst\|clk_out " "Node: Clock_Divider:clk_div_inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Statuses:status_bars\|Shift_Register:block_shift_p2\|OUT\[0\] Clock_Divider:clk_div_inst\|clk_out " "Register Statuses:status_bars\|Shift_Register:block_shift_p2\|OUT\[0\] is being clocked by Clock_Divider:clk_div_inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748779187056 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748779187056 "|Project|Clock_Divider:clk_div_inst|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out " "Node: Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Display:vga_display_inst\|h_count\[7\] Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out " "Register Vga_Display:vga_display_inst\|h_count\[7\] is being clocked by Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748779187056 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748779187056 "|Project|Vga_Display:vga_display_inst|Clock_Divider:clkdiv|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748779187056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.885 " "Worst-case setup slack is 13.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779187065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779187065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.885               0.000 CLOCK_50  " "   13.885               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779187065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779187065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.376 " "Worst-case hold slack is 0.376" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779187069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779187069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 CLOCK_50  " "    0.376               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779187069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779187069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748779187072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748779187077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.790 " "Worst-case minimum pulse width slack is 8.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779187079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779187079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.790               0.000 CLOCK_50  " "    8.790               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779187079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779187079 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1748779187089 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1748779187200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1748779187946 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clk_div_inst\|clk_out " "Node: Clock_Divider:clk_div_inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Statuses:status_bars\|Shift_Register:block_shift_p2\|OUT\[0\] Clock_Divider:clk_div_inst\|clk_out " "Register Statuses:status_bars\|Shift_Register:block_shift_p2\|OUT\[0\] is being clocked by Clock_Divider:clk_div_inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748779188008 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748779188008 "|Project|Clock_Divider:clk_div_inst|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out " "Node: Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Display:vga_display_inst\|h_count\[7\] Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out " "Register Vga_Display:vga_display_inst\|h_count\[7\] is being clocked by Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748779188008 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748779188008 "|Project|Vga_Display:vga_display_inst|Clock_Divider:clkdiv|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748779188008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.019 " "Worst-case setup slack is 16.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.019               0.000 CLOCK_50  " "   16.019               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779188013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.202 " "Worst-case hold slack is 0.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 CLOCK_50  " "    0.202               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779188016 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748779188019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748779188024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.754 " "Worst-case minimum pulse width slack is 8.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.754               0.000 CLOCK_50  " "    8.754               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779188029 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1748779188038 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clock_Divider:clk_div_inst\|clk_out " "Node: Clock_Divider:clk_div_inst\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Statuses:status_bars\|Shift_Register:block_shift_p2\|OUT\[0\] Clock_Divider:clk_div_inst\|clk_out " "Register Statuses:status_bars\|Shift_Register:block_shift_p2\|OUT\[0\] is being clocked by Clock_Divider:clk_div_inst\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748779188171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748779188171 "|Project|Clock_Divider:clk_div_inst|clk_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out " "Node: Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Vga_Display:vga_display_inst\|h_count\[7\] Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out " "Register Vga_Display:vga_display_inst\|h_count\[7\] is being clocked by Vga_Display:vga_display_inst\|Clock_Divider:clkdiv\|clk_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1748779188171 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1748779188171 "|Project|Vga_Display:vga_display_inst|Clock_Divider:clkdiv|clk_out"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1748779188172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.305 " "Worst-case setup slack is 16.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.305               0.000 CLOCK_50  " "   16.305               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779188178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.191 " "Worst-case hold slack is 0.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 CLOCK_50  " "    0.191               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779188182 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748779188186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1748779188190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.728 " "Worst-case minimum pulse width slack is 8.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.728               0.000 CLOCK_50  " "    8.728               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1748779188192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1748779188192 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748779189461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1748779189462 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 100 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5164 " "Peak virtual memory: 5164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748779189532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  1 14:59:49 2025 " "Processing ended: Sun Jun  1 14:59:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748779189532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748779189532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748779189532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748779189532 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 327 s " "Quartus Prime Full Compilation was successful. 0 errors, 327 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1748779190281 ""}
