Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 12 12:49:15 2024
| Host         : DariaIsPeach running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/matrixmul_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.414ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.622ns  (logic 2.917ns (44.052%)  route 3.705ns (55.948%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/reg_152_reg[2]/Q
                         net (fo=16, unplaced)        1.019     2.488    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.783 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, unplaced)         0.650     3.433    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     4.047 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/O[3]
                         net (fo=2, unplaced)         0.629     4.676    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_4
                         LUT3 (Prop_lut3_I2_O)        0.300     4.976 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17/O
                         net (fo=2, unplaced)         0.607     5.583    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     5.915 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21/O
                         net (fo=1, unplaced)         0.000     5.915    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.447 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.447    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.795 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[1]
                         net (fo=1, unplaced)         0.800     7.595    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[13]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[13])
                                                     -1.880     9.009    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                  1.414    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.898ns (43.891%)  route 3.705ns (56.109%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/reg_152_reg[2]/Q
                         net (fo=16, unplaced)        1.019     2.488    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.783 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, unplaced)         0.650     3.433    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     4.047 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/O[3]
                         net (fo=2, unplaced)         0.629     4.676    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_4
                         LUT3 (Prop_lut3_I2_O)        0.300     4.976 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17/O
                         net (fo=2, unplaced)         0.607     5.583    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     5.915 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21/O
                         net (fo=1, unplaced)         0.000     5.915    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.447 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.447    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.776 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, unplaced)        0.800     7.576    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[15])
                                                     -1.883     9.006    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.898ns (43.891%)  route 3.705ns (56.109%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/reg_152_reg[2]/Q
                         net (fo=16, unplaced)        1.019     2.488    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.783 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, unplaced)         0.650     3.433    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     4.047 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/O[3]
                         net (fo=2, unplaced)         0.629     4.676    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_4
                         LUT3 (Prop_lut3_I2_O)        0.300     4.976 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17/O
                         net (fo=2, unplaced)         0.607     5.583    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     5.915 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21/O
                         net (fo=1, unplaced)         0.000     5.915    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.447 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.447    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.776 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, unplaced)        0.800     7.576    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[16])
                                                     -1.883     9.006    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.898ns (43.891%)  route 3.705ns (56.109%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/reg_152_reg[2]/Q
                         net (fo=16, unplaced)        1.019     2.488    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.783 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, unplaced)         0.650     3.433    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     4.047 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/O[3]
                         net (fo=2, unplaced)         0.629     4.676    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_4
                         LUT3 (Prop_lut3_I2_O)        0.300     4.976 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17/O
                         net (fo=2, unplaced)         0.607     5.583    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     5.915 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21/O
                         net (fo=1, unplaced)         0.000     5.915    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.447 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.447    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.776 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, unplaced)        0.800     7.576    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[17])
                                                     -1.883     9.006    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.898ns (43.891%)  route 3.705ns (56.109%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/reg_152_reg[2]/Q
                         net (fo=16, unplaced)        1.019     2.488    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.783 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, unplaced)         0.650     3.433    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     4.047 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/O[3]
                         net (fo=2, unplaced)         0.629     4.676    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_4
                         LUT3 (Prop_lut3_I2_O)        0.300     4.976 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17/O
                         net (fo=2, unplaced)         0.607     5.583    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     5.915 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21/O
                         net (fo=1, unplaced)         0.000     5.915    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.447 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.447    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.776 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, unplaced)        0.800     7.576    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[18])
                                                     -1.883     9.006    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[19]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.898ns (43.891%)  route 3.705ns (56.109%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/reg_152_reg[2]/Q
                         net (fo=16, unplaced)        1.019     2.488    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.783 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, unplaced)         0.650     3.433    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     4.047 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/O[3]
                         net (fo=2, unplaced)         0.629     4.676    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_4
                         LUT3 (Prop_lut3_I2_O)        0.300     4.976 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17/O
                         net (fo=2, unplaced)         0.607     5.583    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     5.915 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21/O
                         net (fo=1, unplaced)         0.000     5.915    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.447 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.447    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.776 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, unplaced)        0.800     7.576    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[19]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[19])
                                                     -1.883     9.006    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[20]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.898ns (43.891%)  route 3.705ns (56.109%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/reg_152_reg[2]/Q
                         net (fo=16, unplaced)        1.019     2.488    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.783 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, unplaced)         0.650     3.433    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     4.047 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/O[3]
                         net (fo=2, unplaced)         0.629     4.676    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_4
                         LUT3 (Prop_lut3_I2_O)        0.300     4.976 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17/O
                         net (fo=2, unplaced)         0.607     5.583    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     5.915 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21/O
                         net (fo=1, unplaced)         0.000     5.915    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.447 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.447    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.776 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, unplaced)        0.800     7.576    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[20]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[20])
                                                     -1.883     9.006    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[21]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.898ns (43.891%)  route 3.705ns (56.109%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/reg_152_reg[2]/Q
                         net (fo=16, unplaced)        1.019     2.488    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.783 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, unplaced)         0.650     3.433    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     4.047 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/O[3]
                         net (fo=2, unplaced)         0.629     4.676    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_4
                         LUT3 (Prop_lut3_I2_O)        0.300     4.976 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17/O
                         net (fo=2, unplaced)         0.607     5.583    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     5.915 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21/O
                         net (fo=1, unplaced)         0.000     5.915    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.447 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.447    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.776 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, unplaced)        0.800     7.576    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[21]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[21])
                                                     -1.883     9.006    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.898ns (43.891%)  route 3.705ns (56.109%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/reg_152_reg[2]/Q
                         net (fo=16, unplaced)        1.019     2.488    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.783 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, unplaced)         0.650     3.433    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     4.047 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/O[3]
                         net (fo=2, unplaced)         0.629     4.676    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_4
                         LUT3 (Prop_lut3_I2_O)        0.300     4.976 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17/O
                         net (fo=2, unplaced)         0.607     5.583    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     5.915 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21/O
                         net (fo=1, unplaced)         0.000     5.915    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.447 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.447    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.776 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, unplaced)        0.800     7.576    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[22])
                                                     -1.883     9.006    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/reg_152_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.603ns  (logic 2.898ns (43.891%)  route 3.705ns (56.109%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/reg_152_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     1.469 r  bd_0_i/hls_inst/U0/reg_152_reg[2]/Q
                         net (fo=16, unplaced)        1.019     2.488    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_44_0[2]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.783 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87/O
                         net (fo=2, unplaced)         0.650     3.433    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_87_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.614     4.047 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45/O[3]
                         net (fo=2, unplaced)         0.629     4.676    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_45_n_4
                         LUT3 (Prop_lut3_I2_O)        0.300     4.976 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17/O
                         net (fo=2, unplaced)         0.607     5.583    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.332     5.915 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21/O
                         net (fo=1, unplaced)         0.000     5.915    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_21_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.447 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.447    bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     6.776 r  bd_0_i/hls_inst/U0/mul_8s_8s_16_1_1_U1/p_reg_reg_i_3/O[3]
                         net (fo=33, unplaced)        0.800     7.576    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/C[15]
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=55, unset)           0.924    10.924    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         DSP48E1 (Setup_dsp48e1_CLK_C[23])
                                                     -1.883     9.006    bd_0_i/hls_inst/U0/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  1.430    




