

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Sun Dec 24 00:40:19 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  37038382|  37038382|  0.446 sec|  0.446 sec|  37038383|  37038383|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                              |                   |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |           Instance           |       Module      |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +------------------------------+-------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_conv2d_2_fu_744           |conv2d_2           |   4951809|   4951809|  59.600 ms|  59.600 ms|   4951809|   4951809|     none|
        |grp_conv2d_1_fu_754           |conv2d_1           |  27177121|  27177121|  0.327 sec|  0.327 sec|  27177121|  27177121|     none|
        |grp_conv2d_fu_764             |conv2d             |   4510881|   4510881|  54.293 ms|  54.293 ms|   4510881|   4510881|     none|
        |grp_max_pooling2d_2_fu_774    |max_pooling2d_2    |     53833|     53833|   0.648 ms|   0.648 ms|     53833|     53833|     none|
        |grp_max_pooling2d_1_fu_780    |max_pooling2d_1    |     10825|     10825|   0.130 ms|   0.130 ms|     10825|     10825|     none|
        |grp_max_pooling2d_fu_786      |max_pooling2d      |      1608|      1608|  19.354 us|  19.354 us|      1608|      1608|     none|
        |grp_dense_relu_2_fu_792       |dense_relu_2       |    205889|    205889|   2.478 ms|   2.478 ms|    205889|    205889|     none|
        |grp_dense_relu_1_fu_802       |dense_relu_1       |      8737|      8737|   0.105 ms|   0.105 ms|      8737|      8737|     none|
        |grp_dense_relu_fu_812         |dense_relu         |      2305|      2305|  27.743 us|  27.743 us|      2305|      2305|     none|
        |grp_set3DFloatArray_5_fu_822  |set3DFloatArray_5  |    107652|    107652|   1.296 ms|   1.296 ms|    107652|    107652|     none|
        |grp_set3DFloatArray_4_fu_827  |set3DFloatArray_4  |     26916|     26916|   0.324 ms|   0.324 ms|     26916|     26916|     none|
        |grp_set3DFloatArray_3_fu_832  |set3DFloatArray_3  |     23332|     23332|   0.281 ms|   0.281 ms|     23332|     23332|     none|
        |grp_set3DFloatArray_2_fu_837  |set3DFloatArray_2  |      5412|      5412|  65.139 us|  65.139 us|      5412|      5412|     none|
        |grp_set3DFloatArray_1_fu_842  |set3DFloatArray_1  |      3876|      3876|  46.652 us|  46.652 us|      3876|      3876|     none|
        |grp_set3DFloatArray_fu_847    |set3DFloatArray    |       802|       802|   9.653 us|   9.653 us|       802|       802|     none|
        +------------------------------+-------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_input            |     3604|     3604|         6|          1|          1|  3600|       yes|
        |- rescale1_rescale1_2  |     3611|     3611|        13|          1|          1|  3600|       yes|
        |- set1DFloatArray1     |       64|       64|         1|          1|          1|    64|       yes|
        |- set1DFloatArray1     |       32|       32|         1|          1|          1|    32|       yes|
        |- set1DFloatArray1     |       16|       16|         1|          1|          1|    16|       yes|
        |- set1DFloatArray1     |        4|        4|         1|          1|          1|     4|       yes|
        |- dense1               |      346|      346|        90|         84|          1|     4|       yes|
        |- send_result          |        5|        5|         3|          1|          1|     4|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    376|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      139|   12|    5659|  10155|    -|
|Memory           |      319|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       -|   2463|    -|
|Register         |        -|    -|    1751|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      458|   12|    7474|  13130|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      106|    3|       5|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                      |control_s_axi                   |        0|   0|   36|    40|    0|
    |grp_conv2d_fu_764                    |conv2d                          |       19|   1|  355|   851|    0|
    |grp_conv2d_1_fu_754                  |conv2d_1                        |       19|   1|  377|   895|    0|
    |grp_conv2d_2_fu_744                  |conv2d_2                        |        2|   0|  349|  1008|    0|
    |grp_dense_relu_fu_812                |dense_relu                      |        1|   0|  249|   309|    0|
    |grp_dense_relu_1_fu_802              |dense_relu_1                    |        5|   0|  257|   322|    0|
    |grp_dense_relu_2_fu_792              |dense_relu_2                    |       93|   0|  268|   332|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U103  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|   206|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U110     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|     0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U111     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|     0|    0|
    |fdiv_32ns_32ns_32_10_no_dsp_1_U105   |fdiv_32ns_32ns_32_10_no_dsp_1   |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U104   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   140|    0|
    |grp_max_pooling2d_fu_786             |max_pooling2d                   |        0|   0|  499|  1110|    0|
    |grp_max_pooling2d_1_fu_780           |max_pooling2d_1                 |        0|   0|  938|  1394|    0|
    |grp_max_pooling2d_2_fu_774           |max_pooling2d_2                 |        0|   0|  977|  1459|    0|
    |mux_42_32_1_1_U107                   |mux_42_32_1_1                   |        0|   0|    0|    20|    0|
    |mux_42_32_1_1_U108                   |mux_42_32_1_1                   |        0|   0|    0|    20|    0|
    |mux_42_32_1_1_U109                   |mux_42_32_1_1                   |        0|   0|    0|    20|    0|
    |grp_set3DFloatArray_fu_847           |set3DFloatArray                 |        0|   0|   34|   287|    0|
    |grp_set3DFloatArray_1_fu_842         |set3DFloatArray_1               |        0|   1|  186|   337|    0|
    |grp_set3DFloatArray_2_fu_837         |set3DFloatArray_2               |        0|   1|  187|   339|    0|
    |grp_set3DFloatArray_3_fu_832         |set3DFloatArray_3               |        0|   1|  195|   350|    0|
    |grp_set3DFloatArray_4_fu_827         |set3DFloatArray_4               |        0|   1|  195|   350|    0|
    |grp_set3DFloatArray_5_fu_822         |set3DFloatArray_5               |        0|   1|  209|   366|    0|
    |sitofp_32ns_32_4_no_dsp_1_U106       |sitofp_32ns_32_4_no_dsp_1       |        0|   0|    0|     0|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                                |                                |      139|  12| 5659| 10155|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------+---------+----+----+-----+--------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF | LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+----+----+-----+--------+-----+------+-------------+
    |image_input_U       |image_input       |        8|   0|   0|    0|    3600|   32|     1|       115200|
    |layer_10_output_U   |layer_10_output   |        1|   0|   0|    0|      32|   32|     1|         1024|
    |layer_11_output_U   |layer_11_output   |        0|  64|   8|    0|      16|   32|     1|          512|
    |layer_12_weights_U  |layer_12_weights  |        1|   0|   0|    0|      64|   32|     1|         2048|
    |layer_2_output_U    |layer_2_output    |      193|   0|   0|    0|  107648|   32|     1|      3444736|
    |layer_3_output_U    |layer_3_output    |       50|   0|   0|    0|   26912|   32|     1|       861184|
    |layer_4_output_U    |layer_4_output    |       43|   0|   0|    0|   23328|   32|     1|       746496|
    |layer_5_output_U    |layer_5_output    |       12|   0|   0|    0|    5408|   32|     1|       173056|
    |layer_6_output_U    |layer_6_output    |        8|   0|   0|    0|    3872|   32|     1|       123904|
    |layer_7_output_U    |layer_7_output    |        2|   0|   0|    0|     800|   32|     1|        25600|
    |layer_9_output_U    |layer_9_output    |        1|   0|   0|    0|      64|   32|     1|         2048|
    +--------------------+------------------+---------+----+----+-----+--------+-----+------+-------------+
    |Total               |                  |      319|  64|   8|    0|  171744|  352|    11|      5495808|
    +--------------------+------------------+---------+----+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln176_fu_1303_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln180_1_fu_1292_p2            |         +|   0|  0|  13|           6|           6|
    |add_ln180_2_fu_1322_p2            |         +|   0|  0|  13|           6|           6|
    |add_ln180_fu_1248_p2              |         +|   0|  0|  12|           5|           5|
    |add_ln200_fu_916_p2               |         +|   0|  0|  19|          12|           1|
    |add_ln22_1_fu_1071_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln22_2_fu_1088_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln22_3_fu_1105_p2             |         +|   0|  0|  10|           3|           1|
    |add_ln22_fu_1054_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln315_fu_1398_p2              |         +|   0|  0|  10|           3|           1|
    |add_ln31_1_fu_985_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln31_fu_933_p2                |         +|   0|  0|  19|          12|           1|
    |add_ln33_fu_1048_p2               |         +|   0|  0|  13|           6|           1|
    |empty_46_fu_1037_p2               |         +|   0|  0|  19|          12|          12|
    |empty_44_fu_959_p2                |         -|   0|  0|  19|          12|          12|
    |p_mid1_fu_1011_p2                 |         -|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state147_io              |       and|   0|  0|   2|           1|           1|
    |ap_block_state148_io              |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln176_fu_1169_p2             |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln200_fu_922_p2              |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln22_1_fu_1077_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln22_2_fu_1094_p2            |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln22_3_fu_1123_p2            |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln22_fu_1060_p2              |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln315_fu_1404_p2             |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln31_fu_965_p2               |      icmp|   0|  0|  12|          12|          10|
    |icmp_ln33_fu_971_p2               |      icmp|   0|  0|  10|           6|           4|
    |ap_block_pp7_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp7_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state23_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln31_1_fu_1017_p3          |    select|   0|  0|  12|           1|          12|
    |select_ln31_2_fu_1025_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln31_fu_977_p3             |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp7                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp7_iter1           |       xor|   0|  0|   2|           2|           1|
    |xor_ln180_fu_1180_p2              |       xor|   0|  0|   4|           3|           4|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 376|         196|         161|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  651|        125|    1|        125|
    |ap_enable_reg_pp0_iter1                      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                      |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                      |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter12                     |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1                      |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1                      |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter2                      |    9|          2|    1|          2|
    |ap_phi_mux_i_6_phi_fu_725_p4                 |    9|          2|    3|          6|
    |ap_phi_mux_i_phi_fu_636_p4                   |    9|          2|   12|         24|
    |ap_sig_allocacmp_layer_12_output_3_1_load    |    9|          2|   32|         64|
    |ap_sig_allocacmp_layer_12_output_3_2_load_1  |    9|          2|   32|         64|
    |ap_sig_allocacmp_layer_12_output_3_3_load    |    9|          2|   32|         64|
    |ap_sig_allocacmp_layer_12_output_3_load      |    9|          2|   32|         64|
    |grp_fu_1954_ce                               |   54|         10|    1|         10|
    |grp_fu_1954_opcode                           |   49|          9|    5|         45|
    |grp_fu_1954_p0                               |   49|          9|   32|        288|
    |grp_fu_1954_p1                               |   49|          9|   32|        288|
    |grp_fu_1958_ce                               |   20|          4|    1|          4|
    |grp_fu_1958_opcode                           |   14|          3|    5|         15|
    |grp_fu_1958_p0                               |   14|          3|   32|         96|
    |grp_fu_1958_p1                               |   14|          3|   32|         96|
    |grp_fu_852_ce                                |   37|          7|    1|          7|
    |grp_fu_852_p0                                |   49|          9|   32|        288|
    |grp_fu_852_p1                                |  106|         21|   32|        672|
    |grp_fu_856_ce                                |   37|          7|    1|          7|
    |grp_fu_856_p0                                |  116|         23|   32|        736|
    |grp_fu_856_p1                                |   37|          7|   32|        224|
    |grp_load_fu_869_p1                           |   14|          3|   32|         96|
    |grp_load_fu_872_p1                           |   14|          3|   32|         96|
    |grp_load_fu_875_p1                           |   14|          3|   32|         96|
    |grp_load_fu_878_p1                           |   14|          3|   32|         96|
    |i_1_reg_655                                  |    9|          2|    6|         12|
    |i_2_reg_677                                  |    9|          2|    7|         14|
    |i_3_reg_688                                  |    9|          2|    6|         12|
    |i_4_reg_699                                  |    9|          2|    5|         10|
    |i_5_reg_710                                  |    9|          2|    3|          6|
    |i_6_reg_721                                  |    9|          2|    3|          6|
    |i_7_reg_733                                  |    9|          2|    3|          6|
    |i_reg_632                                    |    9|          2|   12|         24|
    |ii_reg_666                                   |    9|          2|    6|         12|
    |image_input_address0                         |   20|          4|   12|         48|
    |image_input_ce0                              |   14|          3|    1|          3|
    |image_input_d0                               |   14|          3|   32|         96|
    |indvar_flatten_reg_644                       |    9|          2|   12|         24|
    |infer_input_V_TDATA_blk_n                    |    9|          2|    1|          2|
    |infer_output_V_TDATA_blk_n                   |    9|          2|    1|          2|
    |layer_10_output_address0                     |   20|          4|    5|         20|
    |layer_10_output_ce0                          |   20|          4|    1|          4|
    |layer_10_output_d0                           |   14|          3|   32|         96|
    |layer_10_output_we0                          |   14|          3|    1|          3|
    |layer_11_output_address0                     |   59|         11|    4|         44|
    |layer_11_output_address1                     |   49|          9|    4|         36|
    |layer_11_output_ce0                          |   14|          3|    1|          3|
    |layer_11_output_d0                           |   14|          3|   32|         96|
    |layer_11_output_we0                          |   14|          3|    1|          3|
    |layer_12_output_3_1_fu_280                   |    9|          2|   32|         64|
    |layer_12_output_3_2_fu_288                   |    9|          2|   32|         64|
    |layer_12_output_3_3_fu_284                   |    9|          2|   32|         64|
    |layer_12_output_3_fu_276                     |    9|          2|   32|         64|
    |layer_12_weights_address0                    |   81|         17|    6|        102|
    |layer_2_output_address0                      |   20|          4|   17|         68|
    |layer_2_output_ce0                           |   20|          4|    1|          4|
    |layer_2_output_ce1                           |    9|          2|    1|          2|
    |layer_2_output_d0                            |   14|          3|   32|         96|
    |layer_2_output_we0                           |   14|          3|    1|          3|
    |layer_3_output_address0                      |   20|          4|   15|         60|
    |layer_3_output_ce0                           |   20|          4|    1|          4|
    |layer_3_output_d0                            |   14|          3|   32|         96|
    |layer_3_output_we0                           |   14|          3|    1|          3|
    |layer_4_output_address0                      |   20|          4|   15|         60|
    |layer_4_output_ce0                           |   20|          4|    1|          4|
    |layer_4_output_ce1                           |    9|          2|    1|          2|
    |layer_4_output_d0                            |   14|          3|   32|         96|
    |layer_4_output_we0                           |   14|          3|    1|          3|
    |layer_5_output_address0                      |   20|          4|   13|         52|
    |layer_5_output_ce0                           |   20|          4|    1|          4|
    |layer_5_output_d0                            |   14|          3|   32|         96|
    |layer_5_output_we0                           |   14|          3|    1|          3|
    |layer_6_output_address0                      |   20|          4|   12|         48|
    |layer_6_output_ce0                           |   20|          4|    1|          4|
    |layer_6_output_ce1                           |    9|          2|    1|          2|
    |layer_6_output_d0                            |   14|          3|   32|         96|
    |layer_6_output_we0                           |   14|          3|    1|          3|
    |layer_7_output_address0                      |   20|          4|   10|         40|
    |layer_7_output_ce0                           |   20|          4|    1|          4|
    |layer_7_output_d0                            |   14|          3|   32|         96|
    |layer_7_output_we0                           |   14|          3|    1|          3|
    |layer_9_output_address0                      |   20|          4|    6|         24|
    |layer_9_output_ce0                           |   20|          4|    1|          4|
    |layer_9_output_d0                            |   14|          3|   32|         96|
    |layer_9_output_we0                           |   14|          3|    1|          3|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        | 2463|        493| 1203|       5604|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |add_ln176_reg_1855                         |    3|   0|    3|          0|
    |add_ln180_reg_1810                         |    5|   0|    5|          0|
    |add_ln200_reg_1432                         |   12|   0|   12|          0|
    |ap_CS_fsm                                  |  124|   0|  124|          0|
    |ap_enable_reg_pp0_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                   |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                    |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                    |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0                    |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1                    |    1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2                    |    1|   0|    1|          0|
    |conv12_i_reg_1481                          |   32|   0|   32|          0|
    |conv_reg_1446                              |   32|   0|   32|          0|
    |empty_52_reg_1800                          |    2|   0|    2|          0|
    |grp_conv2d_1_fu_754_ap_start_reg           |    1|   0|    1|          0|
    |grp_conv2d_2_fu_744_ap_start_reg           |    1|   0|    1|          0|
    |grp_conv2d_fu_764_ap_start_reg             |    1|   0|    1|          0|
    |grp_dense_relu_1_fu_802_ap_start_reg       |    1|   0|    1|          0|
    |grp_dense_relu_2_fu_792_ap_start_reg       |    1|   0|    1|          0|
    |grp_dense_relu_fu_812_ap_start_reg         |    1|   0|    1|          0|
    |grp_max_pooling2d_1_fu_780_ap_start_reg    |    1|   0|    1|          0|
    |grp_max_pooling2d_2_fu_774_ap_start_reg    |    1|   0|    1|          0|
    |grp_max_pooling2d_fu_786_ap_start_reg      |    1|   0|    1|          0|
    |grp_set3DFloatArray_1_fu_842_ap_start_reg  |    1|   0|    1|          0|
    |grp_set3DFloatArray_2_fu_837_ap_start_reg  |    1|   0|    1|          0|
    |grp_set3DFloatArray_3_fu_832_ap_start_reg  |    1|   0|    1|          0|
    |grp_set3DFloatArray_4_fu_827_ap_start_reg  |    1|   0|    1|          0|
    |grp_set3DFloatArray_5_fu_822_ap_start_reg  |    1|   0|    1|          0|
    |grp_set3DFloatArray_fu_847_ap_start_reg    |    1|   0|    1|          0|
    |i_1_reg_655                                |    6|   0|    6|          0|
    |i_2_reg_677                                |    7|   0|    7|          0|
    |i_3_reg_688                                |    6|   0|    6|          0|
    |i_4_reg_699                                |    5|   0|    5|          0|
    |i_5_reg_710                                |    3|   0|    3|          0|
    |i_6_reg_721                                |    3|   0|    3|          0|
    |i_7_cast4_reg_1845                         |    3|   0|    6|          3|
    |i_7_reg_733                                |    3|   0|    3|          0|
    |i_reg_632                                  |   12|   0|   12|          0|
    |icmp_ln176_reg_1753                        |    1|   0|    1|          0|
    |icmp_ln200_reg_1437                        |    1|   0|    1|          0|
    |icmp_ln315_reg_1940                        |    1|   0|    1|          0|
    |icmp_ln315_reg_1940_pp7_iter1_reg          |    1|   0|    1|          0|
    |icmp_ln31_reg_1456                         |    1|   0|    1|          0|
    |ii_reg_666                                 |    6|   0|    6|          0|
    |image_input_addr_1_reg_1465                |   12|   0|   12|          0|
    |image_input_load_reg_1476                  |   32|   0|   32|          0|
    |indvar_flatten_reg_644                     |   12|   0|   12|          0|
    |layer_11_output_load_10_reg_1703           |   32|   0|   32|          0|
    |layer_11_output_load_11_reg_1708           |   32|   0|   32|          0|
    |layer_11_output_load_12_reg_1723           |   32|   0|   32|          0|
    |layer_11_output_load_13_reg_1728           |   32|   0|   32|          0|
    |layer_11_output_load_14_reg_1743           |   32|   0|   32|          0|
    |layer_11_output_load_15_reg_1748           |   32|   0|   32|          0|
    |layer_11_output_load_1_reg_1608            |   32|   0|   32|          0|
    |layer_11_output_load_2_reg_1623            |   32|   0|   32|          0|
    |layer_11_output_load_3_reg_1628            |   32|   0|   32|          0|
    |layer_11_output_load_4_reg_1643            |   32|   0|   32|          0|
    |layer_11_output_load_5_reg_1648            |   32|   0|   32|          0|
    |layer_11_output_load_6_reg_1663            |   32|   0|   32|          0|
    |layer_11_output_load_7_reg_1668            |   32|   0|   32|          0|
    |layer_11_output_load_8_reg_1683            |   32|   0|   32|          0|
    |layer_11_output_load_9_reg_1688            |   32|   0|   32|          0|
    |layer_11_output_load_reg_1603              |   32|   0|   32|          0|
    |layer_12_output_3_1_fu_280                 |   32|   0|   32|          0|
    |layer_12_output_3_2_fu_288                 |   32|   0|   32|          0|
    |layer_12_output_3_3_fu_284                 |   32|   0|   32|          0|
    |layer_12_output_3_fu_276                   |   32|   0|   32|          0|
    |mul7_i_10_reg_1905                         |   32|   0|   32|          0|
    |mul7_i_11_reg_1915                         |   32|   0|   32|          0|
    |mul7_i_12_reg_1920                         |   32|   0|   32|          0|
    |mul7_i_13_reg_1925                         |   32|   0|   32|          0|
    |mul7_i_3_reg_1825                          |   32|   0|   32|          0|
    |mul7_i_4_reg_1835                          |   32|   0|   32|          0|
    |mul7_i_6_reg_1860                          |   32|   0|   32|          0|
    |mul7_i_7_reg_1870                          |   32|   0|   32|          0|
    |mul7_i_8_reg_1880                          |   32|   0|   32|          0|
    |mul7_i_9_reg_1890                          |   32|   0|   32|          0|
    |or_ln180_1_reg_1790                        |    3|   0|    5|          2|
    |or_ln_reg_1774                             |    3|   0|    4|          1|
    |reg_896                                    |   32|   0|   32|          0|
    |reg_901                                    |   32|   0|   32|          0|
    |reg_906                                    |   32|   0|   32|          0|
    |reg_911                                    |   32|   0|   32|          0|
    |single_pixel_reg_1441                      |   32|   0|   32|          0|
    |trunc_ln317_reg_1944                       |    2|   0|    2|          0|
    |xor_ln180_reg_1762                         |    3|   0|    3|          0|
    |i_reg_632                                  |   64|  32|   12|          0|
    |icmp_ln200_reg_1437                        |   64|  32|    1|          0|
    |icmp_ln31_reg_1456                         |   64|  32|    1|          0|
    |image_input_addr_1_reg_1465                |   64|  32|   12|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 1751| 128| 1527|          6|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|         control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|         control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           infer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           infer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           infer|  return value|
|infer_input_V_TDATA    |   in|   32|        axis|   infer_input_V|       pointer|
|infer_input_V_TVALID   |   in|    1|        axis|   infer_input_V|       pointer|
|infer_input_V_TREADY   |  out|    1|        axis|   infer_input_V|       pointer|
|infer_output_V_TDATA   |  out|   32|        axis|  infer_output_V|       pointer|
|infer_output_V_TVALID  |  out|    1|        axis|  infer_output_V|       pointer|
|infer_output_V_TREADY  |   in|    1|        axis|  infer_output_V|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

