
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/602.gcc_s-1850B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher Initialized
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000000 cycles: 2500075 heartbeat IPC: 3.99988 cumulative IPC: 3.99988 (Simulation time: 0 hr 0 min 22 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5000075 heartbeat IPC: 4 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 25000004 cycles: 6250076 (Simulation time: 0 hr 0 min 53 sec) 

Heartbeat CPU 0 instructions: 30000000 cycles: 16143599 heartbeat IPC: 0.897382 cumulative IPC: 0.505381 (Simulation time: 0 hr 1 min 8 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 36062717 heartbeat IPC: 0.50203 cumulative IPC: 0.503142 (Simulation time: 0 hr 1 min 40 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 56027623 heartbeat IPC: 0.500879 cumulative IPC: 0.502234 (Simulation time: 0 hr 2 min 10 sec) 
Finished CPU 0 instructions: 25000004 cycles: 49777548 cumulative IPC: 0.502235 (Simulation time: 0 hr 2 min 10 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.502235 instructions: 25000004 cycles: 49777548
cpu0_DTLB TOTAL     ACCESS:    4748236  HIT:    4740110  MISS:       8126
cpu0_DTLB LOAD      ACCESS:    3938646  HIT:    3930523  MISS:       8123
cpu0_DTLB RFO       ACCESS:     809590  HIT:     809587  MISS:          3
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 208.021 cycles
cpu0_ITLB TOTAL     ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2857034  HIT:    2857034  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:       8126  HIT:        392  MISS:       7734
cpu0_STLB LOAD      ACCESS:       8123  HIT:        392  MISS:       7731
cpu0_STLB RFO       ACCESS:          3  HIT:          0  MISS:          3
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.108 cycles
cpu0_L1D TOTAL     ACCESS:    5559906  HIT:    4957752  MISS:     602154
cpu0_L1D LOAD      ACCESS:    3383409  HIT:    2782302  MISS:     601107
cpu0_L1D RFO       ACCESS:    2157622  HIT:    2157450  MISS:        172
cpu0_L1D PREFETCH  ACCESS:      11141  HIT:      11011  MISS:        130
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7734  HIT:       6989  MISS:        745
cpu0_L1D PREFETCH  REQUESTED:      30846  ISSUED:      11152  USEFUL:         49  USELESS:         81
cpu0_L1D AVERAGE MISS LATENCY: 38.9489 cycles
cpu0_L2C TOTAL     ACCESS:    1175172  HIT:     728712  MISS:     446460
cpu0_L2C LOAD      ACCESS:     601107  HIT:     448509  MISS:     152598
cpu0_L2C RFO       ACCESS:        172  HIT:         40  MISS:        132
cpu0_L2C PREFETCH  ACCESS:     571582  HIT:     277984  MISS:     293598
cpu0_L2C WRITEBACK ACCESS:       1566  HIT:       1566  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        745  HIT:        613  MISS:        132
cpu0_L2C PREFETCH  REQUESTED:     870341  ISSUED:     868588  USEFUL:     322845  USELESS:        860
cpu0_L2C AVERAGE MISS LATENCY: 100.352 cycles
LLC TOTAL     ACCESS:     447079  HIT:       1266  MISS:     445813
LLC LOAD      ACCESS:     122410  HIT:        406  MISS:     122004
LLC RFO       ACCESS:        126  HIT:          0  MISS:        126
LLC PREFETCH  ACCESS:     323792  HIT:        178  MISS:     323614
LLC WRITEBACK ACCESS:        619  HIT:        619  MISS:          0
LLC TRANSLATION ACCESS:        132  HIT:         63  MISS:         69
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 85.8622 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     363966  ROW_BUFFER_MISS:      81847
 DBUS AVG_CONGESTED_CYCLE:    3.96853
 WQ ROW_BUFFER_HIT:        276  ROW_BUFFER_MISS:        346  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.3646% MPKI: 19.576 Average ROB Occupancy at Mispredict: 33.4581
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.576
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

