<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Alu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Alu.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Reg_MEM_WB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ctrl_unit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ctrl_unit.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ctrl_unit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ex_stage.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ex_stage.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ex_stage.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ex_stage_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="id_stage.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="id_stage.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="id_stage.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="if_stage.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="if_stage.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="if_stage.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="imm2sa.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="imm2sa.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="imm2sa.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mem_stage.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mem_stage.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mem_stage.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pipeline.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="pipeline.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="pipeline.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pipeline.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="pipeline.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pipeline.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pipeline.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pipeline.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="pipeline.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pipeline.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="pipeline.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="pipeline.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="pipeline.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipeline.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="pipeline.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipeline.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pipeline.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="pipeline.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="pipeline.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="pipeline.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pipeline.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="pipeline.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pipeline.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pipeline_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="pipeline_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pipeline_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pipeline_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pipeline_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="pipeline_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pipeline_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pipeline_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="pipeline_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="pipeline_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pipeline_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pipeline_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="pipeline_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="pipeline_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pipeline_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="wb_stage.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="wb_stage.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="wb_stage.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1430839667" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1430839667">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433060566" xil_pn:in_ck="6610848526152467182" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1433060565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu.v"/>
      <outfile xil_pn:name="Reg_ID_EXE.v"/>
      <outfile xil_pn:name="ctrl_unit.v"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="ex_stage.v"/>
      <outfile xil_pn:name="id_stage.v"/>
      <outfile xil_pn:name="if_stage.v"/>
      <outfile xil_pn:name="imm2sa.v"/>
      <outfile xil_pn:name="mem_stage.v"/>
      <outfile xil_pn:name="pipeline.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="test2.v"/>
      <outfile xil_pn:name="wb_stage.v"/>
    </transform>
    <transform xil_pn:end_ts="1432973273" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-899163871412403031" xil_pn:start_ts="1432973273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1432973273" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1231814178450076057" xil_pn:start_ts="1432973273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433012339" xil_pn:in_ck="4411122477085210868" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3884457583712634726" xil_pn:start_ts="1433012339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/data_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/instr_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instr_mem.v"/>
    </transform>
    <transform xil_pn:end_ts="1433060566" xil_pn:in_ck="6610848526152467182" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1433060566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Alu.v"/>
      <outfile xil_pn:name="Reg_ID_EXE.v"/>
      <outfile xil_pn:name="ctrl_unit.v"/>
      <outfile xil_pn:name="display.v"/>
      <outfile xil_pn:name="ex_stage.v"/>
      <outfile xil_pn:name="id_stage.v"/>
      <outfile xil_pn:name="if_stage.v"/>
      <outfile xil_pn:name="imm2sa.v"/>
      <outfile xil_pn:name="mem_stage.v"/>
      <outfile xil_pn:name="pipeline.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="test.v"/>
      <outfile xil_pn:name="test2.v"/>
      <outfile xil_pn:name="wb_stage.v"/>
    </transform>
    <transform xil_pn:end_ts="1433060569" xil_pn:in_ck="-9139589289812419846" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4598557016358886993" xil_pn:start_ts="1433060566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test2_beh.prj"/>
      <outfile xil_pn:name="test2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1433060569" xil_pn:in_ck="8196214633944724466" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7035492560118335988" xil_pn:start_ts="1433060569">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test2_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1430846215" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1430846215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430846215" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7696209434831871637" xil_pn:start_ts="1430846215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433071135" xil_pn:in_ck="4411122477085210868" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3884457583712634726" xil_pn:start_ts="1433071135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/data_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/data_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/instr_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/instr_mem.v"/>
    </transform>
    <transform xil_pn:end_ts="1430846215" xil_pn:in_ck="-2786542547101778158" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1430846215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430846215" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2195832655130329965" xil_pn:start_ts="1430846215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430846215" xil_pn:in_ck="-2786542547101778158" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1430846215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1430846215" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5118303728239778916" xil_pn:start_ts="1430846215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433071149" xil_pn:in_ck="-8930026100665484864" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8012472743297909993" xil_pn:start_ts="1433071135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pipeline.lso"/>
      <outfile xil_pn:name="pipeline.ngc"/>
      <outfile xil_pn:name="pipeline.ngr"/>
      <outfile xil_pn:name="pipeline.prj"/>
      <outfile xil_pn:name="pipeline.stx"/>
      <outfile xil_pn:name="pipeline.syr"/>
      <outfile xil_pn:name="pipeline.xst"/>
      <outfile xil_pn:name="pipeline_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1433063197" xil_pn:in_ck="152967804069" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894054146989720" xil_pn:start_ts="1433063197">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1433071155" xil_pn:in_ck="-3196745149370395375" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8797459233742195333" xil_pn:start_ts="1433071149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="pipeline.bld"/>
      <outfile xil_pn:name="pipeline.ngd"/>
      <outfile xil_pn:name="pipeline_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1433071180" xil_pn:in_ck="1798268795690839330" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1433071155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="pipeline.pcf"/>
      <outfile xil_pn:name="pipeline_map.map"/>
      <outfile xil_pn:name="pipeline_map.mrp"/>
      <outfile xil_pn:name="pipeline_map.ncd"/>
      <outfile xil_pn:name="pipeline_map.ngm"/>
      <outfile xil_pn:name="pipeline_map.xrpt"/>
      <outfile xil_pn:name="pipeline_summary.xml"/>
      <outfile xil_pn:name="pipeline_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1433071203" xil_pn:in_ck="-954826949500855141" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1433071180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="pipeline.ncd"/>
      <outfile xil_pn:name="pipeline.pad"/>
      <outfile xil_pn:name="pipeline.par"/>
      <outfile xil_pn:name="pipeline.ptwx"/>
      <outfile xil_pn:name="pipeline.unroutes"/>
      <outfile xil_pn:name="pipeline.xpi"/>
      <outfile xil_pn:name="pipeline_pad.csv"/>
      <outfile xil_pn:name="pipeline_pad.txt"/>
      <outfile xil_pn:name="pipeline_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1433071221" xil_pn:in_ck="5826876599336057497" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1433071203">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="pipeline.bgn"/>
      <outfile xil_pn:name="pipeline.bit"/>
      <outfile xil_pn:name="pipeline.drc"/>
      <outfile xil_pn:name="pipeline.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1433066138" xil_pn:in_ck="5826876599336044643" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1433066138">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1430888117" xil_pn:in_ck="5826876599336044643" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1430888115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1433071203" xil_pn:in_ck="1798263170056366366" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1433071198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="pipeline.twr"/>
      <outfile xil_pn:name="pipeline.twx"/>
    </transform>
  </transforms>

</generated_project>
