Lab 1: Verilog Data Types

    1.1 Nets vs. Variables (wire vs. reg)
    1.2 Vectors
    1.3 Part-Selects & Bit-Selects
    1.4 Integer, Real, and Time
    1.5 Signed Numbers
    1.6 Parameters
    1.7 Arrays (Memories)
    1.8 Strings
    1.9 Special Net Types (tri, wand, wor)
    1.10 Driving Strengths