{"title":"VPMULTISHIFTQB â€” Select Packed Unaligned Bytes from Quadword Sources","fields":[{"name":"Instruction Modes","value":"`VPMULTISHIFTQB xmm1 {k1}{z}, xmm2,xmm3/m128/m64bcst`\n`VPMULTISHIFTQB ymm1 {k1}{z}, ymm2,ymm3/m256/m64bcst`\n`VPMULTISHIFTQB zmm1 {k1}{z}, zmm2,zmm3/m512/m64bcst`"},{"name":"Description","value":"This instruction selects eight unaligned bytes from each input qword element of the second source operand (the third operand) and writes eight assembled bytes for each qword element in the destination operand (the first operand). Each byte result is selected using a byte-granular shift control within the corresponding qword element of the first source operand (the second operand). Each byte result in the destination operand is updated under the writemask k1."},{"name":"\u200b","value":"Only the low 6 bits of each control byte are used to select an 8-bit slot to extract the output byte from the qword data in the second source operand. The starting bit of the 8-bit slot can be unaligned relative to any byte boundary and is extracted from the input qword source at the location specified in the low 6-bit of the control byte. If the 8-bit slot would exceed the qword boundary, the out-of-bound portion of the 8-bit slot is wrapped back to start from bit 0 of the input qword element."},{"name":"\u200b","value":"The first source operand is a ZMM/YMM/XMM register. The second source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 64-bit memory location. The destination operand is a ZMM/YMM/XMM register."},{"name":"C/C++ Intriniscs","value":"`VPMULTISHIFTQB __m512i _mm512_multishift_epi64_epi8( __m512i a, __m512i b);\n`"},{"name":"\u200b","value":"`VPMULTISHIFTQB __m512i _mm512_mask_multishift_epi64_epi8(__m512i s, __mmask64 k, __m512i a, __m512i b);\n`"},{"name":"\u200b","value":"`VPMULTISHIFTQB __m512i _mm512_maskz_multishift_epi64_epi8( __mmask64 k, __m512i a, __m512i b);\n`"},{"name":"\u200b","value":"`VPMULTISHIFTQB __m256i _mm256_multishift_epi64_epi8( __m256i a, __m256i b);\n`"},{"name":"\u200b","value":"`VPMULTISHIFTQB __m256i _mm256_mask_multishift_epi64_epi8(__m256i s, __mmask32 k, __m256i a, __m256i b);\n`"},{"name":"\u200b","value":"`VPMULTISHIFTQB __m256i _mm256_maskz_multishift_epi64_epi8( __mmask32 k, __m256i a, __m256i b);\n`"},{"name":"\u200b","value":"`VPMULTISHIFTQB __m128i _mm_multishift_epi64_epi8( __m128i a, __m128i b);\n`"},{"name":"\u200b","value":"`VPMULTISHIFTQB __m128i _mm_mask_multishift_epi64_epi8(__m128i s, __mmask8 k, __m128i a, __m128i b);\n`"},{"name":"\u200b","value":"`VPMULTISHIFTQB __m128i _mm_maskz_multishift_epi64_epi8( __mmask8 k, __m128i a, __m128i b);\n`"},{"name":"CPUID Flags","value":"AVX512_VBMI AVX512VL"}],"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}