var searchIndex = JSON.parse('{\
"bare_metal":{"doc":"Abstractions common to bare metal systems","t":[3,3,8,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,10,11,11,11,11,11,11,11,11,11],"n":["CriticalSection","Mutex","Nr","Peripheral","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","fmt","from","from","from","get","into","into","into","new","new","new","nr","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id"],"q":["bare_metal","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"d":["Critical section token","A “mutex” based on critical sections","Interrupt number","A peripheral","","","Borrows the data for the duration of the critical section","","Borrows the peripheral for the duration of a critical …","","","","","","","","Returns a pointer to the register block","","","","Creates a critical section token","Creates a new mutex","Creates a new peripheral","Returns the number associated with an interrupt","","","","","","","","",""],"i":[0,0,0,0,1,2,2,3,3,1,2,3,3,1,2,3,3,1,2,3,1,2,3,4,1,2,3,1,2,3,1,2,3],"f":[null,null,null,null,[[]],[[]],[[["criticalsection",3]]],[[]],[[["criticalsection",3]]],[[]],[[]],[[]],[[["formatter",3]],["result",6]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["usize",15]]],[[],["u8",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]]],"p":[[3,"CriticalSection"],[3,"Mutex"],[3,"Peripheral"],[8,"Nr"]]},\
"bitfield":{"doc":"This crate provides macros to generate bitfield-like …","t":[8,8,10,10,14,14,14,14,10,10],"n":["Bit","BitRange","bit","bit_range","bitfield","bitfield_bitrange","bitfield_debug","bitfield_fields","set_bit","set_bit_range"],"q":["bitfield","","","","","","","","",""],"d":["A trait to get or set a single bit.","A trait to get or set ranges of bits.","Get a single bit.","Get a range of bits.","Combines <code>bitfield_bitrange</code> and <code>bitfield_fields</code>.","Implements <code>BitRange</code> for a tuple struct (or “newtype”).","Generates a <code>fmt::Debug</code> implementation.","Declares the fields of struct.","Set a single bit.","Set a range of bits."],"i":[0,0,1,2,0,0,0,0,1,2],"f":[null,null,[[["usize",15]],["bool",15]],[[["usize",15]]],null,null,null,null,[[["usize",15],["bool",15]]],[[["usize",15]]]],"p":[[8,"Bit"],[8,"BitRange"]]},\
"cortex_m":{"doc":"Low level access to Cortex-M processors","t":[0,0,0,14,14,0,0,0,0,14,5,5,5,5,5,5,5,5,5,5,5,5,5,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,8,3,8,11,11,11,11,11,5,5,5,11,11,11,11,11,11,10,10,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,5,5,5,5,3,12,3,12,3,12,3,12,3,12,3,12,3,12,3,12,3,12,3,12,18,18,18,18,18,18,18,18,18,18,18,18,18,3,3,12,3,12,3,12,3,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,11,0,11,0,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,0,0,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,0,0,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,11,0,11,0,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,11,11,12,12,12,12,12,12,12,12,11,12,12,11,11,11,11,4,13,13,3,12,12,11,11,11,11,12,12,11,12,12,12,11,11,11,11,11,11,12,12,12,11,11,11,11,11,11,3,11,11,12,12,12,12,11,11,11,11,11,3,3,11,11,11,11,12,12,12,12,12,12,12,11,11,12,11,11,12,12,12,12,12,12,11,11,11,11,11,11,3,11,11,12,12,11,11,12,12,12,11,11,11,3,11,11,12,12,12,11,11,12,11,11,11,3,12,11,11,11,12,11,11,11,11,3,3,11,11,11,11,11,11,11,11,11,12,12,12,12,12,12,11,11,11,11,11,11,11,11,11,3,12,11,11,12,11,11,12,12,12,12,12,12,12,12,12,11,11,11,3,11,11,11,12,12,12,11,12,12,12,12,11,11,11,13,13,13,13,4,13,13,13,13,13,13,13,13,3,13,13,13,13,13,13,4,13,13,13,4,12,12,12,11,11,11,11,11,11,11,11,12,12,11,11,11,12,12,11,11,11,11,11,11,11,11,11,11,11,12,12,11,11,11,11,11,12,11,12,12,12,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,13,13,3,4,11,11,11,11,12,11,12,12,11,11,11,11,11,11,12,11,11,11,11,11,11,3,12,12,11,11,12,12,11,11,12,12,12,12,11,11,11,16,16,16,16,16,16,16,16,16,16,16,8,8,8,8,8,8,8,8,8,8,8,8,8,8,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,10,11,0,0,0,0,0,0,0,5,5,5,13,3,4,13,13,4,13,13,4,13,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,5,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,5,13,4,13,11,11,11,11,11,11,11,11,11,5,11,11,11,5,5,13,13,4,11,11,11,11,11,11,11,11,11,5,11,11,11,5,5],"n":["asm","delay","interrupt","iprint","iprintln","itm","peripheral","prelude","register","singleton","bkpt","bootload","bootstrap","delay","dmb","dsb","isb","nop","semihosting_syscall","sev","udf","wfe","wfi","Delay","borrow","borrow_mut","delay_ms","delay_ms","delay_ms","delay_ms","delay_ms","delay_us","delay_us","delay_us","delay_us","delay_us","free","from","into","new","try_from","try_into","type_id","CriticalSection","InterruptNumber","Mutex","Nr","borrow","borrow","borrow","borrow_mut","borrow_mut","disable","enable","free","from","from","into","into","new","new","nr","number","try_from","try_from","try_into","try_into","type_id","type_id","0","Aligned","borrow","borrow_mut","from","into","try_from","try_into","type_id","write_aligned","write_all","write_fmt","write_str","CBP","CBP","CPUID","CPUID","DCB","DCB","DWT","DWT","FPB","FPB","FPU","FPU","ICB","ICB","ITM","ITM","MPU","MPU","NVIC","NVIC","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","Peripherals","SAU","SAU","SCB","SCB","SYST","SYST","TPIU","TPIU","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","bpiall","cache_dminline","cache_iminline","cache_num_sets_ways","cbp","clean_dcache","clean_dcache_by_address","clean_dcache_by_ref","clean_dcache_by_slice","clean_invalidate_dcache","clean_invalidate_dcache_by_address","clear_current","clear_pendst","clear_pendsv","clear_sleepdeep","clear_sleeponexit","cpuid","dcache_enabled","dcb","dccimvac","dccisw","dccmvac","dccmvau","dccsw","dcimvac","dcisw","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref_mut","deref_mut","disable","disable_counter","disable_dcache","disable_icache","disable_interrupt","disable_trace","dwt","enable","enable_counter","enable_cycle_counter","enable_dcache","enable_icache","enable_interrupt","enable_trace","fpb","fpu","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","get_clock_source","get_current","get_cycle_count","get_priority","get_priority","get_reload","get_ticks_per_10ms","has_reference_clock","has_wrapped","icache_enabled","icb","iciallu","icimvau","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","invalidate_dcache_by_address","invalidate_dcache_by_ref","invalidate_dcache_by_slice","invalidate_icache","is_active","is_counter_enabled","is_debugger_attached","is_enabled","is_enabled","is_interrupt_enabled","is_pending","is_pendst_pending","is_pendsv_pending","is_precise","itm","mask","mpu","nvic","pend","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","request","scb","select_cache","set_clock_source","set_pendst","set_pendsv","set_priority","set_priority","set_reload","set_sleepdeep","set_sleeponexit","steal","sys_reset","syst","take","tpiu","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","unlock","unmask","unpend","vect_active","RegisterBlock","borrow","borrow_mut","bpiall","dccimvac","dccisw","dccmvac","dccmvau","dccsw","dcimvac","dcisw","from","iciallu","icimvau","into","try_from","try_into","type_id","CsselrCacheType","DataOrUnified","Instruction","RegisterBlock","afr","base","borrow","borrow","borrow_mut","borrow_mut","ccsidr","clidr","clone","csselr","ctr","dfr","eq","fmt","from","from","into","into","isar","mmfr","pfr","try_from","try_from","try_into","try_into","type_id","type_id","RegisterBlock","borrow","borrow_mut","dcrdr","dcrsr","demcr","dhcsr","from","into","try_from","try_into","type_id","Comparator","RegisterBlock","borrow","borrow","borrow_mut","borrow_mut","c","comp","cpicnt","ctrl","cyccnt","exccnt","foldcnt","from","from","function","into","into","lar","lsr","lsucnt","mask","pcsr","sleepcnt","try_from","try_from","try_into","try_into","type_id","type_id","RegisterBlock","borrow","borrow_mut","comp","ctrl","from","into","lar","lsr","remap","try_from","try_into","type_id","RegisterBlock","borrow","borrow_mut","fpcar","fpccr","fpdscr","from","into","mvfr","try_from","try_into","type_id","RegisterBlock","actlr","borrow","borrow_mut","from","ictr","into","try_from","try_into","type_id","RegisterBlock","Stim","borrow","borrow","borrow_mut","borrow_mut","from","from","into","into","is_fifo_ready","lar","lsr","stim","tcr","ter","tpr","try_from","try_from","try_into","try_into","type_id","type_id","write_u16","write_u32","write_u8","RegisterBlock","_type","borrow","borrow_mut","ctrl","from","into","rasr","rasr_a1","rasr_a2","rasr_a3","rbar","rbar_a1","rbar_a2","rbar_a3","rnr","try_from","try_into","type_id","RegisterBlock","borrow","borrow_mut","from","iabr","icer","icpr","into","ipr","iser","ispr","stir","try_from","try_into","type_id","BusFault","BusFault","DebugMonitor","DebugMonitor","Exception","Exception","HardFault","Interrupt","MemoryManagement","MemoryManagement","NonMaskableInt","PendSV","PendSV","RegisterBlock","SVCall","SVCall","SecureFault","SecureFault","SysTick","SysTick","SystemHandler","ThreadMode","UsageFault","UsageFault","VectActive","afsr","aircr","bfar","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","ccr","cfsr","clone","clone","clone","cpacr","dfsr","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","from","hfsr","icsr","into","into","into","into","irqn","mmfar","ne","scr","shcsr","shpr","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","vtor","0","irqn","Core","External","RegisterBlock","SystClkSource","borrow","borrow","borrow_mut","borrow_mut","calib","clone","csr","cvr","eq","fmt","from","from","into","into","rvr","try_from","try_from","try_into","try_into","type_id","type_id","RegisterBlock","_type","acpr","borrow","borrow_mut","cspsr","ffcr","from","into","lar","lsr","sppr","sspsr","try_from","try_into","type_id","Duty","Error","Error","Error","Error","Error","Error","Error","Error","Error","Time","_embedded_hal_PwmPin","_embedded_hal_blocking_delay_DelayMs","_embedded_hal_blocking_delay_DelayUs","_embedded_hal_blocking_i2c_Read","_embedded_hal_blocking_i2c_Write","_embedded_hal_blocking_i2c_WriteRead","_embedded_hal_blocking_serial_Write","_embedded_hal_blocking_spi_Transfer","_embedded_hal_blocking_spi_Write","_embedded_hal_digital_OutputPin","_embedded_hal_serial_Read","_embedded_hal_serial_Write","_embedded_hal_spi_FullDuplex","_embedded_hal_timer_CountDown","bflush","bwrite_all","delay_ms","delay_us","disable","enable","flush","get_duty","get_max_duty","read","read","read","send","set_duty","set_high","set_low","start","transfer","wait","write","write","write","write_read","write_str","basepri","basepri_max","control","faultmask","msp","primask","psp","read","write","write","Active","Control","Fpca","Msp","NotActive","Npriv","Privileged","Psp","Spsel","Unprivileged","bits","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","eq","eq","eq","fmt","fmt","fmt","fmt","fpca","from","from","from","from","from_bits","into","into","into","into","is_active","is_msp","is_not_active","is_privileged","is_psp","is_unprivileged","npriv","read","set_fpca","set_npriv","set_spsel","spsel","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","write","Active","Faultmask","Inactive","borrow","borrow_mut","clone","eq","fmt","from","into","is_active","is_inactive","read","try_from","try_into","type_id","read","write","Active","Inactive","Primask","borrow","borrow_mut","clone","eq","fmt","from","into","is_active","is_inactive","read","try_from","try_into","type_id","read","write"],"q":["cortex_m","","","","","","","","","","cortex_m::asm","","","","","","","","","","","","","cortex_m::delay","","","","","","","","","","","","","","","","","","","","cortex_m::interrupt","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::itm","","","","","","","","","","","","","cortex_m::peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::peripheral::cbp","","","","","","","","","","","","","","","","","","cortex_m::peripheral::cpuid","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::peripheral::dcb","","","","","","","","","","","","cortex_m::peripheral::dwt","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::peripheral::fpb","","","","","","","","","","","","","cortex_m::peripheral::fpu","","","","","","","","","","","","cortex_m::peripheral::icb","","","","","","","","","","cortex_m::peripheral::itm","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::peripheral::mpu","","","","","","","","","","","","","","","","","","","cortex_m::peripheral::nvic","","","","","","","","","","","","","","","cortex_m::peripheral::scb","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::peripheral::scb::VectActive","","cortex_m::peripheral::syst","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::peripheral::tpiu","","","","","","","","","","","","","","","","cortex_m::prelude","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::register","","","","","","","cortex_m::register::basepri","","cortex_m::register::basepri_max","cortex_m::register::control","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","cortex_m::register::faultmask","","","","","","","","","","","","","","","","cortex_m::register::msp","","cortex_m::register::primask","","","","","","","","","","","","","","","","cortex_m::register::psp",""],"d":["Miscellaneous assembly instructions","A delay driver based on SysTick.","Interrupts","Macro for sending a formatted string through an ITM …","Macro for sending a formatted string through an ITM …","Instrumentation Trace Macrocell","Core peripherals.","Prelude","Processor core registers","Macro to create a mutable reference to a statically …","Puts the processor in Debug state. Debuggers can pick …","Bootload.","Bootstrap.","Blocks the program for <em>at least</em> <code>cycles</code> CPU cycles.","Data Memory Barrier","Data Synchronization Barrier","Instruction Synchronization Barrier","A no-operation. Useful to prevent delay loops from being …","Semihosting syscall.","Send Event","Generate an Undefined Instruction exception.","Wait For Event","Wait For Interrupt","System timer (SysTick) as a delay provider.","","","","","","","Delay using the Cortex-M systick for a certain duration, …","","","Delay using the Cortex-M systick for a certain duration, …","","","Releases the system timer (SysTick) resource.","","","Configures the system timer (SysTick) as a delay provider.","","","","Critical section token","Trait for enums of external interrupt numbers.","A “mutex” based on critical sections","Interrupt number","","Borrows the data for the duration of the critical section","","","","Disables all interrupts","Enables all the interrupts","Execute closure <code>f</code> in an interrupt-free context.","","","","","Creates a critical section token","Creates a new mutex","Returns the number associated with an interrupt","Return the interrupt number associated with this variant.","","","","","","","","A wrapper type that aligns its contents on a 4-Byte …","","","","","","","","Writes a 4-byte aligned <code>buffer</code> to an ITM port.","Writes <code>buffer</code> to an ITM port.","Writes <code>fmt::Arguments</code> to the ITM <code>port</code>","Writes a string to the ITM <code>port</code>","Cache and branch predictor maintenance operations","Cache and branch predictor maintenance operations. Not …","CPUID","CPUID","Debug Control Block","Debug Control Block","Data Watchpoint and Trace unit","Data Watchpoint and Trace unit","Flash Patch and Breakpoint unit","Flash Patch and Breakpoint unit. Not available on Armv6-M.","Floating Point Unit","Floating Point Unit.","Implementation Control Block.","Implementation Control Block.","Instrumentation Trace Macrocell","Instrumentation Trace Macrocell. Not available on Armv6-M …","Memory Protection Unit","Memory Protection Unit","Nested Vector Interrupt Controller","Nested Vector Interrupt Controller","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Core peripherals","Security Attribution Unit","Security Attribution Unit","System Control Block","System Control Block","SysTick: System Timer","SysTick: System Timer","Trace Port Interface Unit","Trace Port Interface Unit. Not available on Armv6-M.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Branch predictor invalidate all","Returns log2 of the number of words in the smallest cache …","Returns log2 of the number of words in the smallest cache …","Returns the number of sets and ways in the selected cache","Cache and branch predictor maintenance operations","Cleans the entire D-cache.","Cleans D-cache by address.","Cleans an object from the D-cache.","Cleans a slice from D-cache.","Cleans and invalidates the entire D-cache.","Cleans and invalidates D-cache by address.","Clears current value to 0","Set the PENDSTCLR bit in the ICSR register which will …","Set the PENDSVCLR bit in the ICSR register which will …","Clear the SLEEPDEEP bit in the SCR register","Clear the SLEEPONEXIT bit in the SCR register","CPUID","Returns whether the D-cache is currently enabled.","Debug Control Block","D-cache clean and invalidate by MVA to PoC","D-cache clean and invalidate by set-way","D-cache clean by MVA to PoC","D-cache clean by MVA to PoU","D-cache clean by set-way","D-cache invalidate by MVA to PoC","D-cache invalidate by set-way","","","","","","","","","","","","","","","","Disable the exception","Disables counter","Disables D-cache if currently enabled.","Disables I-cache if currently enabled.","Disables SysTick interrupt","Disables TRACE. See <code>DCB::enable_trace()</code> for more details","Data Watchpoint and Trace unit","Enable the exception","Enables counter","Enables the cycle counter","Enables D-cache if currently disabled.","Enables I-cache if currently disabled.","Enables SysTick interrupt","Enables TRACE. This is for example required by the …","Flash Patch and Breakpoint unit","Floating Point Unit","","","","","","","","","","","","","","","","Gets clock source","Gets current value","Returns the current clock cycle count","Returns the NVIC priority of <code>interrupt</code>","Returns the hardware priority of <code>system_handler</code>","Gets reload value","Returns the reload value with which the counter would …","Checks if an external reference clock is available","Checks if the counter wrapped (underflowed) since the …","Returns whether the I-cache is currently enabled.","Implementation Control Block","I-cache invalidate all to PoU","I-cache invalidate by MVA to PoU","","","","","","","","","","","","","","","","Invalidates D-cache by address.","Invalidates an object from the D-cache.","Invalidates a slice from the D-cache.","Invalidates the entire I-cache.","Is <code>interrupt</code> active or pre-empted and stacked","Checks if counter is enabled","Is there a debugger attached? (see note)","Checks if <code>interrupt</code> is enabled","Check if an exception is enabled","Checks if SysTick interrupt is enabled","Checks if <code>interrupt</code> is pending","Check if PENDSTSET bit in the ICSR register is set …","Check if PENDSVSET bit in the ICSR register is set …","Checks if the calibration value is precise","Instrumentation Trace Macrocell","Disables <code>interrupt</code>","Memory Protection Unit","Nested Vector Interrupt Controller","Forces <code>interrupt</code> into pending state","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Returns a pointer to the register block (to be deprecated …","Request an IRQ in software","System Control Block","Selects the current CCSIDR","Sets clock source","Set the PENDSTSET bit in the ICSR register which will …","Set the PENDSVSET bit in the ICSR register which will …","Sets the “priority” of <code>interrupt</code> to <code>prio</code>","Sets the hardware priority of <code>system_handler</code> to <code>prio</code>","Sets reload value","Set the SLEEPDEEP bit in the SCR register","Set the SLEEPONEXIT bit in the SCR register","Unchecked version of <code>Peripherals::take</code>","Initiate a system reset request to reset the MCU","SysTick: System Timer","Returns all the core peripherals <em>once</em>","Trace Port Interface Unit;","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Removes the software lock on the DWT","Enables <code>interrupt</code>","Clears <code>interrupt</code>’s pending state","Returns the active exception number","Register block","","","Branch predictor invalidate all","D-cache clean and invalidate by MVA to PoC","D-cache clean and invalidate by set-way","D-cache clean by MVA to PoC","D-cache clean by MVA to PoU","D-cache clean by set-way","D-cache invalidate by MVA to PoC","D-cache invalidate by set-way","","I-cache invalidate all to PoU","I-cache invalidate by MVA to PoU","","","","","Type of cache to select on CSSELR writes.","Select DCache or unified cache","Select ICache","Register block","Auxiliary Feature (not present on Cortex-M0 variants)","CPUID base","","","","","Cache Size ID (only present on Cortex-M7)","Cache Level ID (only present on Cortex-M7)","","Cache Size Selection (only present on Cortex-M7)","Cache Type (only present on Cortex-M7)","Debug Feature (not present on Cortex-M0 variants)","","","","","","","Instruction Set Attribute (not present on Cortex-M0 …","Memory Model Feature (not present on Cortex-M0 variants)","Processor Feature (not present on Cortex-M0 variants)","","","","","","","Register block","","","Debug Core Register Data","Debug Core Register Selector","Debug Exception and Monitor Control","Debug Halting Control and Status","","","","","","Comparator","Register block","","","","","Comparators","Comparator","CPI Count","Control","Cycle Count","Exception Overhead Count","Folded-instruction Count","","","Comparator Function","","","Lock Access","Lock Status","LSU Count","Comparator Mask","Program Counter Sample","Sleep Count","","","","","","","Register block","","","Comparator","Control","","","Lock Access","Lock Status","Remap","","","","Register block","","","Floating Point Context Address","Floating Point Context Control","Floating Point Default Status Control","","","Media and FP Feature","","","","Register block","Auxiliary Control Register","","","","Interrupt Controller Type Register","","","","","Register block","Stimulus Port","","","","","","","","","Returns <code>true</code> if the stimulus port is ready to accept more …","Lock Access","Lock Status","Stimulus Port","Trace Control","Trace Enable","Trace Privilege","","","","","","","Writes an <code>u16</code> payload into the stimulus port","Writes an <code>u32</code> payload into the stimulus port","Writes an <code>u8</code> payload into the stimulus port","Register block for ARMv7-M","Type","","","Control","","","Region Attribute and Size","Alias 1 of RASR","Alias 2 of RASR","Alias 3 of RASR","Region Base Address","Alias 1 of RBAR","Alias 2 of RBAR","Alias 3 of RBAR","Region Number","","","","Register block","","","","Interrupt Active Bit (not present on Cortex-M0 variants)","Interrupt Clear-Enable","Interrupt Clear-Pending","","Interrupt Priority","Interrupt Set-Enable","Interrupt Set-Pending","Software Trigger Interrupt","","","","Bus fault interrupt (not present on Cortex-M0 variants)","Bus fault interrupt (not present on Cortex-M0 variants)","Debug monitor interrupt (not present on Cortex-M0 …","Debug monitor interrupt (not present on Cortex-M0 …","Processor core exceptions (internal interrupts)","Processor core exception (internal interrupts)","Hard fault interrupt","Device specific exception (external interrupts)","Memory management interrupt (not present on Cortex-M0 …","Memory management interrupt (not present on Cortex-M0 …","Non maskable interrupt","Pend SV interrupt","Pend SV interrupt","Register block","SV call interrupt","SV call interrupt","Secure fault interrupt (only on ARMv8-M)","Secure fault interrupt (only on ARMv8-M)","System Tick interrupt","System Tick interrupt","System handlers, exceptions with configurable priority","Thread mode","Usage fault interrupt (not present on Cortex-M0 variants)","Usage fault interrupt (not present on Cortex-M0 variants)","Active exception number","Auxiliary Fault Status (not present on Cortex-M0 variants)","Application Interrupt and Reset Control","BusFault Address (not present on Cortex-M0 variants)","","","","","","","","","Configuration and Control","Configurable Fault Status (not present on Cortex-M0 …","","","","Coprocessor Access Control (not present on Cortex-M0 …","Debug Fault Status (not present on Cortex-M0 variants)","","","","","","","","","","Converts a <code>byte</code> into <code>VectActive</code>","","HardFault Status (not present on Cortex-M0 variants)","Interrupt Control and State","","","","","Returns the IRQ number of this <code>Exception</code>","MemManage Fault Address (not present on Cortex-M0 …","","System Control","System Handler Control and State","System Handler Priority (word accessible only on …","","","","","","","","","","","","","Vector Table Offset (not present on Cortex-M0 variants)","","Interrupt number. This number is always within half open …","Core-provided clock","External reference clock","Register block","SysTick clock source","","","","","Calibration Value","","Control and Status","Current Value","","","","","","","Reload Value","","","","","","","Register block","TPIU Type","Asynchronous Clock Prescaler","","","Current Parallel Port Size","Formatter and Flush Control","","","Lock Access","Lock Status","Selected Pin Control","Supported Parallel Port Sizes","","","","Type for the <code>duty</code> methods","Error type","Error type","Error type","The type of error that can occur when writing","Error type","Error type","Read error","Write error","An enumeration of SPI errors","The unit of time used by this timer","A single PWM channel / pin","Millisecond delay","Microsecond delay","Blocking read","Blocking write","Blocking write + read","Write half of a serial interface (blocking variant)","Blocking transfer","Blocking write","Single digital push-pull output pin","Read half of a serial interface","Write half of a serial interface","Full duplex (master mode)","A count down timer","Block until the serial interface has sent all buffered …","Writes a slice, blocking until everything has been written","Pauses execution for <code>ms</code> milliseconds","Pauses execution for <code>us</code> microseconds","Disables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","Ensures that none of the previously written words are …","Returns the current duty cycle","Returns the maximum duty cycle value","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","Reads a single word from the serial interface","Reads the word stored in the shift register","Sends a word to the slave","Sets a new duty cycle","Drives the pin high","Drives the pin low","Starts a new count down","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","Non-blockingly “waits” until the count down finishes","Writes bytes to slave with address <code>address</code>","Sends <code>words</code> to the slave, ignoring all the incoming words","Writes a single word to the serial interface","Writes bytes to slave with address <code>address</code> and then reads …","","Base Priority Mask Register","Base Priority Mask Register (conditional write)","Control register","Fault Mask Register","Main Stack Pointer","Priority mask register","Process Stack Pointer","Reads the CPU register","Writes to the CPU register","Writes to BASEPRI <em>if</em>","Floating-point context active.","Control register","Whether context floating-point is currently active","MSP is the current stack pointer","No floating-point context active","Thread mode privilege level","Privileged","PSP is the current stack pointer","Currently active stack pointer","Unprivileged","Returns the contents of the register as raw bits","","","","","","","","","","","","","","","","","","","","Whether context floating-point is currently active","","","","","Creates a <code>Control</code> value from raw bits.","","","","","Is a floating-point context active?","Is MSP the current stack pointer?","Is a floating-point context not active?","Is in privileged thread mode?","Is PSP the current stack pointer?","Is in unprivileged thread mode?","Thread mode privilege level","Reads the CPU register","Sets the FPCA value.","Sets the thread mode privilege level value (nPRIV).","Sets the SPSEL value.","Currently active stack pointer","","","","","","","","","","","","","Writes to the CPU register.","Active","All exceptions are …","Inactive, expect for NMI","","","","","","","","All exceptions are active","All exceptions, except for NMI, are inactive","Reads the CPU register","","","","Reads the CPU register","Writes <code>bits</code> to the CPU register","Active","Inactive","All exceptions with configurable priority are …","","","","","","","","All exceptions with configurable priority are active","All exceptions with configurable priority are inactive","Reads the CPU register","","","","Reads the CPU register","Writes <code>bits</code> to the CPU register"],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,0,0,0,0,2,3,3,2,3,0,0,0,2,3,2,3,2,3,4,5,2,3,2,3,2,3,6,0,6,6,6,6,6,6,6,0,0,0,0,0,7,0,7,0,7,0,7,0,7,0,7,0,7,0,7,0,7,0,7,8,9,10,11,12,13,14,15,16,17,18,19,20,0,0,7,0,7,0,7,0,7,7,8,9,10,11,12,13,14,15,16,17,21,18,19,20,7,8,9,10,11,12,13,14,15,16,17,21,18,19,20,8,9,9,9,0,18,18,18,18,18,18,19,18,18,18,18,0,18,0,8,8,8,8,8,8,8,8,9,10,11,12,13,14,15,16,17,18,19,20,14,15,18,19,18,18,19,10,0,18,19,11,18,18,19,10,0,0,7,8,9,10,11,12,13,14,15,16,17,21,18,19,20,19,19,11,17,18,19,19,19,19,18,0,8,8,7,8,9,10,11,12,13,14,15,16,17,21,18,19,20,18,18,18,18,17,19,10,17,18,19,17,18,18,19,0,17,0,0,17,8,9,10,11,12,13,14,15,16,17,18,19,20,17,0,9,19,18,18,17,18,19,18,18,7,18,0,7,0,7,8,9,10,11,12,13,14,15,16,17,21,18,19,20,7,8,9,10,11,12,13,14,15,16,17,21,18,19,20,7,8,9,10,11,12,13,14,15,16,17,21,18,19,20,11,17,17,18,0,22,22,22,22,22,22,22,22,22,22,22,22,22,22,22,22,22,0,23,23,0,24,24,24,23,24,23,24,24,23,24,24,24,23,23,24,23,24,23,24,24,24,24,23,24,23,24,23,0,25,25,25,25,25,25,25,25,25,25,25,0,0,26,27,26,27,26,27,26,26,26,26,26,26,27,27,26,27,26,26,26,27,26,26,26,27,26,27,26,27,0,28,28,28,28,28,28,28,28,28,28,28,28,0,29,29,29,29,29,29,29,29,29,29,29,0,30,30,30,30,30,30,30,30,30,0,0,31,32,31,32,31,32,31,32,32,31,31,31,31,31,31,31,32,31,32,31,32,32,32,32,0,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,33,0,34,34,34,34,34,34,34,34,34,34,34,34,34,34,35,36,35,36,0,37,35,37,35,36,35,35,36,0,35,36,35,36,35,36,0,37,35,36,0,38,38,38,38,35,37,36,38,35,37,36,38,38,35,37,36,38,38,35,37,36,35,37,36,38,35,37,37,36,38,38,38,35,37,36,35,38,37,38,38,38,38,35,37,36,38,35,37,36,38,35,37,36,38,39,40,41,41,0,0,42,41,42,41,42,41,42,42,41,41,42,41,42,41,42,42,41,42,41,42,41,0,43,43,43,43,43,43,43,43,43,43,43,43,43,43,43,44,45,46,47,48,49,50,51,52,53,54,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,48,55,56,44,44,52,44,44,45,51,53,53,44,57,57,54,49,54,46,50,52,47,52,0,0,0,0,0,0,0,0,0,0,58,0,0,59,58,0,60,59,0,60,61,61,60,59,58,61,60,59,58,61,60,59,58,60,59,58,61,60,59,58,61,61,60,59,58,61,61,60,59,58,58,59,58,60,59,60,61,0,61,61,61,61,61,60,59,58,61,60,59,58,61,60,59,58,0,62,0,62,62,62,62,62,62,62,62,62,62,0,62,62,62,0,0,63,63,0,63,63,63,63,63,63,63,63,63,0,63,63,63,0,0],"f":[null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[["u32",15]]],[[]],[[]],[[]],[[]],[[["u32",15]],["u32",15]],[[]],[[]],[[]],[[]],null,[[]],[[]],[[["i32",15]]],[[["u8",15]]],[[["u16",15]]],[[["u32",15]]],[[["u32",15]]],[[["u32",15]]],[[["i32",15]]],[[["u32",15]]],[[["u16",15]]],[[["u8",15]]],[[],["syst",3]],[[]],[[]],[[["syst",3],["u32",15]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,[[]],[[["criticalsection",3]]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["criticalsection",3]],[[],["mutex",3]],[[],["u8",15]],[[],["u16",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],null,null,[[]],[[]],[[]],[[]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[["stim",3],["aligned",3]]],[[["stim",3]]],[[["stim",3],["arguments",3]]],[[["stim",3],["str",15]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u32",15]],[[],["u32",15]],[[["u8",15],["csselrcachetype",4]]],null,[[["cpuid",3]]],[[["usize",15]]],[[]],[[]],[[["cpuid",3]]],[[["usize",15]]],[[]],[[]],[[]],[[]],[[]],null,[[],["bool",15]],null,[[["u32",15]]],[[["u16",15]]],[[["u32",15]]],[[["u32",15]]],[[["u16",15]]],[[["u32",15]]],[[["u16",15]]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["exception",4]]],[[]],[[["cpuid",3]]],[[]],[[]],[[]],null,[[["exception",4]]],[[]],[[]],[[["cpuid",3]]],[[]],[[]],[[]],null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["systclksource",4]],[[],["u32",15]],[[],["u32",15]],[[],["u8",15]],[[["systemhandler",4]],["u8",15]],[[],["u32",15]],[[],["u32",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],null,[[]],[[["u32",15]]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["usize",15]]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["exception",4]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],null,[[]],null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],null,[[["u8",15],["csselrcachetype",4]]],[[["systclksource",4]]],[[]],[[]],[[["u8",15]]],[[["systemhandler",4],["u8",15]]],[[["u32",15]]],[[]],[[]],[[]],[[]],null,[[],["option",4]],null,[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[]],[[]],[[]],[[],["vectactive",4]],null,[[]],[[]],null,null,null,null,null,null,null,null,[[]],null,null,[[]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,[[]],[[]],[[]],[[]],null,null,[[],["csselrcachetype",4]],null,null,null,[[["csselrcachetype",4]],["bool",15]],[[["formatter",3]],["result",6]],[[]],[[]],[[]],[[]],null,null,null,[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],null,[[]],[[]],null,null,null,null,[[]],[[]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,[[]],[[]],[[]],[[]],null,null,null,null,null,null,null,[[]],[[]],null,[[]],[[]],null,null,null,null,null,null,[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],null,[[]],[[]],null,null,[[]],[[]],null,null,null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,[[]],[[]],null,null,null,[[]],[[]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,[[]],[[]],[[]],null,[[]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],null,null,null,null,null,null,[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[["u16",15]]],[[["u32",15]]],[[["u8",15]]],null,null,[[]],[[]],null,[[]],[[]],null,null,null,null,null,null,null,null,null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,[[]],[[]],[[]],null,null,null,[[]],null,null,null,null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],null,null,[[],["exception",4]],[[],["vectactive",4]],[[],["systemhandler",4]],null,null,[[["exception",4]],["bool",15]],[[["vectactive",4]],["bool",15]],[[["systemhandler",4]],["bool",15]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[]],[[["u8",15]],["option",4]],[[]],null,null,[[]],[[]],[[]],[[]],[[],["i8",15]],null,[[["vectactive",4]],["bool",15]],null,null,null,[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],null,[[],["systclksource",4]],null,null,[[["systclksource",4]],["bool",15]],[[["formatter",3]],["result",6]],[[]],[[]],[[]],[[]],null,[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,[[]],[[]],null,null,[[]],[[]],null,null,null,null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["result",4]],[[],["result",4]],[[]],[[]],[[]],[[]],[[],[["error",4],["result",4,["error"]]]],[[]],[[]],[[],["result",4]],[[],[["error",4],["result",4,["error"]]]],[[],[["result",4,["error"]],["error",4]]],[[],[["result",4,["error"]],["error",4]]],[[]],[[]],[[]],[[]],[[],["result",4]],[[],[["error",4,["void"]],["result",4,["error"]]]],[[],["result",4]],[[],["result",4]],[[],[["error",4],["result",4,["error"]]]],[[],["result",4]],[[["str",15]],[["error",3],["result",4,["error"]]]],null,null,null,null,null,null,null,[[],["u8",15]],[[["u8",15]]],[[["u8",15]]],null,null,null,null,null,null,null,null,null,null,[[],["u32",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["control",3]],[[],["npriv",4]],[[],["spsel",4]],[[],["fpca",4]],[[["npriv",4]],["bool",15]],[[["spsel",4]],["bool",15]],[[["fpca",4]],["bool",15]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[],["fpca",4]],[[]],[[]],[[]],[[]],[[["u32",15]]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["npriv",4]],[[],["control",3]],[[["fpca",4]]],[[["npriv",4]]],[[["spsel",4]]],[[],["spsel",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[["control",3]]],null,null,null,[[]],[[]],[[],["faultmask",4]],[[["faultmask",4]],["bool",15]],[[["formatter",3]],["result",6]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["faultmask",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["u32",15]],[[["u32",15]]],null,null,null,[[]],[[]],[[],["primask",4]],[[["primask",4]],["bool",15]],[[["formatter",3]],["result",6]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["primask",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["u32",15]],[[["u32",15]]]],"p":[[3,"Delay"],[3,"CriticalSection"],[3,"Mutex"],[8,"Nr"],[8,"InterruptNumber"],[3,"Aligned"],[3,"Peripherals"],[3,"CBP"],[3,"CPUID"],[3,"DCB"],[3,"DWT"],[3,"FPB"],[3,"FPU"],[3,"ICB"],[3,"ITM"],[3,"MPU"],[3,"NVIC"],[3,"SCB"],[3,"SYST"],[3,"TPIU"],[3,"SAU"],[3,"RegisterBlock"],[4,"CsselrCacheType"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"Comparator"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"RegisterBlock"],[3,"Stim"],[3,"RegisterBlock"],[3,"RegisterBlock"],[4,"Exception"],[4,"SystemHandler"],[4,"VectActive"],[3,"RegisterBlock"],[13,"Exception"],[13,"Interrupt"],[4,"SystClkSource"],[3,"RegisterBlock"],[3,"RegisterBlock"],[8,"_embedded_hal_PwmPin"],[8,"_embedded_hal_blocking_i2c_Read"],[8,"_embedded_hal_blocking_i2c_Write"],[8,"_embedded_hal_blocking_i2c_WriteRead"],[8,"_embedded_hal_blocking_serial_Write"],[8,"_embedded_hal_blocking_spi_Transfer"],[8,"_embedded_hal_blocking_spi_Write"],[8,"_embedded_hal_serial_Read"],[8,"_embedded_hal_serial_Write"],[8,"_embedded_hal_spi_FullDuplex"],[8,"_embedded_hal_timer_CountDown"],[8,"_embedded_hal_blocking_delay_DelayMs"],[8,"_embedded_hal_blocking_delay_DelayUs"],[8,"_embedded_hal_digital_OutputPin"],[4,"Fpca"],[4,"Spsel"],[4,"Npriv"],[3,"Control"],[4,"Faultmask"],[4,"Primask"]]},\
"embedded_hal":{"doc":"A Hardware Abstraction Layer (HAL) for embedded systems","t":[16,8,0,0,0,10,10,0,10,10,0,0,10,0,0,0,0,0,0,0,0,8,8,10,10,8,16,16,16,16,16,16,16,4,8,13,6,6,8,8,8,13,8,8,8,11,11,11,10,10,11,11,11,11,10,11,11,11,10,10,10,10,12,12,16,8,10,10,0,8,16,16,16,4,8,8,13,8,13,11,11,11,10,11,11,11,11,0,10,11,11,11,0,10,12,12,8,8,0,0,0,0,8,10,10,3,11,11,11,11,11,11,11,11,11,11,11,11,11,16,13,13,8,4,11,11,11,11,11,11,11,11,11,10,10,11,11,11,11,16,16,8,8,10,10,10,11,13,13,16,8,13,13,17,17,17,17,3,4,4,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,10,10,11,11,11,11,11,11,11,11,11,8,8,16,8,16,10,10,10],"n":["Duty","PwmPin","adc","blocking","digital","disable","enable","fmt","get_duty","get_max_duty","prelude","serial","set_duty","spi","timer","watchdog","delay","i2c","rng","serial","spi","DelayMs","DelayUs","delay_ms","delay_us","AddressMode","Error","Error","Error","Error","Error","Error","Error","Operation","Read","Read","SevenBitAddress","TenBitAddress","Transactional","TransactionalIter","Write","Write","WriteIter","WriteIterRead","WriteRead","borrow","borrow_mut","eq","exec","exec_iter","fmt","from","into","ne","read","try_from","try_into","type_id","write","write","write_iter_read","write_read","0","0","Error","Write","bflush","bwrite_all","write","Default","Error","Error","Error","Operation","Transactional","Transfer","Transfer","Write","Write","borrow","borrow_mut","eq","exec","fmt","from","into","ne","transfer","transfer","try_from","try_into","type_id","write","write","0","0","Default","Default","v1","v1_compat","v2","v2_compat","OutputPin","set_high","set_low","OldOutputPin","borrow","borrow_mut","from","from","into","new","set_high","set_high","set_low","set_low","try_from","try_into","type_id","Error","High","Low","OutputPin","PinState","borrow","borrow_mut","clone","eq","fmt","from","from","into","not","set_high","set_low","set_state","try_from","try_into","type_id","Error","Error","Read","Write","flush","read","write","write_str","CaptureOnFirstTransition","CaptureOnSecondTransition","Error","FullDuplex","IdleHigh","IdleLow","MODE_0","MODE_1","MODE_2","MODE_3","Mode","Phase","Polarity","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","eq","eq","eq","from","from","from","into","into","into","ne","phase","polarity","read","send","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","Cancel","CountDown","Error","Periodic","Time","cancel","start","wait"],"q":["embedded_hal","","","","","","","","","","","","","","","","embedded_hal::blocking","","","","","embedded_hal::blocking::delay","","","","embedded_hal::blocking::i2c","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","embedded_hal::blocking::i2c::Operation","","embedded_hal::blocking::serial","","","","","embedded_hal::blocking::serial::write","embedded_hal::blocking::spi","","","","","","","","","","","","","","","","","","","","","","","","embedded_hal::blocking::spi::Operation","","embedded_hal::blocking::spi::transfer","embedded_hal::blocking::spi::write","embedded_hal::digital","","","","embedded_hal::digital::v1","","","embedded_hal::digital::v1_compat","","","","","","","","","","","","","","embedded_hal::digital::v2","","","","","","","","","","","","","","","","","","","","embedded_hal::serial","","","","","","","","embedded_hal::spi","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","embedded_hal::timer","","","","","","",""],"d":["Type for the <code>duty</code> methods","A single PWM channel / pin","Analog-digital conversion traits","Blocking API","Digital I/O","Disables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","Implementation of <code>core::fmt::Write</code> for the HAL’s …","Returns the current duty cycle","Returns the maximum duty cycle value","The prelude is a collection of all the traits in this …","Serial interface","Sets a new duty cycle","Serial Peripheral Interface","Timers","Traits for interactions with a processors watchdog timer.","Delays","Blocking I2C API","Blocking hardware random number generator","Blocking serial API","Blocking SPI API","Millisecond delay","Microsecond delay","Pauses execution for <code>ms</code> milliseconds","Pauses execution for <code>us</code> microseconds","Address mode (7-bit / 10-bit)","Error type","Error type","Error type","Error type","Error type","Error type","Error type","Transactional I2C operation.","Blocking read","Read data into the provided buffer","7-bit address mode type","10-bit address mode type","Transactional I2C interface.","Transactional I2C interface (iterator version).","Blocking write","Write data from the provided buffer","Blocking write (iterator version)","Blocking write (iterator version) + read","Blocking write + read","","","","Execute the provided operations on the I2C bus.","Execute the provided operations on the I2C bus (iterator …","","","","","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","","","","Writes bytes to slave with address <code>address</code>","Writes bytes to slave with address <code>address</code>","Writes bytes to slave with address <code>address</code> and then reads …","Writes bytes to slave with address <code>address</code> and then reads …","","","The type of error that can occur when writing","Write half of a serial interface (blocking variant)","Block until the serial interface has sent all buffered …","Writes a slice, blocking until everything has been written","Blocking serial write","Marker trait to opt into default blocking write …","Error type","Error type","Associated error type","Operation for transactional SPI trait","Transactional trait allows multiple actions to be executed…","Blocking transfer","Write data out while reading data into the provided buffer","Blocking write","Write data from the provided buffer, discarding read data","","","","Execute the provided transactions","","","","","Blocking transfer","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","","","","Blocking write","Sends <code>words</code> to the slave, ignoring all the incoming words","","","Default implementation of <code>blocking::spi::Transfer&lt;W&gt;</code> for …","Default implementation of <code>blocking::spi::Write&lt;W&gt;</code> for …","Digital I/O","v1 compatibility wrappers","Digital I/O","v2 compatibility shims","Single digital push-pull output pin","Drives the pin high","Drives the pin low","Wrapper to allow fallible <code>v2::OutputPin</code> traits to be …","","","","","","Create a new OldOutputPin wrapper around a <code>v2::OutputPin</code>","","","","","","","","Error type","High pin state","Low pin state","Single digital push-pull output pin","Digital output pin state","","","","","","","","","","Drives the pin high","Drives the pin low","Drives the pin high or low depending on the provided value","","","","Read error","Write error","Read half of a serial interface","Write half of a serial interface","Ensures that none of the previously written words are …","Reads a single word from the serial interface","Writes a single word to the serial interface","","Data in “captured” on the first clock transition","Data in “captured” on the second clock transition","An enumeration of SPI errors","Full duplex (master mode)","Clock signal high when idle","Clock signal low when idle","Helper for CPOL = 0, CPHA = 0","Helper for CPOL = 0, CPHA = 1","Helper for CPOL = 1, CPHA = 0","Helper for CPOL = 1, CPHA = 1","SPI mode","Clock phase","Clock polarity","","","","","","","","","","","","","","","","","","","","Clock phase","Clock polarity","Reads the word stored in the shift register","Sends a word to the slave","","","","","","","","","","Trait for cancelable countdowns.","A count down timer","Error returned when a countdown can’t be canceled.","Marker trait that indicates that a timer is periodic","The unit of time used by this timer","Tries to cancel this countdown.","Starts a new count down","Non-blockingly “waits” until the count down finishes"],"i":[1,0,0,0,0,1,1,0,1,1,0,0,1,0,0,0,0,0,0,0,0,0,0,2,3,0,4,5,6,7,8,9,10,0,0,11,0,0,0,0,0,11,0,0,0,11,11,11,9,10,11,11,11,11,4,11,11,11,5,6,8,7,12,13,14,0,14,14,0,0,15,16,17,0,0,0,18,0,18,18,18,18,17,18,18,18,18,0,15,18,18,18,0,16,19,20,0,0,0,0,0,0,0,21,21,0,22,22,22,22,22,22,22,22,22,22,22,22,22,23,24,24,0,0,24,24,24,24,24,24,24,24,24,23,23,23,24,24,24,25,26,0,0,26,25,26,26,27,27,28,0,29,29,0,0,0,0,0,0,0,29,27,30,29,27,30,29,27,30,29,27,30,29,27,30,29,27,30,30,30,30,28,28,29,27,30,29,27,30,29,27,30,0,0,31,0,32,31,32,32],"f":[null,null,null,null,null,[[]],[[]],null,[[]],[[]],null,null,[[]],null,null,null,null,null,null,null,null,null,null,[[]],[[]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[["operation",4]],["bool",15]],[[],["result",4]],[[],["result",4]],[[["formatter",3]],["result",6]],[[]],[[]],[[["operation",4]],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],null,null,null,null,[[],["result",4]],[[],["result",4]],null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[["operation",4]],["bool",15]],[[],["result",4]],[[["formatter",3]],["result",6]],[[]],[[]],[[["operation",4]],["bool",15]],null,[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,[[],["result",4]],null,null,null,null,null,null,null,null,null,[[]],[[]],null,[[]],[[]],[[]],[[]],[[]],[[]],[[],["result",4]],[[]],[[]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,[[]],[[]],[[],["pinstate",4]],[[["pinstate",4]],["bool",15]],[[["formatter",3]],["result",6]],[[]],[[["bool",15]]],[[]],[[]],[[],["result",4]],[[],["result",4]],[[["pinstate",4]],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,[[],["result",6]],[[],["result",6]],[[],["result",6]],[[["str",15]],["result",6]],null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[],["polarity",4]],[[],["phase",4]],[[],["mode",3]],[[["polarity",4]],["bool",15]],[[["phase",4]],["bool",15]],[[["mode",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[["mode",3]],["bool",15]],null,null,[[],["result",6]],[[],["result",6]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,[[],["result",4]],[[]],[[],[["void",4],["result",6,["void"]]]]],"p":[[8,"PwmPin"],[8,"DelayMs"],[8,"DelayUs"],[8,"Read"],[8,"Write"],[8,"WriteIter"],[8,"WriteRead"],[8,"WriteIterRead"],[8,"Transactional"],[8,"TransactionalIter"],[4,"Operation"],[13,"Read"],[13,"Write"],[8,"Write"],[8,"Transfer"],[8,"Write"],[8,"Transactional"],[4,"Operation"],[13,"Write"],[13,"Transfer"],[8,"OutputPin"],[3,"OldOutputPin"],[8,"OutputPin"],[4,"PinState"],[8,"Read"],[8,"Write"],[4,"Phase"],[8,"FullDuplex"],[4,"Polarity"],[3,"Mode"],[8,"Cancel"],[8,"CountDown"]]},\
"rp2040_pac2":{"doc":"Peripheral access API (generated using svd2rust v0.1.0 …","t":[17,13,17,17,13,17,13,13,17,13,17,13,17,13,13,17,4,17,17,17,13,13,17,13,13,17,17,17,17,13,17,17,17,13,17,13,13,17,13,17,13,17,17,17,17,13,13,13,13,17,13,17,13,13,17,17,17,17,13,17,17,0,11,11,0,0,11,0,0,11,11,11,0,11,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,11,11,0,0,0,0,0,0,0,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,12,12,12,12,12,12,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,12,12,12,12,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,0,11,11,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,12,12,12,12,12,12,12,12,12,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,3,3,3,3,3,3,3,3,3,3,3,3,3,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,8,3,3,8,3,3,8,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,0,11,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,18,18,18,18,3,3,18,18,18,18,18,18,18,18,18,18,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,0,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,18,18,18,3,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,0,12,12,12,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,18,18,18,18,18,18,18,18,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,3,3,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,3,3,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,18,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,0,11,11,11,0,11,12,12,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,3,3,18,18,18,18,18,18,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,11,11,11,0,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,18,3,18,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,12,12,12,12,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,12,12,12,12,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,0,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,18,3,18,18,18,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,0,11,11,11,11,11,11,12,12,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,0,12,12,12,12,12,12,12,12,3,3,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,18,3,18,3,3,18,18,18,18,18,3,18,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,12,12,12,12,12,12,12,12,12,3,3,3,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,12,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,12,12,12,12,12,12,3,3,3,3,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,3,3,3,3,3,3,3,11,11,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,12,12,12,12,12,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,0,11,11,11,12,12,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,0,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,12,12,12,12,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,0,11,11,11,11,12,12,12,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,12,12,12,12,12,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,0,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,12,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,12,18,18,3,18,18,18,18,3,18,18,3,3,18,18,18,18,18,18,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,3,11,11,11,11,11,11,11,11,11,11,0,11,11,11,11,11,0,12,12,12,12,3,3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,12,12,12,3,18,18,3,18,18,18,18,18,18,3,18,18,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["ADC","ADC_IRQ_FIFO","BUSCTRL","CLOCKS","CLOCKS_IRQ","DMA","DMA_IRQ_0","DMA_IRQ_1","I2C0","I2C0_IRQ","I2C1","I2C1_IRQ","IO_BANK0","IO_IRQ_BANK0","IO_IRQ_QSPI","IO_QSPI","Interrupt","PADS_BANK0","PADS_QSPI","PIO0","PIO0_IRQ_0","PIO0_IRQ_1","PIO1","PIO1_IRQ_0","PIO1_IRQ_1","PLL_SYS","PLL_USB","PSM","PWM","PWM_IRQ_WRAP","RESETS","ROSC","RTC","RTC_IRQ","SIO","SIO_IRQ_PROC0","SIO_IRQ_PROC1","SPI0","SPI0_IRQ","SPI1","SPI1_IRQ","SYSCFG","SYSINFO","TBMAN","TIMER","TIMER_IRQ_0","TIMER_IRQ_1","TIMER_IRQ_2","TIMER_IRQ_3","UART0","UART0_IRQ","UART1","UART1_IRQ","USBCTRL_IRQ","USBCTRL_REGS","VREG_AND_CHIP_RESET","WATCHDOG","XIP_CTRL","XIP_IRQ","XIP_SSI","XOSC","adc","borrow","borrow_mut","busctrl","clocks","clone","common","dma","eq","fmt","from","i2c","into","io","number","pads","pio","pll","psm","pwm","resets","rosc","rtc","sio","spi","syscfg","sysinfo","tbman","timer","try_from","try_into","type_id","uart","usb","vreg_and_chip_reset","watchdog","xip_ctrl","xip_ssi","xosc","0","Adc","borrow","borrow_mut","clone","cs","div","eq","fcs","fifo","from","inte","intf","into","intr","ints","ne","regs","result","try_from","try_into","type_id","0","0","0","0","0","0","Cs","Div","Fcs","Fifo","Int","Result","ainsel","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","clone","clone","default","default","default","default","default","default","dreq_en","empty","en","en","eq","eq","eq","eq","eq","eq","err","err","err","err_sticky","fifo","frac","from","from","from","from","from","from","full","int","into","into","into","into","into","into","level","ne","ne","ne","ne","ne","ne","over","ready","result","rrobin","set_ainsel","set_dreq_en","set_empty","set_en","set_en","set_err","set_err","set_err","set_err_sticky","set_fifo","set_frac","set_full","set_int","set_level","set_over","set_ready","set_result","set_rrobin","set_shift","set_start_many","set_start_once","set_thresh","set_ts_en","set_under","set_val","shift","start_many","start_once","thresh","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","ts_en","type_id","type_id","type_id","type_id","type_id","type_id","under","val","0","Busctrl","borrow","borrow_mut","bus_priority","bus_priority_ack","clone","eq","from","into","ne","perfctr","perfsel","regs","try_from","try_into","type_id","0","0","0","0","BusPriority","BusPriorityAck","Perfctr","Perfsel","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","bus_priority_ack","clone","clone","clone","clone","default","default","default","default","dma_r","dma_w","eq","eq","eq","eq","from","from","from","from","into","into","into","into","ne","ne","ne","ne","perfctr","perfsel","proc0","proc1","set_bus_priority_ack","set_dma_r","set_dma_w","set_perfctr","set_perfsel","set_proc0","set_proc1","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","0","Clocks","borrow","borrow_mut","clk_adc_ctrl","clk_adc_div","clk_adc_selected","clk_gpout0_ctrl","clk_gpout0_div","clk_gpout0_selected","clk_gpout1_ctrl","clk_gpout1_div","clk_gpout1_selected","clk_gpout2_ctrl","clk_gpout2_div","clk_gpout2_selected","clk_gpout3_ctrl","clk_gpout3_div","clk_gpout3_selected","clk_peri_ctrl","clk_peri_selected","clk_ref_ctrl","clk_ref_div","clk_ref_selected","clk_rtc_ctrl","clk_rtc_div","clk_rtc_selected","clk_sys_ctrl","clk_sys_div","clk_sys_resus_ctrl","clk_sys_resus_status","clk_sys_selected","clk_usb_ctrl","clk_usb_div","clk_usb_selected","clone","enabled0","enabled1","eq","fc0_delay","fc0_interval","fc0_max_khz","fc0_min_khz","fc0_ref_khz","fc0_result","fc0_src","fc0_status","from","inte","intf","into","intr","ints","ne","regs","sleep_en0","sleep_en1","try_from","try_into","type_id","vals","wake_en0","wake_en1","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","ClkAdcCtrl","ClkAdcDiv","ClkGpout0Ctrl","ClkGpout0Div","ClkGpout1Ctrl","ClkGpout1Div","ClkGpout2Ctrl","ClkGpout2Div","ClkGpout3Ctrl","ClkGpout3Div","ClkPeriCtrl","ClkRefCtrl","ClkRefDiv","ClkRtcCtrl","ClkRtcDiv","ClkSysCtrl","ClkSysDiv","ClkSysResusCtrl","ClkSysResusStatus","ClkUsbCtrl","ClkUsbDiv","Enabled0","Enabled1","Fc0Delay","Fc0Interval","Fc0MaxKhz","Fc0MinKhz","Fc0RefKhz","Fc0Result","Fc0Src","Fc0Status","Int","SleepEn0","SleepEn1","WakeEn0","WakeEn1","auxsrc","auxsrc","auxsrc","auxsrc","auxsrc","auxsrc","auxsrc","auxsrc","auxsrc","auxsrc","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear","clk_adc_adc","clk_adc_adc","clk_adc_adc","clk_peri_spi0","clk_peri_spi0","clk_peri_spi0","clk_peri_spi1","clk_peri_spi1","clk_peri_spi1","clk_peri_uart0","clk_peri_uart0","clk_peri_uart0","clk_peri_uart1","clk_peri_uart1","clk_peri_uart1","clk_rtc_rtc","clk_rtc_rtc","clk_rtc_rtc","clk_sys_adc","clk_sys_adc","clk_sys_adc","clk_sys_busctrl","clk_sys_busctrl","clk_sys_busctrl","clk_sys_busfabric","clk_sys_busfabric","clk_sys_busfabric","clk_sys_clocks","clk_sys_clocks","clk_sys_clocks","clk_sys_dma","clk_sys_dma","clk_sys_dma","clk_sys_i2c0","clk_sys_i2c0","clk_sys_i2c0","clk_sys_i2c1","clk_sys_i2c1","clk_sys_i2c1","clk_sys_io","clk_sys_io","clk_sys_io","clk_sys_jtag","clk_sys_jtag","clk_sys_jtag","clk_sys_pads","clk_sys_pads","clk_sys_pads","clk_sys_pio0","clk_sys_pio0","clk_sys_pio0","clk_sys_pio1","clk_sys_pio1","clk_sys_pio1","clk_sys_pll_sys","clk_sys_pll_sys","clk_sys_pll_sys","clk_sys_pll_usb","clk_sys_pll_usb","clk_sys_pll_usb","clk_sys_psm","clk_sys_psm","clk_sys_psm","clk_sys_pwm","clk_sys_pwm","clk_sys_pwm","clk_sys_resets","clk_sys_resets","clk_sys_resets","clk_sys_resus","clk_sys_rom","clk_sys_rom","clk_sys_rom","clk_sys_rosc","clk_sys_rosc","clk_sys_rosc","clk_sys_rtc","clk_sys_rtc","clk_sys_rtc","clk_sys_sio","clk_sys_sio","clk_sys_sio","clk_sys_spi0","clk_sys_spi0","clk_sys_spi0","clk_sys_spi1","clk_sys_spi1","clk_sys_spi1","clk_sys_sram0","clk_sys_sram0","clk_sys_sram0","clk_sys_sram1","clk_sys_sram1","clk_sys_sram1","clk_sys_sram2","clk_sys_sram2","clk_sys_sram2","clk_sys_sram3","clk_sys_sram3","clk_sys_sram3","clk_sys_sram4","clk_sys_sram4","clk_sys_sram4","clk_sys_sram5","clk_sys_sram5","clk_sys_sram5","clk_sys_syscfg","clk_sys_syscfg","clk_sys_syscfg","clk_sys_sysinfo","clk_sys_sysinfo","clk_sys_sysinfo","clk_sys_tbman","clk_sys_tbman","clk_sys_tbman","clk_sys_timer","clk_sys_timer","clk_sys_timer","clk_sys_uart0","clk_sys_uart0","clk_sys_uart0","clk_sys_uart1","clk_sys_uart1","clk_sys_uart1","clk_sys_usbctrl","clk_sys_usbctrl","clk_sys_usbctrl","clk_sys_vreg_and_chip_reset","clk_sys_vreg_and_chip_reset","clk_sys_vreg_and_chip_reset","clk_sys_watchdog","clk_sys_watchdog","clk_sys_watchdog","clk_sys_xip","clk_sys_xip","clk_sys_xip","clk_sys_xosc","clk_sys_xosc","clk_sys_xosc","clk_usb_usbctrl","clk_usb_usbctrl","clk_usb_usbctrl","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","dc50","dc50","dc50","dc50","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","died","done","enable","enable","enable","enable","enable","enable","enable","enable","enable","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","fail","fast","fc0_delay","fc0_interval","fc0_max_khz","fc0_min_khz","fc0_ref_khz","fc0_src","frac","frac","frac","frac","frac","frac","frac","frce","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","int","int","int","int","int","int","int","int","int","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","khz","kill","kill","kill","kill","kill","kill","kill","kill","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","nudge","nudge","nudge","nudge","nudge","nudge","nudge","pass","phase","phase","phase","phase","phase","phase","phase","resussed","running","set_auxsrc","set_auxsrc","set_auxsrc","set_auxsrc","set_auxsrc","set_auxsrc","set_auxsrc","set_auxsrc","set_auxsrc","set_auxsrc","set_clear","set_clk_adc_adc","set_clk_adc_adc","set_clk_adc_adc","set_clk_peri_spi0","set_clk_peri_spi0","set_clk_peri_spi0","set_clk_peri_spi1","set_clk_peri_spi1","set_clk_peri_spi1","set_clk_peri_uart0","set_clk_peri_uart0","set_clk_peri_uart0","set_clk_peri_uart1","set_clk_peri_uart1","set_clk_peri_uart1","set_clk_rtc_rtc","set_clk_rtc_rtc","set_clk_rtc_rtc","set_clk_sys_adc","set_clk_sys_adc","set_clk_sys_adc","set_clk_sys_busctrl","set_clk_sys_busctrl","set_clk_sys_busctrl","set_clk_sys_busfabric","set_clk_sys_busfabric","set_clk_sys_busfabric","set_clk_sys_clocks","set_clk_sys_clocks","set_clk_sys_clocks","set_clk_sys_dma","set_clk_sys_dma","set_clk_sys_dma","set_clk_sys_i2c0","set_clk_sys_i2c0","set_clk_sys_i2c0","set_clk_sys_i2c1","set_clk_sys_i2c1","set_clk_sys_i2c1","set_clk_sys_io","set_clk_sys_io","set_clk_sys_io","set_clk_sys_jtag","set_clk_sys_jtag","set_clk_sys_jtag","set_clk_sys_pads","set_clk_sys_pads","set_clk_sys_pads","set_clk_sys_pio0","set_clk_sys_pio0","set_clk_sys_pio0","set_clk_sys_pio1","set_clk_sys_pio1","set_clk_sys_pio1","set_clk_sys_pll_sys","set_clk_sys_pll_sys","set_clk_sys_pll_sys","set_clk_sys_pll_usb","set_clk_sys_pll_usb","set_clk_sys_pll_usb","set_clk_sys_psm","set_clk_sys_psm","set_clk_sys_psm","set_clk_sys_pwm","set_clk_sys_pwm","set_clk_sys_pwm","set_clk_sys_resets","set_clk_sys_resets","set_clk_sys_resets","set_clk_sys_resus","set_clk_sys_rom","set_clk_sys_rom","set_clk_sys_rom","set_clk_sys_rosc","set_clk_sys_rosc","set_clk_sys_rosc","set_clk_sys_rtc","set_clk_sys_rtc","set_clk_sys_rtc","set_clk_sys_sio","set_clk_sys_sio","set_clk_sys_sio","set_clk_sys_spi0","set_clk_sys_spi0","set_clk_sys_spi0","set_clk_sys_spi1","set_clk_sys_spi1","set_clk_sys_spi1","set_clk_sys_sram0","set_clk_sys_sram0","set_clk_sys_sram0","set_clk_sys_sram1","set_clk_sys_sram1","set_clk_sys_sram1","set_clk_sys_sram2","set_clk_sys_sram2","set_clk_sys_sram2","set_clk_sys_sram3","set_clk_sys_sram3","set_clk_sys_sram3","set_clk_sys_sram4","set_clk_sys_sram4","set_clk_sys_sram4","set_clk_sys_sram5","set_clk_sys_sram5","set_clk_sys_sram5","set_clk_sys_syscfg","set_clk_sys_syscfg","set_clk_sys_syscfg","set_clk_sys_sysinfo","set_clk_sys_sysinfo","set_clk_sys_sysinfo","set_clk_sys_tbman","set_clk_sys_tbman","set_clk_sys_tbman","set_clk_sys_timer","set_clk_sys_timer","set_clk_sys_timer","set_clk_sys_uart0","set_clk_sys_uart0","set_clk_sys_uart0","set_clk_sys_uart1","set_clk_sys_uart1","set_clk_sys_uart1","set_clk_sys_usbctrl","set_clk_sys_usbctrl","set_clk_sys_usbctrl","set_clk_sys_vreg_and_chip_reset","set_clk_sys_vreg_and_chip_reset","set_clk_sys_vreg_and_chip_reset","set_clk_sys_watchdog","set_clk_sys_watchdog","set_clk_sys_watchdog","set_clk_sys_xip","set_clk_sys_xip","set_clk_sys_xip","set_clk_sys_xosc","set_clk_sys_xosc","set_clk_sys_xosc","set_clk_usb_usbctrl","set_clk_usb_usbctrl","set_clk_usb_usbctrl","set_dc50","set_dc50","set_dc50","set_dc50","set_died","set_done","set_enable","set_enable","set_enable","set_enable","set_enable","set_enable","set_enable","set_enable","set_enable","set_fail","set_fast","set_fc0_delay","set_fc0_interval","set_fc0_max_khz","set_fc0_min_khz","set_fc0_ref_khz","set_fc0_src","set_frac","set_frac","set_frac","set_frac","set_frac","set_frac","set_frac","set_frce","set_int","set_int","set_int","set_int","set_int","set_int","set_int","set_int","set_int","set_khz","set_kill","set_kill","set_kill","set_kill","set_kill","set_kill","set_kill","set_kill","set_nudge","set_nudge","set_nudge","set_nudge","set_nudge","set_nudge","set_nudge","set_pass","set_phase","set_phase","set_phase","set_phase","set_phase","set_phase","set_phase","set_resussed","set_running","set_slow","set_src","set_src","set_timeout","set_waiting","slow","src","src","timeout","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","waiting","0","0","0","0","0","0","0","0","0","0","0","0","0","CLKSRC_CLK_REF_AUX","CLKSRC_CLK_SYS_AUX","CLKSRC_GPIN0","CLKSRC_GPIN0","CLKSRC_GPIN0","CLKSRC_GPIN0","CLKSRC_GPIN0","CLKSRC_GPIN0","CLKSRC_GPIN0","CLKSRC_GPIN0","CLKSRC_GPIN0","CLKSRC_GPIN0","CLKSRC_GPIN0","CLKSRC_GPIN1","CLKSRC_GPIN1","CLKSRC_GPIN1","CLKSRC_GPIN1","CLKSRC_GPIN1","CLKSRC_GPIN1","CLKSRC_GPIN1","CLKSRC_GPIN1","CLKSRC_GPIN1","CLKSRC_GPIN1","CLKSRC_GPIN1","CLKSRC_PLL_SYS","CLKSRC_PLL_SYS","CLKSRC_PLL_SYS","CLKSRC_PLL_SYS","CLKSRC_PLL_SYS","CLKSRC_PLL_SYS","CLKSRC_PLL_SYS","CLKSRC_PLL_SYS","CLKSRC_PLL_SYS","CLKSRC_PLL_USB","CLKSRC_PLL_USB","CLKSRC_PLL_USB","CLKSRC_PLL_USB","CLKSRC_PLL_USB","CLKSRC_PLL_USB","CLKSRC_PLL_USB","CLKSRC_PLL_USB","CLKSRC_PLL_USB","CLKSRC_PLL_USB","CLK_ADC","CLK_ADC","CLK_ADC","CLK_ADC","CLK_ADC","CLK_PERI","CLK_REF","CLK_REF","CLK_REF","CLK_REF","CLK_REF","CLK_REF","CLK_RTC","CLK_RTC","CLK_RTC","CLK_RTC","CLK_RTC","CLK_SYS","CLK_SYS","CLK_SYS","CLK_SYS","CLK_SYS","CLK_SYS","CLK_USB","CLK_USB","CLK_USB","CLK_USB","CLK_USB","ClkAdcCtrlAuxsrc","ClkGpout0CtrlAuxsrc","ClkGpout1CtrlAuxsrc","ClkGpout2CtrlAuxsrc","ClkGpout3CtrlAuxsrc","ClkPeriCtrlAuxsrc","ClkRefCtrlAuxsrc","ClkRefCtrlSrc","ClkRtcCtrlAuxsrc","ClkSysCtrlAuxsrc","ClkSysCtrlSrc","ClkUsbCtrlAuxsrc","Fc0Src","NULL","PLL_SYS_CLKSRC_PRIMARY","PLL_USB_CLKSRC_PRIMARY","ROSC_CLKSRC","ROSC_CLKSRC","ROSC_CLKSRC","ROSC_CLKSRC","ROSC_CLKSRC_PH","ROSC_CLKSRC_PH","ROSC_CLKSRC_PH","ROSC_CLKSRC_PH","ROSC_CLKSRC_PH","ROSC_CLKSRC_PH","ROSC_CLKSRC_PH","ROSC_CLKSRC_PH","XOSC_CLKSRC","XOSC_CLKSRC","XOSC_CLKSRC","XOSC_CLKSRC","XOSC_CLKSRC","XOSC_CLKSRC","XOSC_CLKSRC","XOSC_CLKSRC","XOSC_CLKSRC","XOSC_CLKSRC","XOSC_CLKSRC","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","from","from","from","from","from","from","from","from","from","from","from","from","from","into","into","into","into","into","into","into","into","into","into","into","into","into","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","Access","R","RW","Read","Reg","W","Write","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","eq","eq","eq","eq","from","from","from","from","from_ptr","into","into","into","into","modify","ne","ptr","read","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","write","write_value","0","0","Channel","Dma","al1_ctrl","al1_read_addr","al1_trans_count_trig","al1_write_addr","al2_ctrl","al2_read_addr","al2_trans_count","al2_write_addr_trig","al3_ctrl","al3_read_addr_trig","al3_trans_count","al3_write_addr","borrow","borrow","borrow_mut","borrow_mut","ch","chan_abort","clone","clone","ctrl_trig","dbg_ctdreq","dbg_tcr","eq","eq","fifo_levels","from","from","inte0","inte1","intf0","intf1","into","into","intr","ints0","ints1","multi_chan_trigger","n_channels","ne","ne","read_addr","regs","sniff_ctrl","sniff_data","timer","trans_count","try_from","try_from","try_into","try_into","type_id","type_id","vals","write_addr","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","ChanAbort","CtrlTrig","DbgCtdreq","FifoLevels","Inte0","Inte1","Intf0","Intf1","Intr","Ints0","Ints1","MultiChanTrigger","NChannels","SniffCtrl","Timer","ahb_error","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","bswap","bswap","busy","calc","ch2_dbg_ctdreq","chain_to","chan_abort","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","data_size","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","dmach","en","en","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","high_priority","incr_read","incr_write","inte0","inte1","intf0","intf1","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","intr","ints0","ints1","irq_quiet","multi_chan_trigger","n_channels","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","out_inv","out_rev","raf_lvl","read_error","ring_sel","ring_size","set_ahb_error","set_bswap","set_bswap","set_busy","set_calc","set_ch2_dbg_ctdreq","set_chain_to","set_chan_abort","set_data_size","set_dmach","set_en","set_en","set_high_priority","set_incr_read","set_incr_write","set_inte0","set_inte1","set_intf0","set_intf1","set_intr","set_ints0","set_ints1","set_irq_quiet","set_multi_chan_trigger","set_n_channels","set_out_inv","set_out_rev","set_raf_lvl","set_read_error","set_ring_sel","set_ring_size","set_sniff_en","set_tdf_lvl","set_treq_sel","set_waf_lvl","set_write_error","set_x","set_y","sniff_en","tdf_lvl","treq_sel","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","waf_lvl","write_error","x","y","0","0","0","CRC16","CRC16R","CRC32","CRC32R","Calc","DataSize","EVEN","PERMANENT","SIZE_BYTE","SIZE_HALFWORD","SIZE_WORD","SUM","TIMER0","TIMER1","TIMER2","TIMER3","TreqSel","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","cmp","cmp","cmp","eq","eq","eq","from","from","from","into","into","into","ne","ne","ne","partial_cmp","partial_cmp","partial_cmp","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","0","I2c","borrow","borrow_mut","clone","eq","from","ic_ack_general_call","ic_clr_activity","ic_clr_gen_call","ic_clr_intr","ic_clr_rd_req","ic_clr_restart_det","ic_clr_rx_done","ic_clr_rx_over","ic_clr_rx_under","ic_clr_start_det","ic_clr_stop_det","ic_clr_tx_abrt","ic_clr_tx_over","ic_comp_param_1","ic_comp_type","ic_comp_version","ic_con","ic_data_cmd","ic_dma_cr","ic_dma_rdlr","ic_dma_tdlr","ic_enable","ic_enable_status","ic_fs_scl_hcnt","ic_fs_scl_lcnt","ic_fs_spklen","ic_intr_mask","ic_intr_stat","ic_raw_intr_stat","ic_rx_tl","ic_rxflr","ic_sar","ic_sda_hold","ic_sda_setup","ic_slv_data_nack_only","ic_ss_scl_hcnt","ic_ss_scl_lcnt","ic_status","ic_tar","ic_tx_abrt_source","ic_tx_tl","ic_txflr","into","ne","regs","try_from","try_into","type_id","vals","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","IcAckGeneralCall","IcClrActivity","IcClrGenCall","IcClrIntr","IcClrRdReq","IcClrRestartDet","IcClrRxDone","IcClrRxOver","IcClrRxUnder","IcClrStartDet","IcClrStopDet","IcClrTxAbrt","IcClrTxOver","IcCompParam1","IcCon","IcDataCmd","IcDmaCr","IcDmaRdlr","IcDmaTdlr","IcEnable","IcEnableStatus","IcFsSclHcnt","IcFsSclLcnt","IcFsSpklen","IcIntrMask","IcIntrStat","IcRawIntrStat","IcRxTl","IcRxflr","IcSar","IcSdaHold","IcSdaSetup","IcSlvDataNackOnly","IcSsSclHcnt","IcSsSclLcnt","IcStatus","IcTar","IcTxAbrtSource","IcTxTl","IcTxflr","abort","abrt_10addr1_noack","abrt_10addr2_noack","abrt_10b_rd_norstrt","abrt_7b_addr_noack","abrt_gcall_noack","abrt_gcall_read","abrt_hs_ackdet","abrt_hs_norstrt","abrt_master_dis","abrt_sbyte_ackdet","abrt_sbyte_norstrt","abrt_slv_arblost","abrt_slvflush_txfifo","abrt_slvrd_intx","abrt_txdata_noack","abrt_user_abrt","ack_gen_call","activity","activity","add_encoded_params","apb_data_width","arb_lost","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clr_activity","clr_gen_call","clr_intr","clr_rd_req","clr_restart_det","clr_rx_done","clr_rx_over","clr_rx_under","clr_start_det","clr_stop_det","clr_tx_abrt","clr_tx_over","cmd","dat","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","dmardl","dmatdl","enable","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","first_data_byte","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","gc_or_start","gen_call","has_dma","hc_count_values","ic_10bitaddr_master","ic_10bitaddr_slave","ic_en","ic_fs_scl_hcnt","ic_fs_scl_lcnt","ic_fs_spklen","ic_restart_en","ic_sar","ic_sda_rx_hold","ic_sda_tx_hold","ic_slave_disable","ic_ss_scl_hcnt","ic_ss_scl_lcnt","ic_tar","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","intr_io","m_activity","m_gen_call","m_master_on_hold_read_only","m_rd_req","m_restart_det","m_rx_done","m_rx_full","m_rx_over","m_rx_under","m_start_det","m_stop_det","m_tx_abrt","m_tx_empty","m_tx_over","master_mode","master_on_hold","max_speed_mode","mst_activity","nack","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","r_activity","r_gen_call","r_master_on_hold","r_rd_req","r_restart_det","r_rx_done","r_rx_full","r_rx_over","r_rx_under","r_start_det","r_stop_det","r_tx_abrt","r_tx_empty","r_tx_over","rd_req","rdmae","restart","restart_det","rff","rfne","rx_buffer_depth","rx_done","rx_fifo_full_hld_ctrl","rx_full","rx_over","rx_tl","rx_under","rxflr","sda_setup","set_abort","set_abrt_10addr1_noack","set_abrt_10addr2_noack","set_abrt_10b_rd_norstrt","set_abrt_7b_addr_noack","set_abrt_gcall_noack","set_abrt_gcall_read","set_abrt_hs_ackdet","set_abrt_hs_norstrt","set_abrt_master_dis","set_abrt_sbyte_ackdet","set_abrt_sbyte_norstrt","set_abrt_slv_arblost","set_abrt_slvflush_txfifo","set_abrt_slvrd_intx","set_abrt_txdata_noack","set_abrt_user_abrt","set_ack_gen_call","set_activity","set_activity","set_add_encoded_params","set_apb_data_width","set_arb_lost","set_clr_activity","set_clr_gen_call","set_clr_intr","set_clr_rd_req","set_clr_restart_det","set_clr_rx_done","set_clr_rx_over","set_clr_rx_under","set_clr_start_det","set_clr_stop_det","set_clr_tx_abrt","set_clr_tx_over","set_cmd","set_dat","set_dmardl","set_dmatdl","set_enable","set_first_data_byte","set_gc_or_start","set_gen_call","set_has_dma","set_hc_count_values","set_ic_10bitaddr_master","set_ic_10bitaddr_slave","set_ic_en","set_ic_fs_scl_hcnt","set_ic_fs_scl_lcnt","set_ic_fs_spklen","set_ic_restart_en","set_ic_sar","set_ic_sda_rx_hold","set_ic_sda_tx_hold","set_ic_slave_disable","set_ic_ss_scl_hcnt","set_ic_ss_scl_lcnt","set_ic_tar","set_intr_io","set_m_activity","set_m_gen_call","set_m_master_on_hold_read_only","set_m_rd_req","set_m_restart_det","set_m_rx_done","set_m_rx_full","set_m_rx_over","set_m_rx_under","set_m_start_det","set_m_stop_det","set_m_tx_abrt","set_m_tx_empty","set_m_tx_over","set_master_mode","set_master_on_hold","set_max_speed_mode","set_mst_activity","set_nack","set_r_activity","set_r_gen_call","set_r_master_on_hold","set_r_rd_req","set_r_restart_det","set_r_rx_done","set_r_rx_full","set_r_rx_over","set_r_rx_under","set_r_start_det","set_r_stop_det","set_r_tx_abrt","set_r_tx_empty","set_r_tx_over","set_rd_req","set_rdmae","set_restart","set_restart_det","set_rff","set_rfne","set_rx_buffer_depth","set_rx_done","set_rx_fifo_full_hld_ctrl","set_rx_full","set_rx_over","set_rx_tl","set_rx_under","set_rxflr","set_sda_setup","set_slv_activity","set_slv_disabled_while_busy","set_slv_rx_data_lost","set_special","set_speed","set_start_det","set_stop","set_stop_det","set_stop_det_if_master_active","set_stop_det_ifaddressed","set_tdmae","set_tfe","set_tfnf","set_tx_abrt","set_tx_buffer_depth","set_tx_cmd_block","set_tx_empty","set_tx_empty_ctrl","set_tx_flush_cnt","set_tx_over","set_tx_tl","set_txflr","slv_activity","slv_disabled_while_busy","slv_rx_data_lost","special","speed","start_det","stop","stop_det","stop_det_if_master_active","stop_det_ifaddressed","tdmae","tfe","tfnf","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","tx_abrt","tx_buffer_depth","tx_cmd_block","tx_empty","tx_empty_ctrl","tx_flush_cnt","tx_over","tx_tl","txflr","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","0","FAST","HIGH","STANDARD","Speed","borrow","borrow_mut","clone","cmp","eq","from","into","ne","partial_cmp","try_from","try_into","type_id","0","0","0","Gpio","Int","Io","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","ctrl","eq","eq","eq","from","from","from","gpio","int_dormant_wake","int_proc","inte","intf","into","into","into","intr","ints","ne","ne","ne","regs","status","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","vals","0","0","0","GpioCtrl","GpioStatus","Int","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","default","default","default","edge_high","edge_low","eq","eq","eq","from","from","from","funcsel","infrompad","inover","into","into","into","intoperi","irqfrompad","irqover","irqtoproc","level_high","level_low","ne","ne","ne","oefromperi","oeover","oetopad","outfromperi","outover","outtopad","set_edge_high","set_edge_low","set_funcsel","set_infrompad","set_inover","set_intoperi","set_irqfrompad","set_irqover","set_irqtoproc","set_level_high","set_level_low","set_oefromperi","set_oeover","set_oetopad","set_outfromperi","set_outover","set_outtopad","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","CLOCKS_GPIN_0","CLOCKS_GPIN_1","CLOCKS_GPOUT_0","CLOCKS_GPOUT_1","CLOCKS_GPOUT_2","CLOCKS_GPOUT_3","DISABLE","ENABLE","Gpio0CtrlFuncsel","Gpio10CtrlFuncsel","Gpio11CtrlFuncsel","Gpio12CtrlFuncsel","Gpio13CtrlFuncsel","Gpio14CtrlFuncsel","Gpio15CtrlFuncsel","Gpio16CtrlFuncsel","Gpio17CtrlFuncsel","Gpio18CtrlFuncsel","Gpio19CtrlFuncsel","Gpio1CtrlFuncsel","Gpio20CtrlFuncsel","Gpio21CtrlFuncsel","Gpio22CtrlFuncsel","Gpio23CtrlFuncsel","Gpio24CtrlFuncsel","Gpio25CtrlFuncsel","Gpio26CtrlFuncsel","Gpio27CtrlFuncsel","Gpio28CtrlFuncsel","Gpio29CtrlFuncsel","Gpio2CtrlFuncsel","Gpio3CtrlFuncsel","Gpio4CtrlFuncsel","Gpio5CtrlFuncsel","Gpio6CtrlFuncsel","Gpio7CtrlFuncsel","Gpio8CtrlFuncsel","Gpio9CtrlFuncsel","HIGH","HIGH","HIGH","I2C0_SCL","I2C0_SCL","I2C0_SCL","I2C0_SCL","I2C0_SCL","I2C0_SCL","I2C0_SCL","I2C0_SCL","I2C0_SDA","I2C0_SDA","I2C0_SDA","I2C0_SDA","I2C0_SDA","I2C0_SDA","I2C0_SDA","I2C0_SDA","I2C1_SCL","I2C1_SCL","I2C1_SCL","I2C1_SCL","I2C1_SCL","I2C1_SCL","I2C1_SCL","I2C1_SDA","I2C1_SDA","I2C1_SDA","I2C1_SDA","I2C1_SDA","I2C1_SDA","I2C1_SDA","INVERT","INVERT","INVERT","INVERT","Inover","Irqover","JTAG_TCK","JTAG_TDI","JTAG_TDO","JTAG_TMS","LOW","LOW","LOW","NORMAL","NORMAL","NORMAL","NORMAL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","NULL","Oeover","Outover","PIO0_0","PIO0_1","PIO0_10","PIO0_11","PIO0_12","PIO0_13","PIO0_14","PIO0_15","PIO0_16","PIO0_17","PIO0_18","PIO0_19","PIO0_2","PIO0_20","PIO0_21","PIO0_22","PIO0_23","PIO0_24","PIO0_25","PIO0_26","PIO0_27","PIO0_28","PIO0_29","PIO0_3","PIO0_4","PIO0_5","PIO0_6","PIO0_7","PIO0_8","PIO0_9","PIO1_0","PIO1_1","PIO1_10","PIO1_11","PIO1_12","PIO1_13","PIO1_14","PIO1_15","PIO1_16","PIO1_17","PIO1_18","PIO1_19","PIO1_2","PIO1_20","PIO1_21","PIO1_22","PIO1_23","PIO1_24","PIO1_25","PIO1_26","PIO1_27","PIO1_28","PIO1_29","PIO1_3","PIO1_4","PIO1_5","PIO1_6","PIO1_7","PIO1_8","PIO1_9","PWM_A_0","PWM_A_0","PWM_A_1","PWM_A_1","PWM_A_2","PWM_A_2","PWM_A_3","PWM_A_3","PWM_A_4","PWM_A_4","PWM_A_5","PWM_A_5","PWM_A_6","PWM_A_6","PWM_A_7","PWM_B_0","PWM_B_0","PWM_B_1","PWM_B_1","PWM_B_2","PWM_B_2","PWM_B_3","PWM_B_3","PWM_B_4","PWM_B_4","PWM_B_5","PWM_B_5","PWM_B_6","PWM_B_6","PWM_B_7","SIO_0","SIO_1","SIO_10","SIO_11","SIO_12","SIO_13","SIO_14","SIO_15","SIO_16","SIO_17","SIO_18","SIO_19","SIO_2","SIO_20","SIO_21","SIO_22","SIO_23","SIO_24","SIO_25","SIO_26","SIO_27","SIO_28","SIO_29","SIO_3","SIO_4","SIO_5","SIO_6","SIO_7","SIO_8","SIO_9","SPI0_RX","SPI0_RX","SPI0_RX","SPI0_RX","SPI0_SCLK","SPI0_SCLK","SPI0_SCLK","SPI0_SCLK","SPI0_SS_N","SPI0_SS_N","SPI0_SS_N","SPI0_SS_N","SPI0_TX","SPI0_TX","SPI0_TX","SPI0_TX","SPI1_RX","SPI1_RX","SPI1_RX","SPI1_RX","SPI1_SCLK","SPI1_SCLK","SPI1_SCLK","SPI1_SS_N","SPI1_SS_N","SPI1_SS_N","SPI1_SS_N","SPI1_TX","SPI1_TX","SPI1_TX","UART0_CTS","UART0_CTS","UART0_CTS","UART0_RTS","UART0_RTS","UART0_RTS","UART0_RX","UART0_RX","UART0_RX","UART0_RX","UART0_TX","UART0_TX","UART0_TX","UART0_TX","UART1_CTS","UART1_CTS","UART1_CTS","UART1_CTS","UART1_RTS","UART1_RTS","UART1_RTS","UART1_RTS","UART1_RX","UART1_RX","UART1_RX","UART1_RX","UART1_TX","UART1_TX","UART1_TX","UART1_TX","USB_MUXING_DIGITAL_DM","USB_MUXING_DIGITAL_DP","USB_MUXING_EXTPHY_OE_N","USB_MUXING_EXTPHY_RCV","USB_MUXING_EXTPHY_SOFTCON","USB_MUXING_EXTPHY_SPEED","USB_MUXING_EXTPHY_SUSPND","USB_MUXING_EXTPHY_VM","USB_MUXING_EXTPHY_VMO","USB_MUXING_EXTPHY_VP","USB_MUXING_EXTPHY_VPO","USB_MUXING_OVERCURR_DETECT","USB_MUXING_OVERCURR_DETECT","USB_MUXING_OVERCURR_DETECT","USB_MUXING_OVERCURR_DETECT","USB_MUXING_OVERCURR_DETECT","USB_MUXING_OVERCURR_DETECT","USB_MUXING_OVERCURR_DETECT","USB_MUXING_OVERCURR_DETECT","USB_MUXING_OVERCURR_DETECT","USB_MUXING_OVERCURR_DETECT","USB_MUXING_VBUS_DETECT","USB_MUXING_VBUS_DETECT","USB_MUXING_VBUS_DETECT","USB_MUXING_VBUS_DETECT","USB_MUXING_VBUS_DETECT","USB_MUXING_VBUS_DETECT","USB_MUXING_VBUS_DETECT","USB_MUXING_VBUS_DETECT","USB_MUXING_VBUS_DETECT","USB_MUXING_VBUS_DETECT","USB_MUXING_VBUS_EN","USB_MUXING_VBUS_EN","USB_MUXING_VBUS_EN","USB_MUXING_VBUS_EN","USB_MUXING_VBUS_EN","USB_MUXING_VBUS_EN","USB_MUXING_VBUS_EN","USB_MUXING_VBUS_EN","USB_MUXING_VBUS_EN","USB_MUXING_VBUS_EN","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","cmp","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","0","Pads","borrow","borrow_mut","clone","eq","from","gpio","into","ne","regs","try_from","try_into","type_id","vals","voltage_select","0","0","GpioCtrl","VoltageSelect","borrow","borrow","borrow_mut","borrow_mut","clone","clone","default","default","drive","eq","eq","from","from","ie","into","into","ne","ne","od","pde","pue","schmitt","set_drive","set_ie","set_od","set_pde","set_pue","set_schmitt","set_slewfast","set_voltage_select","slewfast","try_from","try_from","try_into","try_into","type_id","type_id","voltage_select","0","0","Drive","VoltageSelect","_12MA","_1V8","_2MA","_3V3","_4MA","_8MA","borrow","borrow","borrow_mut","borrow_mut","clone","clone","cmp","cmp","eq","eq","from","from","into","into","ne","ne","partial_cmp","partial_cmp","try_from","try_from","try_into","try_into","type_id","type_id","0","0","0","Irq","Pio","StateMachine","addr","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clkdiv","clone","clone","clone","ctrl","dbg_cfginfo","dbg_padoe","dbg_padout","eq","eq","eq","execctrl","fdebug","flevel","from","from","from","fstat","input_sync_bypass","instr","instr_mem","inte","intf","into","into","into","intr","ints","irq","irq_force","irqs","ne","ne","ne","pinctrl","regs","rxf","shiftctrl","sm","try_from","try_from","try_from","try_into","try_into","try_into","txf","type_id","type_id","type_id","vals","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","Ctrl","DbgCfginfo","Fdebug","Flevel","Fstat","InstrMem","Intr","Irq","IrqForce","SmAddr","SmClkdiv","SmExecctrl","SmInstr","SmPinctrl","SmShiftctrl","addr","autopull","autopush","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clkdiv_restart","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","exec_stalled","fifo_depth","fjoin_rx","fjoin_tx","frac","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","imem_size","in_base","in_shiftdir","inline_out_en","instr","instr_mem","int","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","irq","irq_force","jmp_pin","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","out_base","out_count","out_en_sel","out_shiftdir","out_sticky","pull_thresh","push_thresh","rx0","rx1","rx2","rx3","rxempty","rxfull","rxstall","rxunder","set_addr","set_autopull","set_autopush","set_base","set_clkdiv_restart","set_count","set_exec_stalled","set_fifo_depth","set_fjoin_rx","set_fjoin_tx","set_frac","set_imem_size","set_in_base","set_in_shiftdir","set_inline_out_en","set_instr","set_instr_mem","set_int","set_irq","set_irq_force","set_jmp_pin","set_out_base","set_out_count","set_out_en_sel","set_out_shiftdir","set_out_sticky","set_pull_thresh","set_push_thresh","set_rx0","set_rx1","set_rx2","set_rx3","set_rxempty","set_rxfull","set_rxstall","set_rxunder","set_set_base","set_set_count","set_side_en","set_side_pindir","set_sideset_base","set_sideset_count","set_sm0","set_sm0_rxnempty","set_sm0_txnfull","set_sm1","set_sm1_rxnempty","set_sm1_txnfull","set_sm2","set_sm2_rxnempty","set_sm2_txnfull","set_sm3","set_sm3_rxnempty","set_sm3_txnfull","set_sm_count","set_sm_enable","set_sm_restart","set_status_n","set_status_sel","set_tx0","set_tx1","set_tx2","set_tx3","set_txempty","set_txfull","set_txover","set_txstall","set_wrap_bottom","set_wrap_top","side_en","side_pindir","sideset_base","sideset_count","sm0","sm0_rxnempty","sm0_txnfull","sm1","sm1_rxnempty","sm1_txnfull","sm2","sm2_rxnempty","sm2_txnfull","sm3","sm3_rxnempty","sm3_txnfull","sm_count","sm_enable","sm_restart","status_n","status_sel","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","tx0","tx1","tx2","tx3","txempty","txfull","txover","txstall","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","wrap_bottom","wrap_top","0","RXLEVEL","SmExecctrlStatusSel","TXLEVEL","borrow","borrow_mut","clone","cmp","eq","from","into","ne","partial_cmp","try_from","try_into","type_id","0","Pll","borrow","borrow_mut","clone","cs","eq","fbdiv_int","from","into","ne","prim","pwr","regs","try_from","try_into","type_id","0","0","0","0","Cs","FbdivInt","Prim","Pwr","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","bypass","clone","clone","clone","clone","default","default","default","default","dsmpd","eq","eq","eq","eq","fbdiv_int","from","from","from","from","into","into","into","into","lock","ne","ne","ne","ne","pd","postdiv1","postdiv2","postdivpd","refdiv","set_bypass","set_dsmpd","set_fbdiv_int","set_lock","set_pd","set_postdiv1","set_postdiv2","set_postdivpd","set_refdiv","set_vcopd","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","vcopd","0","Psm","borrow","borrow_mut","clone","done","eq","frce_off","frce_on","from","into","ne","regs","try_from","try_into","type_id","wdsel","0","0","0","0","Done","FrceOff","FrceOn","Wdsel","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","busfabric","busfabric","busfabric","busfabric","clocks","clocks","clocks","clocks","clone","clone","clone","clone","default","default","default","default","eq","eq","eq","eq","from","from","from","from","into","into","into","into","ne","ne","ne","ne","proc0","proc0","proc0","proc0","proc1","proc1","proc1","proc1","resets","resets","resets","resets","rom","rom","rom","rom","rosc","rosc","rosc","rosc","set_busfabric","set_busfabric","set_busfabric","set_busfabric","set_clocks","set_clocks","set_clocks","set_clocks","set_proc0","set_proc0","set_proc0","set_proc0","set_proc1","set_proc1","set_proc1","set_proc1","set_resets","set_resets","set_resets","set_resets","set_rom","set_rom","set_rom","set_rom","set_rosc","set_rosc","set_rosc","set_rosc","set_sio","set_sio","set_sio","set_sio","set_sram0","set_sram0","set_sram0","set_sram0","set_sram1","set_sram1","set_sram1","set_sram1","set_sram2","set_sram2","set_sram2","set_sram2","set_sram3","set_sram3","set_sram3","set_sram3","set_sram4","set_sram4","set_sram4","set_sram4","set_sram5","set_sram5","set_sram5","set_sram5","set_vreg_and_chip_reset","set_vreg_and_chip_reset","set_vreg_and_chip_reset","set_vreg_and_chip_reset","set_xip","set_xip","set_xip","set_xip","set_xosc","set_xosc","set_xosc","set_xosc","sio","sio","sio","sio","sram0","sram0","sram0","sram0","sram1","sram1","sram1","sram1","sram2","sram2","sram2","sram2","sram3","sram3","sram3","sram3","sram4","sram4","sram4","sram4","sram5","sram5","sram5","sram5","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","vreg_and_chip_reset","vreg_and_chip_reset","vreg_and_chip_reset","vreg_and_chip_reset","xip","xip","xip","xip","xosc","xosc","xosc","xosc","0","Pwm","borrow","borrow_mut","ch0_cc","ch0_csr","ch0_ctr","ch0_div","ch0_top","ch1_cc","ch1_csr","ch1_ctr","ch1_div","ch1_top","ch2_cc","ch2_csr","ch2_ctr","ch2_div","ch2_top","ch3_cc","ch3_csr","ch3_ctr","ch3_div","ch3_top","ch4_cc","ch4_csr","ch4_ctr","ch4_div","ch4_top","ch5_cc","ch5_csr","ch5_ctr","ch5_div","ch5_top","ch6_cc","ch6_csr","ch6_ctr","ch6_div","ch6_top","ch7_cc","ch7_csr","ch7_ctr","ch7_div","ch7_top","clone","en","eq","from","inte","intf","into","intr","ints","ne","regs","try_from","try_into","type_id","vals","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","Ch0Cc","Ch0Csr","Ch0Ctr","Ch0Div","Ch0Top","Ch1Cc","Ch1Csr","Ch1Ctr","Ch1Div","Ch1Top","Ch2Cc","Ch2Csr","Ch2Ctr","Ch2Div","Ch2Top","Ch3Cc","Ch3Csr","Ch3Ctr","Ch3Div","Ch3Top","Ch4Cc","Ch4Csr","Ch4Ctr","Ch4Div","Ch4Top","Ch5Cc","Ch5Csr","Ch5Ctr","Ch5Div","Ch5Top","Ch6Cc","Ch6Csr","Ch6Ctr","Ch6Div","Ch6Top","Ch7Cc","Ch7Csr","Ch7Ctr","Ch7Div","Ch7Top","En","Inte","Intf","Intr","Ints","a","a","a","a","a","a","a","a","a_inv","a_inv","a_inv","a_inv","a_inv","a_inv","a_inv","a_inv","b","b","b","b","b","b","b","b","b_inv","b_inv","b_inv","b_inv","b_inv","b_inv","b_inv","b_inv","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","ch0","ch0","ch0","ch0","ch0","ch0_ctr","ch0_top","ch1","ch1","ch1","ch1","ch1","ch1_ctr","ch1_top","ch2","ch2","ch2","ch2","ch2","ch2_ctr","ch2_top","ch3","ch3","ch3","ch3","ch3","ch3_ctr","ch3_top","ch4","ch4","ch4","ch4","ch4","ch4_ctr","ch4_top","ch5","ch5","ch5","ch5","ch5","ch5_ctr","ch5_top","ch6","ch6","ch6","ch6","ch6","ch6_ctr","ch6_top","ch7","ch7","ch7","ch7","ch7","ch7_ctr","ch7_top","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","divmode","divmode","divmode","divmode","divmode","divmode","divmode","divmode","en","en","en","en","en","en","en","en","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","frac","frac","frac","frac","frac","frac","frac","frac","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","int","int","int","int","int","int","int","int","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ph_adv","ph_adv","ph_adv","ph_adv","ph_adv","ph_adv","ph_adv","ph_adv","ph_correct","ph_correct","ph_correct","ph_correct","ph_correct","ph_correct","ph_correct","ph_correct","ph_ret","ph_ret","ph_ret","ph_ret","ph_ret","ph_ret","ph_ret","ph_ret","set_a","set_a","set_a","set_a","set_a","set_a","set_a","set_a","set_a_inv","set_a_inv","set_a_inv","set_a_inv","set_a_inv","set_a_inv","set_a_inv","set_a_inv","set_b","set_b","set_b","set_b","set_b","set_b","set_b","set_b","set_b_inv","set_b_inv","set_b_inv","set_b_inv","set_b_inv","set_b_inv","set_b_inv","set_b_inv","set_ch0","set_ch0","set_ch0","set_ch0","set_ch0","set_ch0_ctr","set_ch0_top","set_ch1","set_ch1","set_ch1","set_ch1","set_ch1","set_ch1_ctr","set_ch1_top","set_ch2","set_ch2","set_ch2","set_ch2","set_ch2","set_ch2_ctr","set_ch2_top","set_ch3","set_ch3","set_ch3","set_ch3","set_ch3","set_ch3_ctr","set_ch3_top","set_ch4","set_ch4","set_ch4","set_ch4","set_ch4","set_ch4_ctr","set_ch4_top","set_ch5","set_ch5","set_ch5","set_ch5","set_ch5","set_ch5_ctr","set_ch5_top","set_ch6","set_ch6","set_ch6","set_ch6","set_ch6","set_ch6_ctr","set_ch6_top","set_ch7","set_ch7","set_ch7","set_ch7","set_ch7","set_ch7_ctr","set_ch7_top","set_divmode","set_divmode","set_divmode","set_divmode","set_divmode","set_divmode","set_divmode","set_divmode","set_en","set_en","set_en","set_en","set_en","set_en","set_en","set_en","set_frac","set_frac","set_frac","set_frac","set_frac","set_frac","set_frac","set_frac","set_int","set_int","set_int","set_int","set_int","set_int","set_int","set_int","set_ph_adv","set_ph_adv","set_ph_adv","set_ph_adv","set_ph_adv","set_ph_adv","set_ph_adv","set_ph_adv","set_ph_correct","set_ph_correct","set_ph_correct","set_ph_correct","set_ph_correct","set_ph_correct","set_ph_correct","set_ph_correct","set_ph_ret","set_ph_ret","set_ph_ret","set_ph_ret","set_ph_ret","set_ph_ret","set_ph_ret","set_ph_ret","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","0","DIV","Divmode","FALL","LEVEL","RISE","borrow","borrow_mut","clone","cmp","eq","from","into","ne","partial_cmp","try_from","try_into","type_id","0","Resets","borrow","borrow_mut","clone","eq","from","into","ne","regs","reset","reset_done","try_from","try_into","type_id","wdsel","0","0","Peripherals","Wdsel","adc","adc","borrow","borrow","borrow_mut","borrow_mut","busctrl","busctrl","clone","clone","default","default","dma","dma","eq","eq","from","from","i2c0","i2c0","i2c1","i2c1","into","into","io_bank0","io_bank0","io_qspi","io_qspi","jtag","jtag","ne","ne","pads_bank0","pads_bank0","pads_qspi","pads_qspi","pio0","pio0","pio1","pio1","pll_sys","pll_sys","pll_usb","pll_usb","pwm","pwm","rtc","rtc","set_adc","set_adc","set_busctrl","set_busctrl","set_dma","set_dma","set_i2c0","set_i2c0","set_i2c1","set_i2c1","set_io_bank0","set_io_bank0","set_io_qspi","set_io_qspi","set_jtag","set_jtag","set_pads_bank0","set_pads_bank0","set_pads_qspi","set_pads_qspi","set_pio0","set_pio0","set_pio1","set_pio1","set_pll_sys","set_pll_sys","set_pll_usb","set_pll_usb","set_pwm","set_pwm","set_rtc","set_rtc","set_spi0","set_spi0","set_spi1","set_spi1","set_syscfg","set_syscfg","set_sysinfo","set_sysinfo","set_tbman","set_tbman","set_timer","set_timer","set_uart0","set_uart0","set_uart1","set_uart1","set_usbctrl","set_usbctrl","spi0","spi0","spi1","spi1","syscfg","syscfg","sysinfo","sysinfo","tbman","tbman","timer","timer","try_from","try_from","try_into","try_into","type_id","type_id","uart0","uart0","uart1","uart1","usbctrl","usbctrl","0","Rosc","borrow","borrow_mut","clone","count","ctrl","div","dormant","eq","freqa","freqb","from","into","ne","phase","randombit","regs","status","try_from","try_into","type_id","vals","0","0","0","0","0","0","0","0","Count","Ctrl","Div","Freqa","Freqb","Phase","Randombit","Status","badwrite","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","clone","clone","clone","clone","count","default","default","default","default","default","default","default","default","div","div_running","ds0","ds1","ds2","ds3","ds4","ds5","ds6","ds7","enable","enable","enabled","eq","eq","eq","eq","eq","eq","eq","eq","flip","freq_range","from","from","from","from","from","from","from","from","into","into","into","into","into","into","into","into","ne","ne","ne","ne","ne","ne","ne","ne","passwd","passwd","passwd","randombit","set_badwrite","set_count","set_div","set_div_running","set_ds0","set_ds1","set_ds2","set_ds3","set_ds4","set_ds5","set_ds6","set_ds7","set_enable","set_enable","set_enabled","set_flip","set_freq_range","set_passwd","set_passwd","set_passwd","set_randombit","set_shift","set_stable","shift","stable","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","0","0","0","0","DISABLE","Div","ENABLE","Enable","FreqRange","HIGH","LOW","MEDIUM","PASS","PASS","Passwd","TOOHIGH","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","cmp","cmp","cmp","cmp","eq","eq","eq","eq","from","from","from","from","into","into","into","into","ne","ne","ne","ne","partial_cmp","partial_cmp","partial_cmp","partial_cmp","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","0","Rtc","borrow","borrow_mut","clkdiv_m1","clone","ctrl","eq","from","inte","intf","into","intr","ints","irq_setup_0","irq_setup_1","ne","regs","rtc_0","rtc_1","setup_0","setup_1","try_from","try_into","type_id","0","0","0","0","0","0","0","0","0","ClkdivM1","Ctrl","Int","IrqSetup0","IrqSetup1","Rtc0","Rtc1","Setup0","Setup1","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clkdiv_m1","clone","clone","clone","clone","clone","clone","clone","clone","clone","day","day","day","day_ena","default","default","default","default","default","default","default","default","default","dotw","dotw","dotw","dotw_ena","eq","eq","eq","eq","eq","eq","eq","eq","eq","force_notleapyear","from","from","from","from","from","from","from","from","from","hour","hour","hour","hour_ena","into","into","into","into","into","into","into","into","into","load","match_active","match_ena","min","min","min","min_ena","month","month","month","month_ena","ne","ne","ne","ne","ne","ne","ne","ne","ne","rtc","rtc_active","rtc_enable","sec","sec","sec","sec_ena","set_clkdiv_m1","set_day","set_day","set_day","set_day_ena","set_dotw","set_dotw","set_dotw","set_dotw_ena","set_force_notleapyear","set_hour","set_hour","set_hour","set_hour_ena","set_load","set_match_active","set_match_ena","set_min","set_min","set_min","set_min_ena","set_month","set_month","set_month","set_month_ena","set_rtc","set_rtc_active","set_rtc_enable","set_sec","set_sec","set_sec","set_sec_ena","set_year","set_year","set_year","set_year_ena","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","year","year","year","year_ena","0","0","0","0","0","Div","Fifo","Gpio","Interp","Sio","accum0","accum0_add","accum1","accum1_add","base0","base1","base2","base_1and0","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","clone","cpuid","csr","ctrl_lane0","ctrl_lane1","div","eq","eq","eq","eq","eq","fifo","from","from","from","from","from","gpio_in","gpio_oe","gpio_out","interp","into","into","into","into","into","ne","ne","ne","ne","ne","peek_full","peek_lane0","peek_lane1","pop_full","pop_lane0","pop_lane1","quotient","rd","regs","remainder","sdividend","sdivisor","spinlock","spinlock_st","st","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","udividend","udivisor","value","value_clr","value_set","value_xor","wr","0","0","0","0","0","0","0","0","0","0","DivCsr","FifoSt","Interp0Accum0Add","Interp0Accum1Add","Interp0CtrlLane0","Interp0CtrlLane1","Interp1Accum0Add","Interp1Accum1Add","Interp1CtrlLane0","Interp1CtrlLane1","add_raw","add_raw","add_raw","add_raw","blend","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clamp","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","cross_input","cross_input","cross_input","cross_input","cross_result","cross_result","cross_result","cross_result","default","default","default","default","default","default","default","default","default","default","dirty","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","force_msb","force_msb","force_msb","force_msb","from","from","from","from","from","from","from","from","from","from","interp0_accum0_add","interp0_accum1_add","interp1_accum0_add","interp1_accum1_add","into","into","into","into","into","into","into","into","into","into","mask_lsb","mask_lsb","mask_lsb","mask_lsb","mask_msb","mask_msb","mask_msb","mask_msb","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","overf","overf","overf0","overf0","overf1","overf1","rdy","ready","roe","set_add_raw","set_add_raw","set_add_raw","set_add_raw","set_blend","set_clamp","set_cross_input","set_cross_input","set_cross_input","set_cross_input","set_cross_result","set_cross_result","set_cross_result","set_cross_result","set_dirty","set_force_msb","set_force_msb","set_force_msb","set_force_msb","set_interp0_accum0_add","set_interp0_accum1_add","set_interp1_accum0_add","set_interp1_accum1_add","set_mask_lsb","set_mask_lsb","set_mask_lsb","set_mask_lsb","set_mask_msb","set_mask_msb","set_mask_msb","set_mask_msb","set_overf","set_overf","set_overf0","set_overf0","set_overf1","set_overf1","set_rdy","set_ready","set_roe","set_shift","set_shift","set_shift","set_shift","set_signed","set_signed","set_signed","set_signed","set_vld","set_wof","shift","shift","shift","shift","signed","signed","signed","signed","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","vld","wof","0","Spi","borrow","borrow_mut","clone","cpsr","cr0","cr1","dmacr","dr","eq","from","icr","imsc","into","mis","ne","pcellid0","pcellid1","pcellid2","pcellid3","periphid0","periphid1","periphid2","periphid3","regs","ris","sr","try_from","try_into","type_id","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","bsy","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","configuration","cpsdvsr","cpsr","cr0","cr1","data","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","designer0","designer1","dmacr","dr","dss","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","frf","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","icr","imsc","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","lbm","mis","ms","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","partnumber0","partnumber1","pcellid0","pcellid1","pcellid2","pcellid3","periphid0","periphid1","periphid2","periphid3","revision","rff","ris","rne","roric","rorim","rormis","rorris","rtic","rtim","rtmis","rtris","rxdmae","rxim","rxmis","rxris","scr","set_bsy","set_configuration","set_cpsdvsr","set_data","set_designer0","set_designer1","set_dss","set_frf","set_lbm","set_ms","set_partnumber0","set_partnumber1","set_revision","set_rff","set_rne","set_roric","set_rorim","set_rormis","set_rorris","set_rtic","set_rtim","set_rtmis","set_rtris","set_rxdmae","set_rxim","set_rxmis","set_rxris","set_scr","set_sod","set_sph","set_spo","set_sse","set_ssppcellid0","set_ssppcellid1","set_ssppcellid2","set_ssppcellid3","set_tfe","set_tnf","set_txdmae","set_txim","set_txmis","set_txris","sod","sph","spo","sr","sse","ssppcellid0","ssppcellid1","ssppcellid2","ssppcellid3","tfe","tnf","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","txdmae","txim","txmis","txris","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","0","Syscfg","borrow","borrow_mut","clone","dbgforce","eq","from","into","mempowerdown","ne","proc0_nmi_mask","proc1_nmi_mask","proc_config","proc_in_sync_bypass","proc_in_sync_bypass_hi","regs","try_from","try_into","type_id","0","0","0","0","0","Dbgforce","Mempowerdown","ProcConfig","ProcInSyncBypass","ProcInSyncBypassHi","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","clone","default","default","default","default","default","eq","eq","eq","eq","eq","from","from","from","from","from","into","into","into","into","into","ne","ne","ne","ne","ne","proc0_attach","proc0_dap_instid","proc0_halted","proc0_swclk","proc0_swdi","proc0_swdo","proc1_attach","proc1_dap_instid","proc1_halted","proc1_swclk","proc1_swdi","proc1_swdo","proc_in_sync_bypass","proc_in_sync_bypass_hi","rom","set_proc0_attach","set_proc0_dap_instid","set_proc0_halted","set_proc0_swclk","set_proc0_swdi","set_proc0_swdo","set_proc1_attach","set_proc1_dap_instid","set_proc1_halted","set_proc1_swclk","set_proc1_swdi","set_proc1_swdo","set_proc_in_sync_bypass","set_proc_in_sync_bypass_hi","set_rom","set_sram0","set_sram1","set_sram2","set_sram3","set_sram4","set_sram5","set_usb","sram0","sram1","sram2","sram3","sram4","sram5","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","usb","0","Sysinfo","borrow","borrow_mut","chip_id","clone","eq","from","gitref_rp2040","into","ne","platform","regs","try_from","try_into","type_id","0","0","ChipId","Platform","asic","borrow","borrow","borrow_mut","borrow_mut","clone","clone","default","default","eq","eq","fpga","from","from","into","into","manufacturer","ne","ne","part","revision","set_asic","set_fpga","set_manufacturer","set_part","set_revision","try_from","try_from","try_into","try_into","type_id","type_id","0","Tbman","borrow","borrow_mut","clone","eq","from","into","ne","platform","regs","try_from","try_into","type_id","0","Platform","asic","borrow","borrow_mut","clone","default","eq","fpga","from","into","ne","set_asic","set_fpga","try_from","try_into","type_id","0","Timer","alarm","armed","borrow","borrow_mut","clone","dbgpause","eq","from","inte","intf","into","intr","ints","ne","pause","regs","timehr","timehw","timelr","timelw","timerawh","timerawl","try_from","try_into","type_id","0","0","0","0","Armed","Dbgpause","Int","Pause","alarm","armed","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","dbg0","dbg1","default","default","default","default","eq","eq","eq","eq","from","from","from","from","into","into","into","into","ne","ne","ne","ne","pause","set_alarm","set_armed","set_dbg0","set_dbg1","set_pause","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","0","Uart","borrow","borrow_mut","clone","eq","from","into","ne","regs","try_from","try_into","type_id","uartcr","uartdmacr","uartdr","uartfbrd","uartfr","uartibrd","uarticr","uartifls","uartilpr","uartimsc","uartlcr_h","uartmis","uartpcellid0","uartpcellid1","uartpcellid2","uartpcellid3","uartperiphid0","uartperiphid1","uartperiphid2","uartperiphid3","uartris","uartrsr","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","Uartcr","Uartdmacr","Uartdr","Uartfbrd","Uartfr","Uartibrd","Uarticr","Uartifls","Uartilpr","Uartimsc","UartlcrH","Uartmis","Uartpcellid0","Uartpcellid1","Uartpcellid2","Uartpcellid3","Uartperiphid0","Uartperiphid1","Uartperiphid2","Uartperiphid3","Uartris","Uartrsr","baud_divfrac","baud_divint","be","be","beic","beim","bemis","beris","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","brk","busy","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","configuration","cts","ctsen","ctsmic","ctsmim","ctsmmis","ctsrmis","data","dcd","dcdmic","dcdmim","dcdmmis","dcdrmis","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","designer0","designer1","dmaonerr","dsr","dsrmic","dsrmim","dsrmmis","dsrrmis","dtr","eps","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","fe","fe","feic","feim","femis","fen","feris","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","ilpdvsr","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","lbe","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","oe","oe","oeic","oeim","oemis","oeris","out1","out2","partnumber0","partnumber1","pe","pe","peic","peim","pemis","pen","peris","revision","ri","rimic","rimim","rimmis","rirmis","rtic","rtim","rtmis","rtris","rts","rtsen","rxdmae","rxe","rxfe","rxff","rxic","rxiflsel","rxim","rxmis","rxris","set_baud_divfrac","set_baud_divint","set_be","set_be","set_beic","set_beim","set_bemis","set_beris","set_brk","set_busy","set_configuration","set_cts","set_ctsen","set_ctsmic","set_ctsmim","set_ctsmmis","set_ctsrmis","set_data","set_dcd","set_dcdmic","set_dcdmim","set_dcdmmis","set_dcdrmis","set_designer0","set_designer1","set_dmaonerr","set_dsr","set_dsrmic","set_dsrmim","set_dsrmmis","set_dsrrmis","set_dtr","set_eps","set_fe","set_fe","set_feic","set_feim","set_femis","set_fen","set_feris","set_ilpdvsr","set_lbe","set_oe","set_oe","set_oeic","set_oeim","set_oemis","set_oeris","set_out1","set_out2","set_partnumber0","set_partnumber1","set_pe","set_pe","set_peic","set_peim","set_pemis","set_pen","set_peris","set_revision","set_ri","set_rimic","set_rimim","set_rimmis","set_rirmis","set_rtic","set_rtim","set_rtmis","set_rtris","set_rts","set_rtsen","set_rxdmae","set_rxe","set_rxfe","set_rxff","set_rxic","set_rxiflsel","set_rxim","set_rxmis","set_rxris","set_siren","set_sirlp","set_sps","set_stp2","set_txdmae","set_txe","set_txfe","set_txff","set_txic","set_txiflsel","set_txim","set_txmis","set_txris","set_uarten","set_uartpcellid0","set_uartpcellid1","set_uartpcellid2","set_uartpcellid3","set_wlen","siren","sirlp","sps","stp2","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","txdmae","txe","txfe","txff","txic","txiflsel","txim","txmis","txris","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uarten","uartpcellid0","uartpcellid1","uartpcellid2","uartpcellid3","wlen","0","Usb","addr_endp","addr_endp_x","borrow","borrow_mut","buff_cpu_should_handle","buff_status","clone","ep_abort","ep_abort_done","ep_stall_arm","ep_status_stall_nak","eq","from","int_ep_ctrl","inte","intf","into","intr","ints","main_ctrl","nak_poll","ne","regs","sie_ctrl","sie_status","sof_rd","sof_wr","try_from","try_into","type_id","usb_muxing","usb_pwr","usbphy_direct","usbphy_direct_override","usbphy_trim","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","AddrEndp","AddrEndpX","BuffCpuShouldHandle","BuffStatus","EpAbort","EpAbortDone","EpStallArm","EpStatusStallNak","Int","IntEpCtrl","MainCtrl","NakPoll","SieCtrl","SieStatus","SofRd","SofWr","UsbMuxing","UsbPwr","UsbphyDirect","UsbphyDirectOverride","UsbphyTrim","abort_done","ack_rec","address","address","bit_stuff_error","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","buff_status","bus_reset","bus_reset","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","connected","controller_en","count","count","crc_error","data_seq_error","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","delay_fs","delay_ls","dev_conn_dis","dev_resume_from_host","dev_sof","dev_suspend","direct_dm","direct_dp","direct_en","dm_ovcn","dm_ovv","dm_pulldn_en","dm_pulldn_en_override_en","dm_pulldn_trim","dm_pullup_en","dm_pullup_hisel","dm_pullup_hisel_override_en","dm_pullup_override_en","dp_ovcn","dp_ovv","dp_pulldn_en","dp_pulldn_en_override_en","dp_pulldn_trim","dp_pullup_en","dp_pullup_en_override_en","dp_pullup_hisel","dp_pullup_hisel_override_en","endpoint","endpoint","ep0_double_buf","ep0_in","ep0_in","ep0_in","ep0_in","ep0_in","ep0_in","ep0_int_1buf","ep0_int_2buf","ep0_int_nak","ep0_int_stall","ep0_out","ep0_out","ep0_out","ep0_out","ep0_out","ep0_out","ep10_in","ep10_in","ep10_in","ep10_in","ep10_in","ep10_out","ep10_out","ep10_out","ep10_out","ep10_out","ep11_in","ep11_in","ep11_in","ep11_in","ep11_in","ep11_out","ep11_out","ep11_out","ep11_out","ep11_out","ep12_in","ep12_in","ep12_in","ep12_in","ep12_in","ep12_out","ep12_out","ep12_out","ep12_out","ep12_out","ep13_in","ep13_in","ep13_in","ep13_in","ep13_in","ep13_out","ep13_out","ep13_out","ep13_out","ep13_out","ep14_in","ep14_in","ep14_in","ep14_in","ep14_in","ep14_out","ep14_out","ep14_out","ep14_out","ep14_out","ep15_in","ep15_in","ep15_in","ep15_in","ep15_in","ep15_out","ep15_out","ep15_out","ep15_out","ep15_out","ep1_in","ep1_in","ep1_in","ep1_in","ep1_in","ep1_out","ep1_out","ep1_out","ep1_out","ep1_out","ep2_in","ep2_in","ep2_in","ep2_in","ep2_in","ep2_out","ep2_out","ep2_out","ep2_out","ep2_out","ep3_in","ep3_in","ep3_in","ep3_in","ep3_in","ep3_out","ep3_out","ep3_out","ep3_out","ep3_out","ep4_in","ep4_in","ep4_in","ep4_in","ep4_in","ep4_out","ep4_out","ep4_out","ep4_out","ep4_out","ep5_in","ep5_in","ep5_in","ep5_in","ep5_in","ep5_out","ep5_out","ep5_out","ep5_out","ep5_out","ep6_in","ep6_in","ep6_in","ep6_in","ep6_in","ep6_out","ep6_out","ep6_out","ep6_out","ep6_out","ep7_in","ep7_in","ep7_in","ep7_in","ep7_in","ep7_out","ep7_out","ep7_out","ep7_out","ep7_out","ep8_in","ep8_in","ep8_in","ep8_in","ep8_in","ep8_out","ep8_out","ep8_out","ep8_out","ep8_out","ep9_in","ep9_in","ep9_in","ep9_in","ep9_in","ep9_out","ep9_out","ep9_out","ep9_out","ep9_out","ep_stall_nak","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","error_bit_stuff","error_crc","error_data_seq","error_rx_overflow","error_rx_timeout","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","host_conn_dis","host_ndevice","host_resume","host_sof","int_ep_active","intep_dir","intep_preamble","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","keep_alive_en","line_state","nak_rec","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","overcurr_detect","overcurr_detect_en","preamble_en","pulldown_en","pullup_en","receive_data","reset_bus","resume","resume","rpu_opt","rx_dd","rx_dm","rx_dp","rx_overflow","rx_pd","rx_pd_override_en","rx_timeout","send_data","send_setup","set_abort_done","set_ack_rec","set_address","set_address","set_bit_stuff_error","set_buff_status","set_bus_reset","set_bus_reset","set_connected","set_controller_en","set_count","set_count","set_crc_error","set_data_seq_error","set_delay_fs","set_delay_ls","set_dev_conn_dis","set_dev_resume_from_host","set_dev_sof","set_dev_suspend","set_direct_dm","set_direct_dp","set_direct_en","set_dm_ovcn","set_dm_ovv","set_dm_pulldn_en","set_dm_pulldn_en_override_en","set_dm_pulldn_trim","set_dm_pullup_en","set_dm_pullup_hisel","set_dm_pullup_hisel_override_en","set_dm_pullup_override_en","set_dp_ovcn","set_dp_ovv","set_dp_pulldn_en","set_dp_pulldn_en_override_en","set_dp_pulldn_trim","set_dp_pullup_en","set_dp_pullup_en_override_en","set_dp_pullup_hisel","set_dp_pullup_hisel_override_en","set_endpoint","set_endpoint","set_ep0_double_buf","set_ep0_in","set_ep0_in","set_ep0_in","set_ep0_in","set_ep0_in","set_ep0_in","set_ep0_int_1buf","set_ep0_int_2buf","set_ep0_int_nak","set_ep0_int_stall","set_ep0_out","set_ep0_out","set_ep0_out","set_ep0_out","set_ep0_out","set_ep0_out","set_ep10_in","set_ep10_in","set_ep10_in","set_ep10_in","set_ep10_in","set_ep10_out","set_ep10_out","set_ep10_out","set_ep10_out","set_ep10_out","set_ep11_in","set_ep11_in","set_ep11_in","set_ep11_in","set_ep11_in","set_ep11_out","set_ep11_out","set_ep11_out","set_ep11_out","set_ep11_out","set_ep12_in","set_ep12_in","set_ep12_in","set_ep12_in","set_ep12_in","set_ep12_out","set_ep12_out","set_ep12_out","set_ep12_out","set_ep12_out","set_ep13_in","set_ep13_in","set_ep13_in","set_ep13_in","set_ep13_in","set_ep13_out","set_ep13_out","set_ep13_out","set_ep13_out","set_ep13_out","set_ep14_in","set_ep14_in","set_ep14_in","set_ep14_in","set_ep14_in","set_ep14_out","set_ep14_out","set_ep14_out","set_ep14_out","set_ep14_out","set_ep15_in","set_ep15_in","set_ep15_in","set_ep15_in","set_ep15_in","set_ep15_out","set_ep15_out","set_ep15_out","set_ep15_out","set_ep15_out","set_ep1_in","set_ep1_in","set_ep1_in","set_ep1_in","set_ep1_in","set_ep1_out","set_ep1_out","set_ep1_out","set_ep1_out","set_ep1_out","set_ep2_in","set_ep2_in","set_ep2_in","set_ep2_in","set_ep2_in","set_ep2_out","set_ep2_out","set_ep2_out","set_ep2_out","set_ep2_out","set_ep3_in","set_ep3_in","set_ep3_in","set_ep3_in","set_ep3_in","set_ep3_out","set_ep3_out","set_ep3_out","set_ep3_out","set_ep3_out","set_ep4_in","set_ep4_in","set_ep4_in","set_ep4_in","set_ep4_in","set_ep4_out","set_ep4_out","set_ep4_out","set_ep4_out","set_ep4_out","set_ep5_in","set_ep5_in","set_ep5_in","set_ep5_in","set_ep5_in","set_ep5_out","set_ep5_out","set_ep5_out","set_ep5_out","set_ep5_out","set_ep6_in","set_ep6_in","set_ep6_in","set_ep6_in","set_ep6_in","set_ep6_out","set_ep6_out","set_ep6_out","set_ep6_out","set_ep6_out","set_ep7_in","set_ep7_in","set_ep7_in","set_ep7_in","set_ep7_in","set_ep7_out","set_ep7_out","set_ep7_out","set_ep7_out","set_ep7_out","set_ep8_in","set_ep8_in","set_ep8_in","set_ep8_in","set_ep8_in","set_ep8_out","set_ep8_out","set_ep8_out","set_ep8_out","set_ep8_out","set_ep9_in","set_ep9_in","set_ep9_in","set_ep9_in","set_ep9_in","set_ep9_out","set_ep9_out","set_ep9_out","set_ep9_out","set_ep9_out","set_ep_stall_nak","set_error_bit_stuff","set_error_crc","set_error_data_seq","set_error_rx_overflow","set_error_rx_timeout","set_host_conn_dis","set_host_ndevice","set_host_resume","set_host_sof","set_int_ep_active","set_intep_dir","set_intep_preamble","set_keep_alive_en","set_line_state","set_nak_rec","set_overcurr_detect","set_overcurr_detect_en","set_preamble_en","set_pulldown_en","set_pullup_en","set_receive_data","set_reset_bus","set_resume","set_resume","set_rpu_opt","set_rx_dd","set_rx_dm","set_rx_dp","set_rx_overflow","set_rx_pd","set_rx_pd_override_en","set_rx_timeout","set_send_data","set_send_setup","set_setup_rec","set_setup_req","set_sim_timing","set_sof_en","set_sof_sync","set_softcon","set_speed","set_stall","set_stall_rec","set_start_trans","set_stop_trans","set_suspended","set_to_digital_pad","set_to_extphy","set_to_phy","set_trans_complete","set_trans_complete","set_transceiver_pd","set_tx_diffmode","set_tx_diffmode_override_en","set_tx_dm","set_tx_dm_oe","set_tx_dm_oe_override_en","set_tx_dm_override_en","set_tx_dp","set_tx_dp_oe","set_tx_dp_oe_override_en","set_tx_dp_override_en","set_tx_fsslew","set_tx_fsslew_override_en","set_tx_pd","set_tx_pd_override_en","set_vbus_detect","set_vbus_detect","set_vbus_detect_override_en","set_vbus_detected","set_vbus_en","set_vbus_en","set_vbus_en_override_en","set_vbus_over_curr","setup_rec","setup_req","sim_timing","sof_en","sof_sync","softcon","speed","stall","stall_rec","start_trans","stop_trans","suspended","to_digital_pad","to_extphy","to_phy","trans_complete","trans_complete","transceiver_pd","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","tx_diffmode","tx_diffmode_override_en","tx_dm","tx_dm_oe","tx_dm_oe_override_en","tx_dm_override_en","tx_dp","tx_dp_oe","tx_dp_oe_override_en","tx_dp_override_en","tx_fsslew","tx_fsslew_override_en","tx_pd","tx_pd_override_en","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","vbus_detect","vbus_detect","vbus_detect_override_en","vbus_detected","vbus_en","vbus_en","vbus_en_override_en","vbus_over_curr","0","VregAndChipReset","bod","borrow","borrow_mut","chip_reset","clone","eq","from","into","ne","regs","try_from","try_into","type_id","vreg","0","0","0","Bod","ChipReset","Vreg","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","default","default","default","en","en","eq","eq","eq","from","from","from","had_por","had_psm_restart","had_run","hiz","into","into","into","ne","ne","ne","psm_restart_flag","rok","set_en","set_en","set_had_por","set_had_psm_restart","set_had_run","set_hiz","set_psm_restart_flag","set_rok","set_vsel","set_vsel","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","vsel","vsel","0","Watchdog","borrow","borrow_mut","clone","ctrl","eq","from","into","load","ne","reason","regs","scratch0","scratch1","scratch2","scratch3","scratch4","scratch5","scratch6","scratch7","tick","try_from","try_into","type_id","0","0","0","0","Ctrl","Load","Reason","Tick","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","count","cycles","default","default","default","default","enable","enable","eq","eq","eq","eq","force","from","from","from","from","into","into","into","into","load","ne","ne","ne","ne","pause_dbg0","pause_dbg1","pause_jtag","running","set_count","set_cycles","set_enable","set_enable","set_force","set_load","set_pause_dbg0","set_pause_dbg1","set_pause_jtag","set_running","set_time","set_timer","set_trigger","time","timer","trigger","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","0","XipCtrl","borrow","borrow_mut","clone","ctr_acc","ctr_hit","ctrl","eq","flush","from","into","ne","regs","stat","stream_addr","stream_ctr","stream_fifo","try_from","try_into","type_id","0","0","0","0","0","Ctrl","Flush","Stat","StreamAddr","StreamCtr","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","clone","default","default","default","default","default","en","eq","eq","eq","eq","eq","err_badwrite","fifo_empty","fifo_full","flush","flush_ready","from","from","from","from","from","into","into","into","into","into","ne","ne","ne","ne","ne","power_down","set_en","set_err_badwrite","set_fifo_empty","set_fifo_full","set_flush","set_flush_ready","set_power_down","set_stream_addr","set_stream_ctr","stream_addr","stream_ctr","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","0","XipSsi","baudr","borrow","borrow_mut","clone","ctrlr0","ctrlr1","dmacr","dmardlr","dmatdlr","dr0","eq","from","icr","idr","imr","into","isr","msticr","mwcr","ne","regs","risr","rx_sample_dly","rxflr","rxftlr","rxoicr","rxuicr","ser","spi_ctrlr0","sr","ssi_version_id","ssienr","try_from","try_into","txd_drive_edge","txflr","txftlr","txoicr","type_id","vals","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","Baudr","Ctrlr0","Ctrlr1","Dmacr","Dmardlr","Dmatdlr","Icr","Imr","Isr","Msticr","Mwcr","Risr","RxSampleDly","Rxflr","Rxftlr","Rxoicr","Rxuicr","Ser","SpiCtrlr0","Sr","Ssienr","TxdDriveEdge","Txflr","Txftlr","Txoicr","addr_l","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","busy","cfs","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","clone","dcol","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","default","dfs","dfs_32","dmardl","dmatdl","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","frf","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","icr","inst_ddr_en","inst_l","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","mdd","mhs","msticr","mstim","mstir","mstis","mwmod","ndf","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","ne","rdmae","rff","rfne","rft","rsd","rxfim","rxfir","rxfis","rxoicr","rxoim","rxoir","rxois","rxtfl","rxuicr","rxuim","rxuir","rxuis","sckdv","scph","scpol","ser","set_addr_l","set_busy","set_cfs","set_dcol","set_dfs","set_dfs_32","set_dmardl","set_dmatdl","set_frf","set_icr","set_inst_ddr_en","set_inst_l","set_mdd","set_mhs","set_msticr","set_mstim","set_mstir","set_mstis","set_mwmod","set_ndf","set_rdmae","set_rff","set_rfne","set_rft","set_rsd","set_rxfim","set_rxfir","set_rxfis","set_rxoicr","set_rxoim","set_rxoir","set_rxois","set_rxtfl","set_rxuicr","set_rxuim","set_rxuir","set_rxuis","set_sckdv","set_scph","set_scpol","set_ser","set_slv_oe","set_spi_ddr_en","set_spi_frf","set_spi_rxds_en","set_srl","set_ssi_en","set_sste","set_tde","set_tdmae","set_tfe","set_tfnf","set_tft","set_tftfl","set_tmod","set_trans_type","set_txe","set_txeim","set_txeir","set_txeis","set_txoicr","set_txoim","set_txoir","set_txois","set_wait_cycles","set_xip_cmd","slv_oe","spi_ddr_en","spi_frf","spi_rxds_en","srl","ssi_en","sste","tde","tdmae","tfe","tfnf","tft","tftfl","tmod","trans_type","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","txe","txeim","txeir","txeis","txoicr","txoim","txoir","txois","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","wait_cycles","xip_cmd","0","0","0","0","DUAL","EEPROM_READ","InstL","NONE","QUAD","RX_ONLY","STD","SpiFrf","TX_AND_RX","TX_ONLY","Tmod","TransType","_16B","_1C1A","_1C2A","_2C2A","_4B","_8B","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","cmp","cmp","cmp","cmp","eq","eq","eq","eq","from","from","from","from","into","into","into","into","ne","ne","ne","ne","partial_cmp","partial_cmp","partial_cmp","partial_cmp","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","0","Xosc","borrow","borrow_mut","clone","count","ctrl","dormant","eq","from","into","ne","regs","startup","status","try_from","try_into","type_id","vals","0","0","0","0","Count","Ctrl","Startup","Status","badwrite","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","count","default","default","default","default","delay","enable","enabled","eq","eq","eq","eq","freq_range","freq_range","from","from","from","from","into","into","into","into","ne","ne","ne","ne","set_badwrite","set_count","set_delay","set_enable","set_enabled","set_freq_range","set_freq_range","set_stable","set_x4","stable","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","x4","0","0","0","CtrlFreqRange","DISABLE","ENABLE","Enable","RESERVED_1","RESERVED_1","RESERVED_2","RESERVED_2","RESERVED_3","RESERVED_3","StatusFreqRange","_1_15MHZ","_1_15MHZ","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","cmp","cmp","cmp","eq","eq","eq","from","from","from","into","into","into","ne","ne","ne","partial_cmp","partial_cmp","partial_cmp","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id"],"q":["rp2040_pac2","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::adc","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::adc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::busctrl","","","","","","","","","","","","","","","","","rp2040_pac2::busctrl::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::clocks","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::clocks::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::clocks::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::common","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::dma","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::dma::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::dma::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::i2c","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::i2c::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::i2c::vals","","","","","","","","","","","","","","","","","rp2040_pac2::io","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::io::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::io::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pads","","","","","","","","","","","","","","","","rp2040_pac2::pads::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pads::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pio","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pio::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pio::vals","","","","","","","","","","","","","","","","rp2040_pac2::pll","","","","","","","","","","","","","","","","","rp2040_pac2::pll::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::psm","","","","","","","","","","","","","","","","","rp2040_pac2::psm::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pwm","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pwm::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::pwm::vals","","","","","","","","","","","","","","","","","","rp2040_pac2::resets","","","","","","","","","","","","","","","","rp2040_pac2::resets::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::rosc","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::rosc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::rosc::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::rtc","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::rtc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::sio","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::sio::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::spi","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::spi::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::syscfg","","","","","","","","","","","","","","","","","","","","rp2040_pac2::syscfg::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::sysinfo","","","","","","","","","","","","","","","","rp2040_pac2::sysinfo::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::tbman","","","","","","","","","","","","","","rp2040_pac2::tbman::regs","","","","","","","","","","","","","","","","","rp2040_pac2::timer","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::timer::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::uart","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::uart::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::usb","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::usb::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::vreg_and_chip_reset","","","","","","","","","","","","","","","","rp2040_pac2::vreg_and_chip_reset::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::watchdog","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::watchdog::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ctrl","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ctrl::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ssi","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ssi::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xip_ssi::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xosc","","","","","","","","","","","","","","","","","","","rp2040_pac2::xosc::regs","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","rp2040_pac2::xosc::vals","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"d":["Control and data interface to SAR ADC","22 - ADC_IRQ_FIFO","Register block for busfabric control signals and …","","17 - CLOCKS_IRQ","DMA with separate read and write masters","11 - DMA_IRQ_0","12 - DMA_IRQ_1","DW_apb_i2c address block","23 - I2C0_IRQ","","24 - I2C1_IRQ","","13 - IO_IRQ_BANK0","14 - IO_IRQ_QSPI","","","","","Programmable IO block","7 - PIO0_IRQ_0","8 - PIO0_IRQ_1","","9 - PIO1_IRQ_0","10 - PIO1_IRQ_1","","","","Simple PWM","4 - PWM_IRQ_WRAP","","","Register block to control RTC","25 - RTC_IRQ","Single-cycle IO block Provides core-local and inter-core …","15 - SIO_IRQ_PROC0","16 - SIO_IRQ_PROC1","","18 - SPI0_IRQ","","19 - SPI1_IRQ","Register block for various chip control signals","","Testbench manager. Allows the programmer to know what …","Controls time and alarms time is a 64 bit value …","0 - TIMER_IRQ_0","1 - TIMER_IRQ_1","2 - TIMER_IRQ_2","3 - TIMER_IRQ_3","","20 - UART0_IRQ","","21 - UART1_IRQ","5 - USBCTRL_IRQ","USB FS/LS controller device registers","control and status for on-chip voltage regulator and chip …","","QSPI flash execute-in-place block","6 - XIP_IRQ","DW_apb_ssi has the following features: * APB interface …","Controls the crystal oscillator","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Control and data interface to SAR ADC","","","","ADC Control and Status","Clock divider. If non-zero, CS_START_MANY will start …","","FIFO control and status","Conversion result FIFO","","Interrupt Enable","Interrupt Force","","Raw Interrupts","Interrupt status after masking &amp; forcing","","","Result of most recent ADC conversion","","","","","","","","","","ADC Control and Status","Clock divider. If non-zero, CS_START_MANY will start …","FIFO control and status","Conversion result FIFO","Interrupt Force","Result of most recent ADC conversion","Select analog mux input. Updated automatically in …","","","","","","","","","","","","","","","","","","","","","","","","","If 1: assert DMA requests when FIFO contains data","","If 1: write result to the FIFO after each conversion.","Power on ADC and enable its clock. 1 - enabled. 0 - …","","","","","","","1 if this particular sample experienced a conversion …","If 1: conversion error bit appears in the FIFO alongside …","The most recent ADC conversion encountered an error; …","Some past ADC conversion encountered an error. Write 1 to …","Triggered when the sample FIFO reaches a certain level. …","Fractional part of clock divisor. First-order delta-sigma.","","","","","","","","Integer part of clock divisor.","","","","","","","The number of conversion results currently waiting in the …","","","","","","","1 if the FIFO has been overflowed. Write 1 to clear.","1 if the ADC is ready to start a new conversion. Implies …","","Round-robin sampling. 1 bit per channel. Set all bits to …","Select analog mux input. Updated automatically in …","If 1: assert DMA requests when FIFO contains data","","If 1: write result to the FIFO after each conversion.","Power on ADC and enable its clock. 1 - enabled. 0 - …","1 if this particular sample experienced a conversion …","If 1: conversion error bit appears in the FIFO alongside …","The most recent ADC conversion encountered an error; …","Some past ADC conversion encountered an error. Write 1 to …","Triggered when the sample FIFO reaches a certain level. …","Fractional part of clock divisor. First-order delta-sigma.","","Integer part of clock divisor.","The number of conversion results currently waiting in the …","1 if the FIFO has been overflowed. Write 1 to clear.","1 if the ADC is ready to start a new conversion. Implies …","","Round-robin sampling. 1 bit per channel. Set all bits to …","If 1: FIFO results are right-shifted to be one byte in …","Continuously perform conversions whilst this bit is 1. A …","Start a single conversion. Self-clearing. Ignored if …","DREQ/IRQ asserted when level &gt;= threshold","Power on temperature sensor. 1 - enabled. 0 - disabled.","1 if the FIFO has been underflowed. Write 1 to clear.","","If 1: FIFO results are right-shifted to be one byte in …","Continuously perform conversions whilst this bit is 1. A …","Start a single conversion. Self-clearing. Ignored if …","DREQ/IRQ asserted when level &gt;= threshold","","","","","","","","","","","","","Power on temperature sensor. 1 - enabled. 0 - disabled.","","","","","","","1 if the FIFO has been underflowed. Write 1 to clear.","","","Register block for busfabric control signals and …","","","Set the priority of each master for bus arbitration.","Bus priority acknowledge","","","","","","Bus fabric performance counter 0","Bus fabric performance event select for PERFCTR0","","","","","","","","","Set the priority of each master for bus arbitration.","Bus priority acknowledge","Bus fabric performance counter 2","Bus fabric performance event select for PERFCTR1","","","","","","","","","Goes to 1 once all arbiters have registered the new …","","","","","","","","","0 - low priority, 1 - high priority","0 - low priority, 1 - high priority","","","","","","","","","","","","","","","","","Busfabric saturating performance counter 2 Count some …","Select a performance event for PERFCTR1","0 - low priority, 1 - high priority","0 - low priority, 1 - high priority","Goes to 1 once all arbiters have registered the new …","0 - low priority, 1 - high priority","0 - low priority, 1 - high priority","Busfabric saturating performance counter 2 Count some …","Select a performance event for PERFCTR1","0 - low priority, 1 - high priority","0 - low priority, 1 - high priority","","","","","","","","","","","","","","","","","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","","","Indicates which src is currently selected (one-hot)","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Indicates which src is currently selected (one-hot)","","indicates the state of the clock enable","indicates the state of the clock enable","","Delays the start of frequency counting to allow the mux …","The test interval is 0.98us * 2<strong>interval, but let’s call …","Maximum pass frequency in kHz. This is optional. Set to …","Minimum pass frequency in kHz. This is optional. Set to 0 …","Reference clock frequency in kHz","Result of frequency measurement, only valid when …","Clock sent to frequency counter, set to 0 when not …","Frequency counter status","","Interrupt Enable","Interrupt Force","","Raw Interrupts","Interrupt status after masking &amp; forcing","","","enable clock in sleep mode","enable clock in sleep mode","","","","","enable clock in wake mode","enable clock in wake mode","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Clock control, can be changed on-the-fly (except for …","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","","","Clock control, can be changed on-the-fly (except for …","Clock divisor, can be changed on-the-fly","indicates the state of the clock enable","indicates the state of the clock enable","Delays the start of frequency counting to allow the mux …","The test interval is 0.98us * 2<strong>interval, but let’s call …","Maximum pass frequency in kHz. This is optional. Set to …","Minimum pass frequency in kHz. This is optional. Set to 0 …","Reference clock frequency in kHz","Result of frequency measurement, only valid when …","Clock sent to frequency counter, set to 0 when not …","Frequency counter status","Raw Interrupts","enable clock in sleep mode","enable clock in sleep mode","enable clock in wake mode","enable clock in wake mode","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","For clearing the resus after the fault that triggered it …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Enables duty cycle correction for odd divisors","Enables duty cycle correction for odd divisors","Enables duty cycle correction for odd divisors","Enables duty cycle correction for odd divisors","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Test clock stopped during test","Test complete","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Enable resus","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Test failed","Test clock faster than expected, only valid when …","","","","","","","","Fractional component of the divisor","Fractional component of the divisor","Fractional component of the divisor","Fractional component of the divisor","Fractional component of the divisor","Fractional component of the divisor","Force a resus, for test purposes only","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","Test passed","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","Clock has been resuscitated, correct the error then send …","Test running","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","Selects the auxiliary clock source, will glitch when …","For clearing the resus after the fault that triggered it …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Enables duty cycle correction for odd divisors","Enables duty cycle correction for odd divisors","Enables duty cycle correction for odd divisors","Enables duty cycle correction for odd divisors","Test clock stopped during test","Test complete","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Enable resus","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Starts and stops the clock generator cleanly","Test failed","Test clock faster than expected, only valid when …","","","","","","","","Fractional component of the divisor","Fractional component of the divisor","Fractional component of the divisor","Fractional component of the divisor","Fractional component of the divisor","Fractional component of the divisor","Force a resus, for test purposes only","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","Integer component of the divisor, 0 -&gt; divide by 2^16","","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","Asynchronously kills the clock generator","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","An edge on this signal shifts the phase of the output by …","Test passed","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","This delays the enable signal by up to 3 cycles of the …","Clock has been resuscitated, correct the error then send …","Test running","Test clock slower than expected, only valid when …","Selects the clock source glitchlessly, can be changed …","Selects the clock source glitchlessly, can be changed …","This is expressed as a number of clk_ref cycles and must …","Waiting for test clock to start","Test clock slower than expected, only valid when …","Selects the clock source glitchlessly, can be changed …","Selects the clock source glitchlessly, can be changed …","This is expressed as a number of clk_ref cycles and must …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Waiting for test clock to start","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","DMA with separate read and write masters","Alias for channel 11 CTRL register","Alias for channel 11 READ_ADDR register","Alias for channel 11 TRANS_COUNT register This is a …","Alias for channel 11 WRITE_ADDR register","Alias for channel 11 CTRL register","Alias for channel 11 READ_ADDR register","Alias for channel 11 TRANS_COUNT register","Alias for channel 11 WRITE_ADDR register This is a …","Alias for channel 11 CTRL register","Alias for channel 11 READ_ADDR register This is a trigger …","Alias for channel 11 TRANS_COUNT register","Alias for channel 11 WRITE_ADDR register","","","","","","Abort an in-progress transfer sequence on one or more …","","","DMA Channel 11 Control and Status","Read: get channel DREQ counter (i.e. how many accesses …","Read to get channel TRANS_COUNT reload value, i.e. the …","","","Debug RAF, WAF, TDF levels","","","Interrupt Enables for IRQ 0","Interrupt Enables for IRQ 1","Force Interrupts","Force Interrupts for IRQ 1","","","Interrupt Status (raw)","Interrupt Status for IRQ 0","Interrupt Status (masked) for IRQ 1","Trigger one or more channels simultaneously","The number of channels this DMA instance is equipped …","","","DMA Channel 11 Read Address pointer This register updates …","","Sniffer Control","Data accumulator for sniff hardware Write an initial seed …","Pacing (X/Y) Fractional Timer The pacing timer produces …","DMA Channel 11 Transfer Count Program the number of bus …","","","","","","","","DMA Channel 11 Write Address pointer This register …","","","","","","","","","","","","","","","","Abort an in-progress transfer sequence on one or more …","DMA Channel 8 Control and Status","Read: get channel DREQ counter (i.e. how many accesses …","Debug RAF, WAF, TDF levels","Interrupt Enables for IRQ 0","Interrupt Enables for IRQ 1","Force Interrupts","Force Interrupts for IRQ 1","Interrupt Status (raw)","Interrupt Status for IRQ 0","Interrupt Status (masked) for IRQ 1","Trigger one or more channels simultaneously","The number of channels this DMA instance is equipped …","Sniffer Control","Pacing (X/Y) Fractional Timer The pacing timer produces …","Logical OR of the READ_ERROR and WRITE_ERROR flags. The …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Locally perform a byte reverse on the sniffed data, …","Apply byte-swap transformation to DMA data. For byte …","This flag goes high when the channel starts a new …","","","When this channel completes, it will trigger the channel …","Each bit corresponds to a channel. Writing a 1 aborts …","","","","","","","","","","","","","","","","Set the size of each bus transfer (byte/halfword/word). …","","","","","","","","","","","","","","","","DMA channel for Sniffer to observe","Enable sniffer","DMA Channel Enable. When 1, the channel will respond to …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","HIGH_PRIORITY gives a channel preferential treatment in …","If 1, the read address increments with each transfer. If …","If 1, the write address increments with each transfer. If …","Set bit n to pass interrupts from channel n to DMA IRQ 0.","Set bit n to pass interrupts from channel n to DMA IRQ 1.","Write 1s to force the corresponding bits in INTE0. The …","Write 1s to force the corresponding bits in INTE0. The …","","","","","","","","","","","","","","","","Raw interrupt status for DMA Channels 0..15. Bit n …","Indicates active channel interrupt requests which are …","Indicates active channel interrupt requests which are …","In QUIET mode, the channel does not generate IRQs at the …","Each bit in this register corresponds to a DMA channel. …","","","","","","","","","","","","","","","","","If set, the result appears inverted (bitwise complement) …","If set, the result appears bit-reversed when read. This …","Current Read-Address-FIFO fill level","If 1, the channel received a read bus error. Write one to …","Select whether RING_SIZE applies to read or write …","Size of address wrap region. If 0, don’t wrap. For …","Logical OR of the READ_ERROR and WRITE_ERROR flags. The …","Locally perform a byte reverse on the sniffed data, …","Apply byte-swap transformation to DMA data. For byte …","This flag goes high when the channel starts a new …","","","When this channel completes, it will trigger the channel …","Each bit corresponds to a channel. Writing a 1 aborts …","Set the size of each bus transfer (byte/halfword/word). …","DMA channel for Sniffer to observe","Enable sniffer","DMA Channel Enable. When 1, the channel will respond to …","HIGH_PRIORITY gives a channel preferential treatment in …","If 1, the read address increments with each transfer. If …","If 1, the write address increments with each transfer. If …","Set bit n to pass interrupts from channel n to DMA IRQ 0.","Set bit n to pass interrupts from channel n to DMA IRQ 1.","Write 1s to force the corresponding bits in INTE0. The …","Write 1s to force the corresponding bits in INTE0. The …","Raw interrupt status for DMA Channels 0..15. Bit n …","Indicates active channel interrupt requests which are …","Indicates active channel interrupt requests which are …","In QUIET mode, the channel does not generate IRQs at the …","Each bit in this register corresponds to a DMA channel. …","","If set, the result appears inverted (bitwise complement) …","If set, the result appears bit-reversed when read. This …","Current Read-Address-FIFO fill level","If 1, the channel received a read bus error. Write one to …","Select whether RING_SIZE applies to read or write …","Size of address wrap region. If 0, don’t wrap. For …","If 1, this channel’s data transfers are visible to the …","Current Transfer-Data-FIFO fill level","Select a Transfer Request signal. The channel uses the …","Current Write-Address-FIFO fill level","If 1, the channel received a write bus error. Write one …","Pacing Timer Dividend. Specifies the X value for the …","Pacing Timer Divisor. Specifies the Y value for the (X/Y) …","If 1, this channel’s data transfers are visible to the …","Current Transfer-Data-FIFO fill level","Select a Transfer Request signal. The channel uses the …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Current Write-Address-FIFO fill level","If 1, the channel received a write bus error. Write one …","Pacing Timer Dividend. Specifies the X value for the …","Pacing Timer Divisor. Specifies the Y value for the (X/Y) …","","","","Calculate a CRC-16-CCITT","Calculate a CRC-16-CCITT with bit reversed data","Calculate a CRC-32 (IEEE802.3 polynomial)","Calculate a CRC-32 (IEEE802.3 polynomial) with bit …","","","XOR reduction over all data. == 1 if the total 1 …","Permanent request, for unpaced transfers.","","","","Calculate a simple 32-bit checksum (addition with a 32 …","Select Timer 0 as TREQ","Select Timer 1 as TREQ","Select Timer 2 as TREQ (Optional)","Select Timer 3 as TREQ (Optional)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","DW_apb_i2c address block","","","","","","I2C ACK General Call Register The register controls …","Clear ACTIVITY Interrupt Register","Clear GEN_CALL Interrupt Register","Clear Combined and Individual Interrupt Register","Clear RD_REQ Interrupt Register","Clear RESTART_DET Interrupt Register","Clear RX_DONE Interrupt Register","Clear RX_OVER Interrupt Register","Clear RX_UNDER Interrupt Register","Clear START_DET Interrupt Register","Clear STOP_DET Interrupt Register","Clear TX_ABRT Interrupt Register","Clear TX_OVER Interrupt Register","Component Parameter Register 1 Note This register is not …","I2C Component Type Register","I2C Component Version Register","I2C Control Register. This register can be written only …","I2C Rx/Tx Data Buffer and Command Register; this is the …","DMA Control Register The register is used to enable the …","I2C Receive Data Level Register","DMA Transmit Data Level Register","I2C Enable Register","I2C Enable Status Register The register is used to report …","Fast Mode or Fast Mode Plus I2C Clock SCL High Count …","Fast Mode or Fast Mode Plus I2C Clock SCL Low Count …","I2C SS, FS or FM+ spike suppression limit This register …","I2C Interrupt Mask Register. These bits mask their …","I2C Interrupt Status Register Each bit in this register …","I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT …","I2C Receive FIFO Threshold Register","I2C Receive FIFO Level Register This register contains …","I2C Slave Address Register","I2C SDA Hold Time Length Register The bits [15:0] of this …","I2C SDA Setup Register This register controls the amount …","Generate Slave Data NACK Register The register is used to …","Standard Speed I2C Clock SCL High Count Register","Standard Speed I2C Clock SCL Low Count Register","I2C Status Register This is a read-only register used to …","I2C Target Address Register This register is 12 bits …","I2C Transmit Abort Source Register This register has 32 …","I2C Transmit FIFO Threshold Register","I2C Transmit FIFO Level Register This register contains …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","I2C ACK General Call Register The register controls …","Clear ACTIVITY Interrupt Register","Clear GEN_CALL Interrupt Register","Clear Combined and Individual Interrupt Register","Clear RD_REQ Interrupt Register","Clear RESTART_DET Interrupt Register","Clear RX_DONE Interrupt Register","Clear RX_OVER Interrupt Register","Clear RX_UNDER Interrupt Register","Clear START_DET Interrupt Register","Clear STOP_DET Interrupt Register","Clear TX_ABRT Interrupt Register","Clear TX_OVER Interrupt Register","Component Parameter Register 1 Note This register is not …","I2C Control Register. This register can be written only …","I2C Rx/Tx Data Buffer and Command Register; this is the …","DMA Control Register The register is used to enable the …","I2C Receive Data Level Register","DMA Transmit Data Level Register","I2C Enable Register","I2C Enable Status Register The register is used to report …","Fast Mode or Fast Mode Plus I2C Clock SCL High Count …","Fast Mode or Fast Mode Plus I2C Clock SCL Low Count …","I2C SS, FS or FM+ spike suppression limit This register …","I2C Interrupt Mask Register. These bits mask their …","I2C Interrupt Status Register Each bit in this register …","I2C Raw Interrupt Status Register Unlike the IC_INTR_STAT …","I2C Receive FIFO Threshold Register","I2C Receive FIFO Level Register This register contains …","I2C Slave Address Register","I2C SDA Hold Time Length Register The bits [15:0] of this …","I2C SDA Setup Register This register controls the amount …","Generate Slave Data NACK Register The register is used to …","Standard Speed I2C Clock SCL High Count Register","Standard Speed I2C Clock SCL Low Count Register","I2C Status Register This is a read-only register used to …","I2C Target Address Register This register is 12 bits …","I2C Transmit Abort Source Register This register has 32 …","I2C Transmit FIFO Threshold Register","I2C Transmit FIFO Level Register This register contains …","When set, the controller initiates the transfer abort. - …","This field indicates that the Master is in 10-bit address …","This field indicates that the Master is in 10-bit address …","This field indicates that the restart is disabled …","This field indicates that the Master is in 7-bit …","This field indicates that DW_apb_i2c in master mode has …","This field indicates that DW_apb_i2c in the master mode …","This field indicates that the Master is in High Speed …","This field indicates that the restart is disabled …","This field indicates that the User tries to initiate a …","This field indicates that the Master has sent a START …","To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must …","This field indicates that a Slave has lost the bus while …","This field specifies that the Slave has received a read …","1: When the processor side responds to a slave mode …","This field indicates the master-mode only bit. When the …","This is a master-mode-only bit. Master has detected the …","ACK General Call. When set to 1, DW_apb_i2c responds with …","I2C Activity Status. Reset value: 0x0","This bit captures DW_apb_i2c activity and stays set until …","Encoded parameters not visible","APB data bus width is 32 bits","This field specifies that the Master has lost …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Reading this register clears the ACTIVITY interrupt if …","Read this register to clear the GEN_CALL interrupt (bit …","Read this register to clear the combined interrupt, all …","Read this register to clear the RD_REQ interrupt (bit 5) …","Read this register to clear the RESTART_DET interrupt …","Read this register to clear the RX_DONE interrupt (bit 7) …","Read this register to clear the RX_OVER interrupt (bit 1) …","Read this register to clear the RX_UNDER interrupt (bit …","Read this register to clear the START_DET interrupt (bit …","Read this register to clear the STOP_DET interrupt (bit …","Read this register to clear the TX_ABRT interrupt (bit 6) …","Read this register to clear the TX_OVER interrupt (bit 3) …","This bit controls whether a read or a write is performed. …","This register contains the data to be transmitted or …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Receive Data Level. This bit field controls the level at …","Transmit Data Level. This bit field controls the level at …","Controls whether the DW_apb_i2c is enabled. - 0: Disables …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Indicates the first data byte received after the address …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","If bit 11 (SPECIAL) is set to 1 and bit 13(Device-ID) is …","Set only when a General Call address is received and it …","DMA handshaking signals are enabled","Programmable count values for each mode.","Controls whether the DW_apb_i2c starts its transfers in …","When acting as a slave, this bit controls whether the …","ic_en Status. This bit always reflects the value driven …","This register must be set before any I2C bus transaction …","This register must be set before any I2C bus transaction …","This register must be set before any I2C bus transaction …","Determines whether RESTART conditions may be sent when …","The IC_SAR holds the slave address when the I2C is …","Sets the required SDA hold time in units of ic_clk …","Sets the required SDA hold time in units of ic_clk …","This bit controls whether I2C has its slave disabled, …","This register must be set before any I2C bus transaction …","This register must be set before any I2C bus transaction …","This is the target address for any master transaction. …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","COMBINED Interrupt outputs","This bit masks the R_ACTIVITY interrupt in IC_INTR_STAT …","This bit masks the R_GEN_CALL interrupt in IC_INTR_STAT …","This M_MASTER_ON_HOLD_read_only bit masks the …","This bit masks the R_RD_REQ interrupt in IC_INTR_STAT …","This bit masks the R_RESTART_DET interrupt in …","This bit masks the R_RX_DONE interrupt in IC_INTR_STAT …","This bit masks the R_RX_FULL interrupt in IC_INTR_STAT …","This bit masks the R_RX_OVER interrupt in IC_INTR_STAT …","This bit masks the R_RX_UNDER interrupt in IC_INTR_STAT …","This bit masks the R_START_DET interrupt in IC_INTR_STAT …","This bit masks the R_STOP_DET interrupt in IC_INTR_STAT …","This bit masks the R_TX_ABRT interrupt in IC_INTR_STAT …","This bit masks the R_TX_EMPTY interrupt in IC_INTR_STAT …","This bit masks the R_TX_OVER interrupt in IC_INTR_STAT …","This bit controls whether the DW_apb_i2c master is …","Indicates whether master is holding the bus and TX FIFO …","MAX SPEED MODE = FAST MODE","Master FSM Activity Status. When the Master Finite State …","Generate NACK. This NACK generation only occurs when …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","This bit is set to 1 when DW_apb_i2c is acting as a slave …","Receive DMA Enable. This bit enables/disables the receive …","This bit controls whether a RESTART is issued before the …","Indicates whether a RESTART condition has occurred on the …","Receive FIFO Completely Full. When the receive FIFO is …","Receive FIFO Not Empty. This bit is set when the receive …","RX Buffer Depth = 16","When the DW_apb_i2c is acting as a slave-transmitter, …","This bit controls whether DW_apb_i2c should hold the bus …","Set when the receive buffer reaches or goes above the …","Set if the receive buffer is completely filled to …","Receive FIFO Threshold Level. Controls the level of …","Set if the processor attempts to read the receive buffer …","Receive FIFO Level. Contains the number of valid data …","SDA Setup. It is recommended that if the required delay …","When set, the controller initiates the transfer abort. - …","This field indicates that the Master is in 10-bit address …","This field indicates that the Master is in 10-bit address …","This field indicates that the restart is disabled …","This field indicates that the Master is in 7-bit …","This field indicates that DW_apb_i2c in master mode has …","This field indicates that DW_apb_i2c in the master mode …","This field indicates that the Master is in High Speed …","This field indicates that the restart is disabled …","This field indicates that the User tries to initiate a …","This field indicates that the Master has sent a START …","To clear Bit 9, the source of the ABRT_SBYTE_NORSTRT must …","This field indicates that a Slave has lost the bus while …","This field specifies that the Slave has received a read …","1: When the processor side responds to a slave mode …","This field indicates the master-mode only bit. When the …","This is a master-mode-only bit. Master has detected the …","ACK General Call. When set to 1, DW_apb_i2c responds with …","I2C Activity Status. Reset value: 0x0","This bit captures DW_apb_i2c activity and stays set until …","Encoded parameters not visible","APB data bus width is 32 bits","This field specifies that the Master has lost …","Reading this register clears the ACTIVITY interrupt if …","Read this register to clear the GEN_CALL interrupt (bit …","Read this register to clear the combined interrupt, all …","Read this register to clear the RD_REQ interrupt (bit 5) …","Read this register to clear the RESTART_DET interrupt …","Read this register to clear the RX_DONE interrupt (bit 7) …","Read this register to clear the RX_OVER interrupt (bit 1) …","Read this register to clear the RX_UNDER interrupt (bit …","Read this register to clear the START_DET interrupt (bit …","Read this register to clear the STOP_DET interrupt (bit …","Read this register to clear the TX_ABRT interrupt (bit 6) …","Read this register to clear the TX_OVER interrupt (bit 3) …","This bit controls whether a read or a write is performed. …","This register contains the data to be transmitted or …","Receive Data Level. This bit field controls the level at …","Transmit Data Level. This bit field controls the level at …","Controls whether the DW_apb_i2c is enabled. - 0: Disables …","Indicates the first data byte received after the address …","If bit 11 (SPECIAL) is set to 1 and bit 13(Device-ID) is …","Set only when a General Call address is received and it …","DMA handshaking signals are enabled","Programmable count values for each mode.","Controls whether the DW_apb_i2c starts its transfers in …","When acting as a slave, this bit controls whether the …","ic_en Status. This bit always reflects the value driven …","This register must be set before any I2C bus transaction …","This register must be set before any I2C bus transaction …","This register must be set before any I2C bus transaction …","Determines whether RESTART conditions may be sent when …","The IC_SAR holds the slave address when the I2C is …","Sets the required SDA hold time in units of ic_clk …","Sets the required SDA hold time in units of ic_clk …","This bit controls whether I2C has its slave disabled, …","This register must be set before any I2C bus transaction …","This register must be set before any I2C bus transaction …","This is the target address for any master transaction. …","COMBINED Interrupt outputs","This bit masks the R_ACTIVITY interrupt in IC_INTR_STAT …","This bit masks the R_GEN_CALL interrupt in IC_INTR_STAT …","This M_MASTER_ON_HOLD_read_only bit masks the …","This bit masks the R_RD_REQ interrupt in IC_INTR_STAT …","This bit masks the R_RESTART_DET interrupt in …","This bit masks the R_RX_DONE interrupt in IC_INTR_STAT …","This bit masks the R_RX_FULL interrupt in IC_INTR_STAT …","This bit masks the R_RX_OVER interrupt in IC_INTR_STAT …","This bit masks the R_RX_UNDER interrupt in IC_INTR_STAT …","This bit masks the R_START_DET interrupt in IC_INTR_STAT …","This bit masks the R_STOP_DET interrupt in IC_INTR_STAT …","This bit masks the R_TX_ABRT interrupt in IC_INTR_STAT …","This bit masks the R_TX_EMPTY interrupt in IC_INTR_STAT …","This bit masks the R_TX_OVER interrupt in IC_INTR_STAT …","This bit controls whether the DW_apb_i2c master is …","Indicates whether master is holding the bus and TX FIFO …","MAX SPEED MODE = FAST MODE","Master FSM Activity Status. When the Master Finite State …","Generate NACK. This NACK generation only occurs when …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","See IC_RAW_INTR_STAT for a detailed description of …","This bit is set to 1 when DW_apb_i2c is acting as a slave …","Receive DMA Enable. This bit enables/disables the receive …","This bit controls whether a RESTART is issued before the …","Indicates whether a RESTART condition has occurred on the …","Receive FIFO Completely Full. When the receive FIFO is …","Receive FIFO Not Empty. This bit is set when the receive …","RX Buffer Depth = 16","When the DW_apb_i2c is acting as a slave-transmitter, …","This bit controls whether DW_apb_i2c should hold the bus …","Set when the receive buffer reaches or goes above the …","Set if the receive buffer is completely filled to …","Receive FIFO Threshold Level. Controls the level of …","Set if the processor attempts to read the receive buffer …","Receive FIFO Level. Contains the number of valid data …","SDA Setup. It is recommended that if the required delay …","Slave FSM Activity Status. When the Slave Finite State …","Slave Disabled While Busy (Transmit, Receive). This bit …","Slave Received Data Lost. This bit indicates if a …","This bit indicates whether software performs a Device-ID …","These bits control at which speed the DW_apb_i2c …","Indicates whether a START or RESTART condition has …","This bit controls whether a STOP is issued after the byte …","Indicates whether a STOP condition has occurred on the …","Master issues the STOP_DET interrupt irrespective of …","In slave mode: - 1’b1: issues the STOP_DET interrupt …","Transmit DMA Enable. This bit enables/disables the …","Transmit FIFO Completely Empty. When the transmit FIFO is …","Transmit FIFO Not Full. Set when the transmit FIFO …","This bit indicates if DW_apb_i2c, as an I2C transmitter, …","TX Buffer Depth = 16","In Master mode: - 1’b1: Blocks the transmission of data …","The behavior of the TX_EMPTY interrupt status differs …","This bit controls the generation of the TX_EMPTY …","This field indicates the number of Tx FIFO Data Commands …","Set during transmit if the transmit buffer is filled to …","Transmit FIFO Threshold Level. Controls the level of …","Transmit FIFO Level. Contains the number of valid data …","Slave FSM Activity Status. When the Slave Finite State …","Slave Disabled While Busy (Transmit, Receive). This bit …","Slave Received Data Lost. This bit indicates if a …","This bit indicates whether software performs a Device-ID …","These bits control at which speed the DW_apb_i2c …","Indicates whether a START or RESTART condition has …","This bit controls whether a STOP is issued after the byte …","Indicates whether a STOP condition has occurred on the …","Master issues the STOP_DET interrupt irrespective of …","In slave mode: - 1’b1: issues the STOP_DET interrupt …","Transmit DMA Enable. This bit enables/disables the …","Transmit FIFO Completely Empty. When the transmit FIFO is …","Transmit FIFO Not Full. Set when the transmit FIFO …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","This bit indicates if DW_apb_i2c, as an I2C transmitter, …","TX Buffer Depth = 16","In Master mode: - 1’b1: Blocks the transmission of data …","The behavior of the TX_EMPTY interrupt status differs …","This bit controls the generation of the TX_EMPTY …","This field indicates the number of Tx FIFO Data Commands …","Set during transmit if the transmit buffer is filled to …","Transmit FIFO Threshold Level. Controls the level of …","Transmit FIFO Level. Contains the number of valid data …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Fast or Fast Plus mode of operation","High Speed mode of operation","Standard Speed mode of operation","","","","","","","","","","","","","","","","","","","","","","","","","","","","","GPIO control including function select and overrides.","","","","","","","","","","Interrupt Enable for proc1","Interrupt Force for proc1","","","","Raw Interrupts","Interrupt status after masking &amp; forcing for proc1","","","","","GPIO status","","","","","","","","","","","","","","GPIO control including function select and overrides.","GPIO status","Interrupt status after masking &amp; forcing for dormant_wake","","","","","","","","","","","","","","","","","","","","","0-31 -&gt; selects pin function according to the gpio table …","input signal from pad, before override is applied","","","","","input signal to peripheral, after override is applied","interrupt from pad before override is applied","","interrupt to processors, after override is applied","","","","","","output enable from selected peripheral, before register …","","output enable to pad after register override is applied","output signal from selected peripheral, before register …","","output signal to pad after register override is applied","","","0-31 -&gt; selects pin function according to the gpio table …","input signal from pad, before override is applied","","input signal to peripheral, after override is applied","interrupt from pad before override is applied","","interrupt to processors, after override is applied","","","output enable from selected peripheral, before register …","","output enable to pad after register override is applied","output signal from selected peripheral, before register …","","output signal to pad after register override is applied","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","disable output","enable output","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","drive interrupt high","drive peri input high","drive output high","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","invert the interrupt","invert the peri input","drive output enable from inverse of peripheral signal …","drive output from inverse of peripheral signal selected …","","","","","","","drive interrupt low","drive peri input low","drive output low","don’t invert the interrupt","don’t invert the peri input","drive output enable from peripheral signal selected by …","drive output from peripheral signal selected by funcsel","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Pad control register","","","","","","","","Voltage select. Per bank control","","","Pad control register","Voltage select. Per bank control","","","","","","","","","Drive strength.","","","","","Input enable","","","","","Output disable. Has priority over output enable from …","Pull down enable","Pull up enable","Enable schmitt trigger","Drive strength.","Input enable","Output disable. Has priority over output enable from …","Pull down enable","Pull up enable","Enable schmitt trigger","Slew rate control. 1 = Fast, 0 = Slow","","Slew rate control. 1 = Fast, 0 = Slow","","","","","","","","","","","","","Set voltage to 1.8V (DVDD &lt;= 1V8)","","Set voltage to 3.3V (DVDD &gt;= 2V5)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Programmable IO block","","Current instruction address of state machine 1","","","","","","","Clock divider register for state machine 1 Frequency = …","","","","PIO control register","The PIO hardware has some free parameters that may vary …","Read to sample the pad output enables (direction) PIO is …","Read to sample the pad output values PIO is currently …","","","","Execution/behavioural settings for state machine 1","FIFO debug register","FIFO levels","","","","FIFO status register","There is a 2-flipflop synchronizer on each GPIO input, …","Instruction currently being executed by state machine 1 …","Write-only access to instruction memory location 0","Interrupt Enable for irq1","Interrupt Force for irq1","","","","Raw Interrupts","Interrupt status after masking &amp; forcing for irq1","Interrupt request register. Write 1 to clear","Writing a 1 to each of these bits will forcibly assert …","","","","","State machine pin control","","Direct read access to the RX FIFO for this state machine. …","Control behaviour of the input/output shift registers for …","","","","","","","","Direct write access to the TX FIFO for this state …","","","","","","","","","","","","","","","","","","","","PIO control register","The PIO hardware has some free parameters that may vary …","FIFO debug register","FIFO levels","FIFO status register","Write-only access to instruction memory location 10","Interrupt Enable for irq0","Interrupt request register. Write 1 to clear","Writing a 1 to each of these bits will forcibly assert …","Current instruction address of state machine 0","Clock divider register for state machine 1 Frequency = …","Execution/behavioural settings for state machine 2","Instruction currently being executed by state machine 0 …","State machine pin control","Control behaviour of the input/output shift registers for …","","Pull automatically when the output shift register is …","Push automatically when the input shift register is filled","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Force clock dividers to restart their count and clear …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","An instruction written to SMx_INSTR is stalled, and …","The depth of the state machine TX/RX FIFOs, measured in …","When 1, RX FIFO steals the TX FIFO’s storage, and …","When 1, TX FIFO steals the RX FIFO’s storage, and …","Fractional part of clock divider","","","","","","","","","","","","","","","","The size of the instruction memory, measured in units of …","The virtual pin corresponding to IN bit 0","1 = shift input shift register to right (data enters from …","If 1, use a bit of OUT data as an auxiliary write enable …","","","Effective frequency is sysclk/int. Value of 0 is …","","","","","","","","","","","","","","","","","","The GPIO number to use as condition for JMP PIN. …","","","","","","","","","","","","","","","","The virtual pin corresponding to OUT bit 0","The number of pins asserted by an OUT. Value of 0 -&gt; 32 …","Which data bit to use for inline OUT enable","1 = shift out of output shift register to right. 0 = to …","Continuously assert the most recent OUT/SET to the pins","Number of bits shifted out of TXSR before autopull or …","Number of bits shifted into RXSR before autopush or …","","","","","State machine RX FIFO is empty","State machine RX FIFO is full","State machine has stalled on full RX FIFO. Write 1 to …","RX FIFO underflow has occurred. Write 1 to clear.","","Pull automatically when the output shift register is …","Push automatically when the input shift register is filled","The virtual pin corresponding to SET bit 0","Force clock dividers to restart their count and clear …","The number of pins asserted by a SET. Max of 5","An instruction written to SMx_INSTR is stalled, and …","The depth of the state machine TX/RX FIFOs, measured in …","When 1, RX FIFO steals the TX FIFO’s storage, and …","When 1, TX FIFO steals the RX FIFO’s storage, and …","Fractional part of clock divider","The size of the instruction memory, measured in units of …","The virtual pin corresponding to IN bit 0","1 = shift input shift register to right (data enters from …","If 1, use a bit of OUT data as an auxiliary write enable …","","","Effective frequency is sysclk/int. Value of 0 is …","","","The GPIO number to use as condition for JMP PIN. …","The virtual pin corresponding to OUT bit 0","The number of pins asserted by an OUT. Value of 0 -&gt; 32 …","Which data bit to use for inline OUT enable","1 = shift out of output shift register to right. 0 = to …","Continuously assert the most recent OUT/SET to the pins","Number of bits shifted out of TXSR before autopull or …","Number of bits shifted into RXSR before autopush or …","","","","","State machine RX FIFO is empty","State machine RX FIFO is full","State machine has stalled on full RX FIFO. Write 1 to …","RX FIFO underflow has occurred. Write 1 to clear.","The virtual pin corresponding to SET bit 0","The number of pins asserted by a SET. Max of 5","If 1, the delay MSB is used as side-set enable, rather …","Side-set data is asserted to pin OEs instead of pin values","The virtual pin corresponding to delay field bit 0","The number of delay bits co-opted for side-set. Inclusive …","","","","","","","","","","","","","The number of state machines this PIO instance is …","Enable state machine","Clear internal SM state which is otherwise difficult to …","Comparison level for the MOV x, STATUS instruction","Comparison used for the MOV x, STATUS instruction.","","","","","State machine TX FIFO is empty","State machine TX FIFO is full","TX FIFO overflow has occurred. Write 1 to clear.","State machine has stalled on empty TX FIFO. Write 1 to …","After reaching wrap_top, execution is wrapped to this …","After reaching this address, execution is wrapped to …","If 1, the delay MSB is used as side-set enable, rather …","Side-set data is asserted to pin OEs instead of pin values","The virtual pin corresponding to delay field bit 0","The number of delay bits co-opted for side-set. Inclusive …","","","","","","","","","","","","","The number of state machines this PIO instance is …","Enable state machine","Clear internal SM state which is otherwise difficult to …","Comparison level for the MOV x, STATUS instruction","Comparison used for the MOV x, STATUS instruction.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","State machine TX FIFO is empty","State machine TX FIFO is full","TX FIFO overflow has occurred. Write 1 to clear.","State machine has stalled on empty TX FIFO. Write 1 to …","","","","","","","","","","","","","","","","After reaching wrap_top, execution is wrapped to this …","After reaching this address, execution is wrapped to …","","All-ones if RX FIFO level &lt; N, otherwise all-zeroes","","All-ones if TX FIFO level &lt; N, otherwise all-zeroes","","","","","","","","","","","","","","","","","","Control and Status GENERAL CONSTRAINTS: Reference clock …","","Feedback divisor (note: this PLL does not support …","","","","Controls the PLL post dividers for the primary output …","Controls the PLL power modes.","","","","","","","","","Control and Status GENERAL CONSTRAINTS: Reference clock …","Feedback divisor (note: this PLL does not support …","Controls the PLL post dividers for the primary output …","Controls the PLL power modes.","","","","","","","","","Passes the reference clock to the output instead of the …","","","","","","","","","PLL DSM powerdown Nothing is achieved by setting this low.","","","","","see ctrl reg description for constraints","","","","","","","","","PLL is locked","","","","","PLL powerdown To save power set high when PLL output not …","divide by 1-7","divide by 1-7","PLL post divider powerdown To save power set high when …","Divides the PLL input reference clock. Behaviour is …","Passes the reference clock to the output instead of the …","PLL DSM powerdown Nothing is achieved by setting this low.","see ctrl reg description for constraints","PLL is locked","PLL powerdown To save power set high when PLL output not …","divide by 1-7","divide by 1-7","PLL post divider powerdown To save power set high when …","Divides the PLL input reference clock. Behaviour is …","PLL VCO powerdown To save power set high when PLL output …","","","","","","","","","","","","","PLL VCO powerdown To save power set high when PLL output …","","","","","","Indicates the peripheral’s registers are ready to …","","Force into reset (i.e. power it off)","Force block out of reset (i.e. power it on)","","","","","","","","Set to 1 if this peripheral should be reset when the …","","","","","Indicates the peripheral’s registers are ready to …","Force into reset (i.e. power it off)","Force block out of reset (i.e. power it on)","Set to 1 if this peripheral should be reset when the …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Simple PWM","","","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","","This register aliases the CSR_EN bits for all channels. …","","","Interrupt Enable","Interrupt Force","","Raw Interrupts","Interrupt status after masking &amp; forcing","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","Counter compare values","Control and status register","Direct access to the PWM counter","INT and FRAC form a fixed-point fractional number. …","Counter wrap value","This register aliases the CSR_EN bits for all channels. …","Interrupt Enable","Interrupt Force","Raw Interrupts","Interrupt status after masking &amp; forcing","","","","","","","","","Invert output A","Invert output A","Invert output A","Invert output A","Invert output A","Invert output A","Invert output A","Invert output A","","","","","","","","","Invert output B","Invert output B","Invert output B","Invert output B","Invert output B","Invert output B","Invert output B","Invert output B","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","","","","","","","","","Invert output A","Invert output A","Invert output A","Invert output A","Invert output A","Invert output A","Invert output A","Invert output A","","","","","","","","","Invert output B","Invert output B","Invert output B","Invert output B","Invert output B","Invert output B","Invert output B","Invert output B","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","Enable the PWM channel.","","","","","","","","","","","","","","","","","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","Advance the phase of the counter by 1 count, while it is …","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","1: Enable phase-correct modulation. 0: Trailing-edge","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","Retard the phase of the counter by 1 count, while it is …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Free-running counting at rate dictated by fractional …","","Counter advances with each falling edge of the PWM B pin.","Fractional divider operation is gated by the PWM B pin.","Counter advances with each rising edge of the PWM B pin.","","","","","","","","","","","","","","","","","","","","","","","Reset control. If a bit is set it means the peripheral is …","Reset done. If a bit is set then a reset done signal has …","","","","Watchdog select. If a bit is set then the watchdog will …","","","Reset control. If a bit is set it means the peripheral is …","Watchdog select. If a bit is set then the watchdog will …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","A down counter running at the ROSC frequency which counts …","Ring Oscillator control","Controls the output divider","Ring Oscillator pause control This is used to save power …","","The FREQA &amp; FREQB registers control the frequency by …","For a detailed description see freqa register","","","","Controls the phase shifted output","This just reads the state of the oscillator output so …","","Ring Oscillator Status","","","","","","","","","","","","","A down counter running at the ROSC frequency which counts …","Ring Oscillator control","Controls the output divider","The FREQA &amp; FREQB registers control the frequency by …","For a detailed description see freqa register","Controls the phase shifted output","This just reads the state of the oscillator output so …","Ring Oscillator Status","An invalid value has been written to CTRL_ENABLE or …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","set to 0xaa0 + div where div = 0 divides by 32 div = 1-31 …","post-divider is running this resets to 0 but transitions …","Stage 0 drive strength","Stage 1 drive strength","Stage 2 drive strength","Stage 3 drive strength","Stage 4 drive strength","Stage 5 drive strength","Stage 6 drive strength","Stage 7 drive strength","enable the phase-shifted output this can be changed …","On power-up this field is initialised to ENABLE The …","Oscillator is enabled but not necessarily running and …","","","","","","","","","invert the phase-shifted output this is ignored when div=1","Controls the number of delay stages in the ROSC ring LOW …","","","","","","","","","","","","","","","","","","","","","","","","","set to 0xaa0 any other value enables the output with …","Set to 0x9696 to apply the settings Any other value in …","Set to 0x9696 to apply the settings Any other value in …","","An invalid value has been written to CTRL_ENABLE or …","","set to 0xaa0 + div where div = 0 divides by 32 div = 1-31 …","post-divider is running this resets to 0 but transitions …","Stage 0 drive strength","Stage 1 drive strength","Stage 2 drive strength","Stage 3 drive strength","Stage 4 drive strength","Stage 5 drive strength","Stage 6 drive strength","Stage 7 drive strength","enable the phase-shifted output this can be changed …","On power-up this field is initialised to ENABLE The …","Oscillator is enabled but not necessarily running and …","invert the phase-shifted output this is ignored when div=1","Controls the number of delay stages in the ROSC ring LOW …","set to 0xaa0 any other value enables the output with …","Set to 0x9696 to apply the settings Any other value in …","Set to 0x9696 to apply the settings Any other value in …","","phase shift the phase-shifted output by SHIFT input …","Oscillator is running and stable","phase shift the phase-shifted output by SHIFT input …","Oscillator is running and stable","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Register block to control RTC","","","Divider minus 1 for the 1 second counter. Safe to change …","","RTC Control and status","","","Interrupt Enable","Interrupt Force","","Raw Interrupts","Interrupt status after masking &amp; forcing","Interrupt setup register 0","Interrupt setup register 1","","","RTC register 0 Read this before RTC 1!","RTC register 1.","RTC setup register 0","RTC setup register 1","","","","","","","","","","","","","Divider minus 1 for the 1 second counter. Safe to change …","RTC Control and status","Interrupt Force","Interrupt setup register 0","Interrupt setup register 1","RTC register 0 Read this before RTC 1!","RTC register 1.","RTC setup register 0","RTC setup register 1","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Day of the month (1..31)","Day of the month (1..31)","Day of the month (1..31)","Enable day matching","","","","","","","","","","Day of the week","Day of the week","Day of the week: 1-Monday…0-Sunday ISO 8601 mod 7","Enable day of the week matching","","","","","","","","","","If set, leapyear is forced off. Useful for years …","","","","","","","","","","Hours","Hours","Hours","Enable hour matching","","","","","","","","","","Load RTC","","Global match enable. Don’t change any other value while …","Minutes","Minutes","Minutes","Enable minute matching","Month (1..12)","Month (1..12)","Month (1..12)","Enable month matching","","","","","","","","","","","RTC enabled (running)","Enable RTC","Seconds","Seconds","Seconds","Enable second matching","","Day of the month (1..31)","Day of the month (1..31)","Day of the month (1..31)","Enable day matching","Day of the week","Day of the week","Day of the week: 1-Monday…0-Sunday ISO 8601 mod 7","Enable day of the week matching","If set, leapyear is forced off. Useful for years …","Hours","Hours","Hours","Enable hour matching","Load RTC","","Global match enable. Don’t change any other value while …","Minutes","Minutes","Minutes","Enable minute matching","Month (1..12)","Month (1..12)","Month (1..12)","Enable month matching","","RTC enabled (running)","Enable RTC","Seconds","Seconds","Seconds","Enable second matching","Year","Year","Year","Enable year matching","","","","","","","","","","","","","","","","","","","","","","","","","","","","Year","Year","Year","Enable year matching","","","","","","","","","","Single-cycle IO block Provides core-local and inter-core …","Read/write access to accumulator 0","Values written here are atomically added to ACCUM0 …","Read/write access to accumulator 1","Values written here are atomically added to ACCUM1 …","Read/write access to BASE0 register.","Read/write access to BASE1 register.","Read/write access to BASE2 register.","On write, the lower 16 bits go to BASE0, upper bits to …","","","","","","","","","","","","","","","","Processor core identifier Value is 0 when read from …","Control and status register for divider.","Control register for lane 0","Control register for lane 1","","","","","","","","","","","","","Input value for GPIO pins","","","","","","","","","","","","","","Read FULL result, without altering any internal state …","Read LANE0 result, without altering any internal state …","Read LANE1 result, without altering any internal state …","Read FULL result, and simultaneously write lane results …","Read LANE0 result, and simultaneously write lane results …","Read LANE1 result, and simultaneously write lane results …","Divider result quotient The result of <code>DIVIDEND / DIVISOR</code> …","Read access to this core’s RX FIFO","","Divider result remainder The result of <code>DIVIDEND % DIVISOR</code> …","Divider signed dividend The same as UDIVIDEND, but starts …","Divider signed divisor The same as UDIVISOR, but starts a …","Reading from a spinlock address will: - Return 0 if lock …","Spinlock state A bitmap containing the state of all 32 …","Status register for inter-core FIFOs (mailboxes). There …","","","","","","","","","","","","","","","","Divider unsigned dividend Write to the DIVIDEND operand …","Divider unsigned divisor Write to the DIVISOR operand of …","GPIO output value","GPIO output value clear","GPIO output value set","GPIO output value XOR","Write access to this core’s TX FIFO","","","","","","","","","","","Control and status register for divider.","Status register for inter-core FIFOs (mailboxes). There …","Values written here are atomically added to ACCUM0 …","Values written here are atomically added to ACCUM1 …","Control register for lane 0","Control register for lane 1","Values written here are atomically added to ACCUM0 …","Values written here are atomically added to ACCUM1 …","Control register for lane 0","Control register for lane 1","If 1, mask + shift is bypassed for LANE1 result. This …","If 1, mask + shift is bypassed for LANE0 result. This …","If 1, mask + shift is bypassed for LANE0 result. This …","If 1, mask + shift is bypassed for LANE1 result. This …","Only present on INTERP0 on each core. If BLEND mode is …","","","","","","","","","","","","","","","","","","","","","Only present on INTERP1 on each core. If CLAMP mode is …","","","","","","","","","","","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s result into this lane’…","","","","","","","","","","","Changes to 1 when any register is written, and back to 0 …","","","","","","","","","","","ORed into bits 29:28 of the lane result presented to the …","ORed into bits 29:28 of the lane result presented to the …","ORed into bits 29:28 of the lane result presented to the …","ORed into bits 29:28 of the lane result presented to the …","","","","","","","","","","","","","","","","","","","","","","","","","The least-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","","","","","","","","","","","Set if either OVERF0 or OVERF1 is set.","Set if either OVERF0 or OVERF1 is set.","Indicates if any masked-off MSBs in ACCUM0 are set.","Indicates if any masked-off MSBs in ACCUM0 are set.","Indicates if any masked-off MSBs in ACCUM1 are set.","Indicates if any masked-off MSBs in ACCUM1 are set.","Value is 1 if this core’s TX FIFO is not full (i.e. if …","Reads as 0 when a calculation is in progress, 1 …","Sticky flag indicating the RX FIFO was read when empty. …","If 1, mask + shift is bypassed for LANE1 result. This …","If 1, mask + shift is bypassed for LANE0 result. This …","If 1, mask + shift is bypassed for LANE0 result. This …","If 1, mask + shift is bypassed for LANE1 result. This …","Only present on INTERP0 on each core. If BLEND mode is …","Only present on INTERP1 on each core. If CLAMP mode is …","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s accumulator into this …","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s result into this lane’…","If 1, feed the opposite lane’s result into this lane’…","Changes to 1 when any register is written, and back to 0 …","ORed into bits 29:28 of the lane result presented to the …","ORed into bits 29:28 of the lane result presented to the …","ORed into bits 29:28 of the lane result presented to the …","ORed into bits 29:28 of the lane result presented to the …","","","","","The least-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","The least-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","The most-significant bit allowed to pass by the mask …","Set if either OVERF0 or OVERF1 is set.","Set if either OVERF0 or OVERF1 is set.","Indicates if any masked-off MSBs in ACCUM0 are set.","Indicates if any masked-off MSBs in ACCUM0 are set.","Indicates if any masked-off MSBs in ACCUM1 are set.","Indicates if any masked-off MSBs in ACCUM1 are set.","Value is 1 if this core’s TX FIFO is not full (i.e. if …","Reads as 0 when a calculation is in progress, 1 …","Sticky flag indicating the RX FIFO was read when empty. …","Logical right-shift applied to accumulator before masking","Logical right-shift applied to accumulator before masking","Logical right-shift applied to accumulator before masking","Logical right-shift applied to accumulator before masking","If SIGNED is set, the shifted and masked accumulator …","If SIGNED is set, the shifted and masked accumulator …","If SIGNED is set, the shifted and masked accumulator …","If SIGNED is set, the shifted and masked accumulator …","Value is 1 if this core’s RX FIFO is not empty (i.e. if …","Sticky flag indicating the TX FIFO was written when full. …","Logical right-shift applied to accumulator before masking","Logical right-shift applied to accumulator before masking","Logical right-shift applied to accumulator before masking","Logical right-shift applied to accumulator before masking","If SIGNED is set, the shifted and masked accumulator …","If SIGNED is set, the shifted and masked accumulator …","If SIGNED is set, the shifted and masked accumulator …","If SIGNED is set, the shifted and masked accumulator …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Value is 1 if this core’s RX FIFO is not empty (i.e. if …","Sticky flag indicating the TX FIFO was written when full. …","","","","","","Clock prescale register, SSPCPSR on page 3-8","Control register 0, SSPCR0 on page 3-4","Control register 1, SSPCR1 on page 3-5","DMA control register, SSPDMACR on page 3-12","Data register, SSPDR on page 3-6","","","Interrupt clear register, SSPICR on page 3-11","Interrupt mask set or clear register, SSPIMSC on page 3-9","","Masked interrupt status register, SSPMIS on page 3-11","","PrimeCell identification registers, SSPPCellID0-3 on page …","PrimeCell identification registers, SSPPCellID0-3 on page …","PrimeCell identification registers, SSPPCellID0-3 on page …","PrimeCell identification registers, SSPPCellID0-3 on page …","Peripheral identification registers, SSPPeriphID0-3 on …","Peripheral identification registers, SSPPeriphID0-3 on …","Peripheral identification registers, SSPPeriphID0-3 on …","Peripheral identification registers, SSPPeriphID0-3 on …","","Raw interrupt status register, SSPRIS on page 3-10","Status register, SSPSR on page 3-7","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","PrimeCell SSP busy flag, RO: 0 SSP is idle. 1 SSP is …","","","","","","","","","","","","","","","","","","","These bits read back as 0x00","Clock prescale divisor. Must be an even number from …","Clock prescale register, SSPCPSR on page 3-8","Control register 0, SSPCR0 on page 3-4","Control register 1, SSPCR1 on page 3-5","Transmit/Receive FIFO: Read Receive FIFO. Write Transmit …","","","","","","","","","","","","","","","","","","","These bits read back as 0x1","These bits read back as 0x4","DMA control register, SSPDMACR on page 3-12","Data register, SSPDR on page 3-6","Data Size Select: 0000 Reserved, undefined operation. …","","","","","","","","","","","","","","","","","","","Frame format: 00 Motorola SPI frame format. 01 TI …","","","","","","","","","","","","","","","","","","","Interrupt clear register, SSPICR on page 3-11","Interrupt mask set or clear register, SSPIMSC on page 3-9","","","","","","","","","","","","","","","","","","","Loop back mode: 0 Normal serial port operation enabled. 1 …","Masked interrupt status register, SSPMIS on page 3-11","Master or slave mode select. This bit can be modified …","","","","","","","","","","","","","","","","","","","These bits read back as 0x22","These bits read back as 0x0","PrimeCell identification registers, SSPPCellID0-3 on page …","PrimeCell identification registers, SSPPCellID0-3 on page …","PrimeCell identification registers, SSPPCellID0-3 on page …","PrimeCell identification registers, SSPPCellID0-3 on page …","Peripheral identification registers, SSPPeriphID0-3 on …","Peripheral identification registers, SSPPeriphID0-3 on …","Peripheral identification registers, SSPPeriphID0-3 on …","Peripheral identification registers, SSPPeriphID0-3 on …","These bits return the peripheral revision","Receive FIFO full, RO: 0 Receive FIFO is not full. 1 …","Raw interrupt status register, SSPRIS on page 3-10","Receive FIFO not empty, RO: 0 Receive FIFO is empty. 1 …","Clears the SSPRORINTR interrupt","Receive overrun interrupt mask: 0 Receive FIFO written to …","Gives the receive over run masked interrupt status, after …","Gives the raw interrupt state, prior to masking, of the …","Clears the SSPRTINTR interrupt","Receive timeout interrupt mask: 0 Receive FIFO not empty …","Gives the receive timeout masked interrupt state, after …","Gives the raw interrupt state, prior to masking, of the …","Receive DMA Enable. If this bit is set to 1, DMA for the …","Receive FIFO interrupt mask: 0 Receive FIFO half full or …","Gives the receive FIFO masked interrupt state, after …","Gives the raw interrupt state, prior to masking, of the …","Serial clock rate. The value SCR is used to generate the …","PrimeCell SSP busy flag, RO: 0 SSP is idle. 1 SSP is …","These bits read back as 0x00","Clock prescale divisor. Must be an even number from …","Transmit/Receive FIFO: Read Receive FIFO. Write Transmit …","These bits read back as 0x1","These bits read back as 0x4","Data Size Select: 0000 Reserved, undefined operation. …","Frame format: 00 Motorola SPI frame format. 01 TI …","Loop back mode: 0 Normal serial port operation enabled. 1 …","Master or slave mode select. This bit can be modified …","These bits read back as 0x22","These bits read back as 0x0","These bits return the peripheral revision","Receive FIFO full, RO: 0 Receive FIFO is not full. 1 …","Receive FIFO not empty, RO: 0 Receive FIFO is empty. 1 …","Clears the SSPRORINTR interrupt","Receive overrun interrupt mask: 0 Receive FIFO written to …","Gives the receive over run masked interrupt status, after …","Gives the raw interrupt state, prior to masking, of the …","Clears the SSPRTINTR interrupt","Receive timeout interrupt mask: 0 Receive FIFO not empty …","Gives the receive timeout masked interrupt state, after …","Gives the raw interrupt state, prior to masking, of the …","Receive DMA Enable. If this bit is set to 1, DMA for the …","Receive FIFO interrupt mask: 0 Receive FIFO half full or …","Gives the receive FIFO masked interrupt state, after …","Gives the raw interrupt state, prior to masking, of the …","Serial clock rate. The value SCR is used to generate the …","Slave-mode output disable. This bit is relevant only in …","SSPCLKOUT phase, applicable to Motorola SPI frame format …","SSPCLKOUT polarity, applicable to Motorola SPI frame …","Synchronous serial port enable: 0 SSP operation disabled. …","These bits read back as 0x0D","These bits read back as 0xF0","These bits read back as 0x05","These bits read back as 0xB1","Transmit FIFO empty, RO: 0 Transmit FIFO is not empty. 1 …","Transmit FIFO not full, RO: 0 Transmit FIFO is full. 1 …","Transmit DMA Enable. If this bit is set to 1, DMA for the …","Transmit FIFO interrupt mask: 0 Transmit FIFO half empty …","Gives the transmit FIFO masked interrupt state, after …","Gives the raw interrupt state, prior to masking, of the …","Slave-mode output disable. This bit is relevant only in …","SSPCLKOUT phase, applicable to Motorola SPI frame format …","SSPCLKOUT polarity, applicable to Motorola SPI frame …","Status register, SSPSR on page 3-7","Synchronous serial port enable: 0 SSP operation disabled. …","These bits read back as 0x0D","These bits read back as 0xF0","These bits read back as 0x05","These bits read back as 0xB1","Transmit FIFO empty, RO: 0 Transmit FIFO is not empty. 1 …","Transmit FIFO not full, RO: 0 Transmit FIFO is full. 1 …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Transmit DMA Enable. If this bit is set to 1, DMA for the …","Transmit FIFO interrupt mask: 0 Transmit FIFO half empty …","Gives the transmit FIFO masked interrupt state, after …","Gives the raw interrupt state, prior to masking, of the …","","","","","","","","","","","","","","","","","","","","Register block for various chip control signals","","","","Directly control the SWD debug port of either processor","","","","Control power downs to memories. Set high to power down …","","Processor core 0 NMI source mask Set a bit high to enable …","Processor core 1 NMI source mask Set a bit high to enable …","Configuration for processors","For each bit, if 1, bypass the input synchronizer between …","For each bit, if 1, bypass the input synchronizer between …","","","","","","","","","","Directly control the SWD debug port of either processor","Control power downs to memories. Set high to power down …","Configuration for processors","For each bit, if 1, bypass the input synchronizer between …","For each bit, if 1, bypass the input synchronizer between …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Attach processor 0 debug port to syscfg controls, and …","Configure proc0 DAP instance ID. Recommend that this is …","Indication that proc0 has halted","Directly drive processor 0 SWCLK, if PROC0_ATTACH is set","Directly drive processor 0 SWDIO input, if PROC0_ATTACH …","Observe the value of processor 0 SWDIO output.","Attach processor 1 debug port to syscfg controls, and …","Configure proc1 DAP instance ID. Recommend that this is …","Indication that proc1 has halted","Directly drive processor 1 SWCLK, if PROC1_ATTACH is set","Directly drive processor 1 SWDIO input, if PROC1_ATTACH …","Observe the value of processor 1 SWDIO output.","","","","Attach processor 0 debug port to syscfg controls, and …","Configure proc0 DAP instance ID. Recommend that this is …","Indication that proc0 has halted","Directly drive processor 0 SWCLK, if PROC0_ATTACH is set","Directly drive processor 0 SWDIO input, if PROC0_ATTACH …","Observe the value of processor 0 SWDIO output.","Attach processor 1 debug port to syscfg controls, and …","Configure proc1 DAP instance ID. Recommend that this is …","Indication that proc1 has halted","Directly drive processor 1 SWCLK, if PROC1_ATTACH is set","Directly drive processor 1 SWDIO input, if PROC1_ATTACH …","Observe the value of processor 1 SWDIO output.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","JEDEC JEP-106 compliant chip identifier.","","","","Git hash of the chip source. Used to identify chip …","","","Platform register. Allows software to know what …","","","","","","","JEDEC JEP-106 compliant chip identifier.","Platform register. Allows software to know what …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Testbench manager. Allows the programmer to know what …","","","","","","","","Indicates the type of platform in use","","","","","","Indicates the type of platform in use","Indicates the platform is an ASIC","","","","","","Indicates the platform is an FPGA","","","","Indicates the platform is an ASIC","Indicates the platform is an FPGA","","","","","Controls time and alarms time is a 64 bit value …","Arm alarm 0, and configure the time it will fire. Once …","Indicates the armed/disarmed status of each alarm. A …","","","","Set bits high to enable pause when the corresponding …","","","Interrupt Enable","Interrupt Force","","Raw Interrupts","Interrupt status after masking &amp; forcing","","Set high to pause the timer","","Read from bits 63:32 of time always read timelr before …","Write to bits 63:32 of time always write timelw before …","Read from bits 31:0 of time","Write to bits 31:0 of time writes do not get copied to …","Raw read from bits 63:32 of time (no side effects)","Raw read from bits 31:0 of time (no side effects)","","","","","","","","Indicates the armed/disarmed status of each alarm. A …","Set bits high to enable pause when the corresponding …","Interrupt Force","Set high to pause the timer","","","","","","","","","","","","","","","Pause when processor 0 is in debug mode","Pause when processor 1 is in debug mode","","","","","","","","","","","","","","","","","","","","","","","","Pause when processor 0 is in debug mode","Pause when processor 1 is in debug mode","","","","","","","","","","","","","","","","","","","","","","","","","","","Control Register, UARTCR","DMA Control Register, UARTDMACR","Data Register, UARTDR","Fractional Baud Rate Register, UARTFBRD","Flag Register, UARTFR","Integer Baud Rate Register, UARTIBRD","Interrupt Clear Register, UARTICR","Interrupt FIFO Level Select Register, UARTIFLS","IrDA Low-Power Counter Register, UARTILPR","Interrupt Mask Set/Clear Register, UARTIMSC","Line Control Register, UARTLCR_H","Masked Interrupt Status Register, UARTMIS","UARTPCellID0 Register","UARTPCellID1 Register","UARTPCellID2 Register","UARTPCellID3 Register","UARTPeriphID0 Register","UARTPeriphID1 Register","UARTPeriphID2 Register","UARTPeriphID3 Register","Raw Interrupt Status Register, UARTRIS","Receive Status Register/Error Clear Register, …","","","","","","","","","","","","","","","","","","","","","","","Control Register, UARTCR","DMA Control Register, UARTDMACR","Data Register, UARTDR","Fractional Baud Rate Register, UARTFBRD","Flag Register, UARTFR","Integer Baud Rate Register, UARTIBRD","Interrupt Clear Register, UARTICR","Interrupt FIFO Level Select Register, UARTIFLS","IrDA Low-Power Counter Register, UARTILPR","Interrupt Mask Set/Clear Register, UARTIMSC","Line Control Register, UARTLCR_H","Masked Interrupt Status Register, UARTMIS","UARTPCellID0 Register","UARTPCellID1 Register","UARTPCellID2 Register","UARTPCellID3 Register","UARTPeriphID0 Register","UARTPeriphID1 Register","UARTPeriphID2 Register","UARTPeriphID3 Register","Raw Interrupt Status Register, UARTRIS","Receive Status Register/Error Clear Register, …","The fractional baud rate divisor. These bits are cleared …","The integer baud rate divisor. These bits are cleared to …","Break error. This bit is set to 1 if a break condition …","Break error. This bit is set to 1 if a break condition …","Break error interrupt clear. Clears the UARTBEINTR …","Break error interrupt mask. A read returns the current …","Break error masked interrupt status. Returns the masked …","Break error interrupt status. Returns the raw interrupt …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Send break. If this bit is set to 1, a low-level is …","UART busy. If this bit is set to 1, the UART is busy …","","","","","","","","","","","","","","","","","","","","","","","These bits read back as 0x00","Clear to send. This bit is the complement of the UART …","CTS hardware flow control enable. If this bit is set to …","nUARTCTS modem interrupt clear. Clears the UARTCTSINTR …","nUARTCTS modem interrupt mask. A read returns the current …","nUARTCTS modem masked interrupt status. Returns the …","nUARTCTS modem interrupt status. Returns the raw …","Receive (read) data character. Transmit (write) data …","Data carrier detect. This bit is the complement of the …","nUARTDCD modem interrupt clear. Clears the UARTDCDINTR …","nUARTDCD modem interrupt mask. A read returns the current …","nUARTDCD modem masked interrupt status. Returns the …","nUARTDCD modem interrupt status. Returns the raw …","","","","","","","","","","","","","","","","","","","","","","","These bits read back as 0x1","These bits read back as 0x4","DMA on error. If this bit is set to 1, the DMA receive …","Data set ready. This bit is the complement of the UART …","nUARTDSR modem interrupt clear. Clears the UARTDSRINTR …","nUARTDSR modem interrupt mask. A read returns the current …","nUARTDSR modem masked interrupt status. Returns the …","nUARTDSR modem interrupt status. Returns the raw …","Data transmit ready. This bit is the complement of the …","Even parity select. Controls the type of parity the UART …","","","","","","","","","","","","","","","","","","","","","","","Framing error. When set to 1, it indicates that the …","Framing error. When set to 1, it indicates that the …","Framing error interrupt clear. Clears the UARTFEINTR …","Framing error interrupt mask. A read returns the current …","Framing error masked interrupt status. Returns the masked …","Enable FIFOs: 0 = FIFOs are disabled (character mode) …","Framing error interrupt status. Returns the raw interrupt …","","","","","","","","","","","","","","","","","","","","","","","8-bit low-power divisor value. These bits are cleared to …","","","","","","","","","","","","","","","","","","","","","","","Loopback enable. If this bit is set to 1 and the SIREN …","","","","","","","","","","","","","","","","","","","","","","","Overrun error. This bit is set to 1 if data is received …","Overrun error. This bit is set to 1 if data is received …","Overrun error interrupt clear. Clears the UARTOEINTR …","Overrun error interrupt mask. A read returns the current …","Overrun error masked interrupt status. Returns the masked …","Overrun error interrupt status. Returns the raw interrupt …","This bit is the complement of the UART Out1 (nUARTOut1) …","This bit is the complement of the UART Out2 (nUARTOut2) …","These bits read back as 0x11","These bits read back as 0x0","Parity error. When set to 1, it indicates that the parity …","Parity error. When set to 1, it indicates that the parity …","Parity error interrupt clear. Clears the UARTPEINTR …","Parity error interrupt mask. A read returns the current …","Parity error masked interrupt status. Returns the masked …","Parity enable: 0 = parity is disabled and no parity bit …","Parity error interrupt status. Returns the raw interrupt …","This field depends on the revision of the UART: r1p0 0x0 …","Ring indicator. This bit is the complement of the UART …","nUARTRI modem interrupt clear. Clears the UARTRIINTR …","nUARTRI modem interrupt mask. A read returns the current …","nUARTRI modem masked interrupt status. Returns the masked …","nUARTRI modem interrupt status. Returns the raw interrupt …","Receive timeout interrupt clear. Clears the UARTRTINTR …","Receive timeout interrupt mask. A read returns the …","Receive timeout masked interrupt status. Returns the …","Receive timeout interrupt status. Returns the raw …","Request to send. This bit is the complement of the UART …","RTS hardware flow control enable. If this bit is set to …","Receive DMA enable. If this bit is set to 1, DMA for the …","Receive enable. If this bit is set to 1, the receive …","Receive FIFO empty. The meaning of this bit depends on …","Receive FIFO full. The meaning of this bit depends on the …","Receive interrupt clear. Clears the UARTRXINTR interrupt.","Receive interrupt FIFO level select. The trigger points …","Receive interrupt mask. A read returns the current mask …","Receive masked interrupt status. Returns the masked …","Receive interrupt status. Returns the raw interrupt state …","The fractional baud rate divisor. These bits are cleared …","The integer baud rate divisor. These bits are cleared to …","Break error. This bit is set to 1 if a break condition …","Break error. This bit is set to 1 if a break condition …","Break error interrupt clear. Clears the UARTBEINTR …","Break error interrupt mask. A read returns the current …","Break error masked interrupt status. Returns the masked …","Break error interrupt status. Returns the raw interrupt …","Send break. If this bit is set to 1, a low-level is …","UART busy. If this bit is set to 1, the UART is busy …","These bits read back as 0x00","Clear to send. This bit is the complement of the UART …","CTS hardware flow control enable. If this bit is set to …","nUARTCTS modem interrupt clear. Clears the UARTCTSINTR …","nUARTCTS modem interrupt mask. A read returns the current …","nUARTCTS modem masked interrupt status. Returns the …","nUARTCTS modem interrupt status. Returns the raw …","Receive (read) data character. Transmit (write) data …","Data carrier detect. This bit is the complement of the …","nUARTDCD modem interrupt clear. Clears the UARTDCDINTR …","nUARTDCD modem interrupt mask. A read returns the current …","nUARTDCD modem masked interrupt status. Returns the …","nUARTDCD modem interrupt status. Returns the raw …","These bits read back as 0x1","These bits read back as 0x4","DMA on error. If this bit is set to 1, the DMA receive …","Data set ready. This bit is the complement of the UART …","nUARTDSR modem interrupt clear. Clears the UARTDSRINTR …","nUARTDSR modem interrupt mask. A read returns the current …","nUARTDSR modem masked interrupt status. Returns the …","nUARTDSR modem interrupt status. Returns the raw …","Data transmit ready. This bit is the complement of the …","Even parity select. Controls the type of parity the UART …","Framing error. When set to 1, it indicates that the …","Framing error. When set to 1, it indicates that the …","Framing error interrupt clear. Clears the UARTFEINTR …","Framing error interrupt mask. A read returns the current …","Framing error masked interrupt status. Returns the masked …","Enable FIFOs: 0 = FIFOs are disabled (character mode) …","Framing error interrupt status. Returns the raw interrupt …","8-bit low-power divisor value. These bits are cleared to …","Loopback enable. If this bit is set to 1 and the SIREN …","Overrun error. This bit is set to 1 if data is received …","Overrun error. This bit is set to 1 if data is received …","Overrun error interrupt clear. Clears the UARTOEINTR …","Overrun error interrupt mask. A read returns the current …","Overrun error masked interrupt status. Returns the masked …","Overrun error interrupt status. Returns the raw interrupt …","This bit is the complement of the UART Out1 (nUARTOut1) …","This bit is the complement of the UART Out2 (nUARTOut2) …","These bits read back as 0x11","These bits read back as 0x0","Parity error. When set to 1, it indicates that the parity …","Parity error. When set to 1, it indicates that the parity …","Parity error interrupt clear. Clears the UARTPEINTR …","Parity error interrupt mask. A read returns the current …","Parity error masked interrupt status. Returns the masked …","Parity enable: 0 = parity is disabled and no parity bit …","Parity error interrupt status. Returns the raw interrupt …","This field depends on the revision of the UART: r1p0 0x0 …","Ring indicator. This bit is the complement of the UART …","nUARTRI modem interrupt clear. Clears the UARTRIINTR …","nUARTRI modem interrupt mask. A read returns the current …","nUARTRI modem masked interrupt status. Returns the masked …","nUARTRI modem interrupt status. Returns the raw interrupt …","Receive timeout interrupt clear. Clears the UARTRTINTR …","Receive timeout interrupt mask. A read returns the …","Receive timeout masked interrupt status. Returns the …","Receive timeout interrupt status. Returns the raw …","Request to send. This bit is the complement of the UART …","RTS hardware flow control enable. If this bit is set to …","Receive DMA enable. If this bit is set to 1, DMA for the …","Receive enable. If this bit is set to 1, the receive …","Receive FIFO empty. The meaning of this bit depends on …","Receive FIFO full. The meaning of this bit depends on the …","Receive interrupt clear. Clears the UARTRXINTR interrupt.","Receive interrupt FIFO level select. The trigger points …","Receive interrupt mask. A read returns the current mask …","Receive masked interrupt status. Returns the masked …","Receive interrupt status. Returns the raw interrupt state …","SIR enable: 0 = IrDA SIR ENDEC is disabled. nSIROUT …","SIR low-power IrDA mode. This bit selects the IrDA …","Stick parity select. 0 = stick parity is disabled 1 = …","Two stop bits select. If this bit is set to 1, two stop …","Transmit DMA enable. If this bit is set to 1, DMA for the …","Transmit enable. If this bit is set to 1, the transmit …","Transmit FIFO empty. The meaning of this bit depends on …","Transmit FIFO full. The meaning of this bit depends on …","Transmit interrupt clear. Clears the UARTTXINTR interrupt.","Transmit interrupt FIFO level select. The trigger points …","Transmit interrupt mask. A read returns the current mask …","Transmit masked interrupt status. Returns the masked …","Transmit interrupt status. Returns the raw interrupt …","UART enable: 0 = UART is disabled. If the UART is …","These bits read back as 0x0D","These bits read back as 0xF0","These bits read back as 0x05","These bits read back as 0xB1","Word length. These bits indicate the number of data bits …","SIR enable: 0 = IrDA SIR ENDEC is disabled. nSIROUT …","SIR low-power IrDA mode. This bit selects the IrDA …","Stick parity select. 0 = stick parity is disabled 1 = …","Two stop bits select. If this bit is set to 1, two stop …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Transmit DMA enable. If this bit is set to 1, DMA for the …","Transmit enable. If this bit is set to 1, the transmit …","Transmit FIFO empty. The meaning of this bit depends on …","Transmit FIFO full. The meaning of this bit depends on …","Transmit interrupt clear. Clears the UARTTXINTR interrupt.","Transmit interrupt FIFO level select. The trigger points …","Transmit interrupt mask. A read returns the current mask …","Transmit masked interrupt status. Returns the masked …","Transmit interrupt status. Returns the raw interrupt …","","","","","","","","","","","","","","","","","","","","","","","UART enable: 0 = UART is disabled. If the UART is …","These bits read back as 0x0D","These bits read back as 0xF0","These bits read back as 0x05","These bits read back as 0xB1","Word length. These bits indicate the number of data bits …","","USB FS/LS controller device registers","Device address and endpoint control","Interrupt endpoint 1. Only valid for HOST mode.","","","Which of the double buffers should be handled. Only valid …","Buffer status register. A bit set here indicates that a …","","Device only: Can be set to ignore the buffer control …","Device only: Used in conjunction with <code>EP_ABORT</code>. Set once …","Device: this bit must be set in conjunction with the <code>STALL</code>…","Device: bits are set when the <code>IRQ_ON_NAK</code> or <code>IRQ_ON_STALL</code> …","","","interrupt endpoint control register","Interrupt Enable","Interrupt Force","","Raw Interrupts","Interrupt status after masking &amp; forcing","Main control register","Used by the host controller. Sets the wait time in …","","","SIE control register","SIE status register","Read the last SOF (Start of Frame) frame number seen. In …","Set the SOF (Start of Frame) frame number in the host …","","","","Where to connect the USB controller. Should be to_phy by …","Overrides for the power signals in the event that the …","This register allows for direct control of the USB phy. …","Override enable for each control in usbphy_direct","Used to adjust trim values of USB phy pull down resistors.","","","","","","","","","","","","","","","","","","","","","","Device address and endpoint control","Interrupt endpoint 2. Only valid for HOST mode.","Which of the double buffers should be handled. Only valid …","Buffer status register. A bit set here indicates that a …","Device only: Can be set to ignore the buffer control …","Device only: Used in conjunction with <code>EP_ABORT</code>. Set once …","Device: this bit must be set in conjunction with the <code>STALL</code>…","Device: bits are set when the <code>IRQ_ON_NAK</code> or <code>IRQ_ON_STALL</code> …","Interrupt Force","interrupt endpoint control register","Main control register","Used by the host controller. Sets the wait time in …","SIE control register","SIE status register","Read the last SOF (Start of Frame) frame number seen. In …","Set the SOF (Start of Frame) frame number in the host …","Where to connect the USB controller. Should be to_phy by …","Overrides for the power signals in the event that the …","This register allows for direct control of the USB phy. …","Override enable for each control in usbphy_direct","Used to adjust trim values of USB phy pull down resistors.","Raised when any bit in ABORT_DONE is set. Clear by …","ACK received. Raised by both host and device.","In device mode, the address that the device should …","Device address","Bit Stuff Error. Raised by the Serial RX engine.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Raised when any bit in BUFF_STATUS is set. Clear by …","Device: bus reset received","Source: SIE_STATUS.BUS_RESET","","","","","","","","","","","","","","","","","","","","","","Device: connected","Enable controller","","","CRC Error. Raised by the Serial RX engine.","Data Sequence Error. The device can raise a sequence …","","","","","","","","","","","","","","","","","","","","","","NAK polling interval for a full speed device","NAK polling interval for a low speed device","Set when the device connection state changes. Cleared by …","Set when the device receives a resume from the host. …","Set every time the device receives a SOF (Start of Frame) …","Set when the device suspend state changes. Cleared by …","Direct control of DM","Direct control of DP","Direct bus drive enable","DM overcurrent","DM over voltage","DM pull down enable","","Value to drive to USB PHY DM pulldown resistor trim …","DM pull up enable","Enable the second DM pull up resistor. 0 - Pull = Rpu2; 1 …","","","DP overcurrent","DP over voltage","DP pull down enable","","Value to drive to USB PHY DP pulldown resistor trim …","DP pull up enable","","Enable the second DP pull up resistor. 0 - Pull = Rpu2; 1 …","","Device endpoint to send data to. Only valid for HOST mode.","Endpoint number of the interrupt endpoint","Device: EP0 single buffered = 0, double buffered = 1","","","","","","","Device: Set bit in BUFF_STATUS for every buffer completed …","Device: Set bit in BUFF_STATUS for every 2 buffers …","Device: Set bit in EP_STATUS_STALL_NAK when EP0 sends a …","Device: Set bit in EP_STATUS_STALL_NAK when EP0 sends a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Raised when any bit in EP_STATUS_STALL_NAK is set. Clear …","","","","","","","","","","","","","","","","","","","","","","Source: SIE_STATUS.BIT_STUFF_ERROR","Source: SIE_STATUS.CRC_ERROR","Source: SIE_STATUS.DATA_SEQ_ERROR","Source: SIE_STATUS.RX_OVERFLOW","Source: SIE_STATUS.RX_TIMEOUT","","","","","","","","","","","","","","","","","","","","","","Host: raised when a device is connected or disconnected …","Device mode = 0, Host mode = 1","Host: raised when a device wakes up the host. Cleared by …","Host: raised every time the host sends a SOF (Start of …","Host: Enable interrupt endpoint 1 -&gt; 15","Direction of the interrupt endpoint. In=0, Out=1","Interrupt EP requires preamble (is a low speed device on …","","","","","","","","","","","","","","","","","","","","","","Host: Enable keep alive packet (for low speed bus)","USB bus line state","Host: NAK received","","","","","","","","","","","","","","","","","","","","","","","","Host: Preable enable for LS device on FS hub","Host: Enable pull down resistors","Device: Enable pull up resistor","Host: Receive transaction (IN to host)","Host: Reset bus","Host: Device has initiated a remote resume. Device: host …","Device: Remote wakeup. Device can initiate its own resume …","Device: Pull-up strength (0=1K2, 1=2k3)","Differential RX","DPM pin state","DPP pin state","RX overflow is raised by the Serial RX engine if the …","RX power down override (if override enable is set). 1 = …","","RX timeout is raised by both the host and device if an …","Host: Send transaction (OUT from host)","Host: Send Setup packet","Raised when any bit in ABORT_DONE is set. Clear by …","ACK received. Raised by both host and device.","In device mode, the address that the device should …","Device address","Bit Stuff Error. Raised by the Serial RX engine.","Raised when any bit in BUFF_STATUS is set. Clear by …","Device: bus reset received","Source: SIE_STATUS.BUS_RESET","Device: connected","Enable controller","","","CRC Error. Raised by the Serial RX engine.","Data Sequence Error. The device can raise a sequence …","NAK polling interval for a full speed device","NAK polling interval for a low speed device","Set when the device connection state changes. Cleared by …","Set when the device receives a resume from the host. …","Set every time the device receives a SOF (Start of Frame) …","Set when the device suspend state changes. Cleared by …","Direct control of DM","Direct control of DP","Direct bus drive enable","DM overcurrent","DM over voltage","DM pull down enable","","Value to drive to USB PHY DM pulldown resistor trim …","DM pull up enable","Enable the second DM pull up resistor. 0 - Pull = Rpu2; 1 …","","","DP overcurrent","DP over voltage","DP pull down enable","","Value to drive to USB PHY DP pulldown resistor trim …","DP pull up enable","","Enable the second DP pull up resistor. 0 - Pull = Rpu2; 1 …","","Device endpoint to send data to. Only valid for HOST mode.","Endpoint number of the interrupt endpoint","Device: EP0 single buffered = 0, double buffered = 1","","","","","","","Device: Set bit in BUFF_STATUS for every buffer completed …","Device: Set bit in BUFF_STATUS for every 2 buffers …","Device: Set bit in EP_STATUS_STALL_NAK when EP0 sends a …","Device: Set bit in EP_STATUS_STALL_NAK when EP0 sends a …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Raised when any bit in EP_STATUS_STALL_NAK is set. Clear …","Source: SIE_STATUS.BIT_STUFF_ERROR","Source: SIE_STATUS.CRC_ERROR","Source: SIE_STATUS.DATA_SEQ_ERROR","Source: SIE_STATUS.RX_OVERFLOW","Source: SIE_STATUS.RX_TIMEOUT","Host: raised when a device is connected or disconnected …","Device mode = 0, Host mode = 1","Host: raised when a device wakes up the host. Cleared by …","Host: raised every time the host sends a SOF (Start of …","Host: Enable interrupt endpoint 1 -&gt; 15","Direction of the interrupt endpoint. In=0, Out=1","Interrupt EP requires preamble (is a low speed device on …","Host: Enable keep alive packet (for low speed bus)","USB bus line state","Host: NAK received","","","Host: Preable enable for LS device on FS hub","Host: Enable pull down resistors","Device: Enable pull up resistor","Host: Receive transaction (IN to host)","Host: Reset bus","Host: Device has initiated a remote resume. Device: host …","Device: Remote wakeup. Device can initiate its own resume …","Device: Pull-up strength (0=1K2, 1=2k3)","Differential RX","DPM pin state","DPP pin state","RX overflow is raised by the Serial RX engine if the …","RX power down override (if override enable is set). 1 = …","","RX timeout is raised by both the host and device if an …","Host: Send transaction (OUT from host)","Host: Send Setup packet","Device: Setup packet received","Device. Source: SIE_STATUS.SETUP_REC","Reduced timings for simulation","Host: Enable SOF generation (for full speed bus)","Host: Delay packet(s) until after SOF","","Host: device speed. Disconnected = 00, LS = 01, FS = 10","Source: SIE_STATUS.STALL_REC","Host: STALL received","Host: Start transaction","Host: Stop transaction","Bus in suspended state. Valid for device and host. Host …","","","","Transaction complete. Raised by device if: * An IN or OUT …","Raised every time SIE_STATUS.TRANS_COMPLETE is set. Clear …","Power down bus transceiver","TX_DIFFMODE=0: Single ended mode TX_DIFFMODE=1: …","","Output data. TX_DIFFMODE=1, Ignored TX_DIFFMODE=0, Drives …","Output enable. If TX_DIFFMODE=1, Ignored. If …","","","Output data. If TX_DIFFMODE=1, Drives DPP/DPM diff pair. …","Output enable. If TX_DIFFMODE=1, OE for DPP/DPM diff …","","","TX_FSSLEW=0: Low speed slew rate TX_FSSLEW=1: Full speed …","","TX power down override (if override enable is set). 1 = …","","Source: SIE_STATUS.VBUS_DETECT","","","Device: VBUS Detected","Host: Enable VBUS","","","VBUS over current detected","Device: Setup packet received","Device. Source: SIE_STATUS.SETUP_REC","Reduced timings for simulation","Host: Enable SOF generation (for full speed bus)","Host: Delay packet(s) until after SOF","","Host: device speed. Disconnected = 00, LS = 01, FS = 10","Source: SIE_STATUS.STALL_REC","Host: STALL received","Host: Start transaction","Host: Stop transaction","Bus in suspended state. Valid for device and host. Host …","","","","Transaction complete. Raised by device if: * An IN or OUT …","Raised every time SIE_STATUS.TRANS_COMPLETE is set. Clear …","Power down bus transceiver","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","TX_DIFFMODE=0: Single ended mode TX_DIFFMODE=1: …","","Output data. TX_DIFFMODE=1, Ignored TX_DIFFMODE=0, Drives …","Output enable. If TX_DIFFMODE=1, Ignored. If …","","","Output data. If TX_DIFFMODE=1, Drives DPP/DPM diff pair. …","Output enable. If TX_DIFFMODE=1, OE for DPP/DPM diff …","","","TX_FSSLEW=0: Low speed slew rate TX_FSSLEW=1: Full speed …","","TX power down override (if override enable is set). 1 = …","","","","","","","","","","","","","","","","","","","","","","","Source: SIE_STATUS.VBUS_DETECT","","","Device: VBUS Detected","Host: Enable VBUS","","","VBUS over current detected","","control and status for on-chip voltage regulator and chip …","brown-out detection control","","","Chip reset control and status","","","","","","","","","","Voltage regulator control and status","","","","brown-out detection control","Chip reset control and status","Voltage regulator control and status","","","","","","","","","","","","","enable 0=not enabled, 1=enabled","enable 0=not enabled, 1=enabled","","","","","","","Last reset was from the power-on reset or brown-out …","Last reset was from the debug port","Last reset was from the RUN pin","high impedance mode select 0=not in high impedance mode, …","","","","","","","This is set by psm_restart from the debugger. Its purpose …","regulation status 0=not in regulation, 1=in regulation","enable 0=not enabled, 1=enabled","enable 0=not enabled, 1=enabled","Last reset was from the power-on reset or brown-out …","Last reset was from the debug port","Last reset was from the RUN pin","high impedance mode select 0=not in high impedance mode, …","This is set by psm_restart from the debugger. Its purpose …","regulation status 0=not in regulation, 1=in regulation","output voltage select 0000 to 0101 - 0.80V 0110 - 0.85V …","threshold select 0000 - 0.473V 0001 - 0.516V 0010 - …","","","","","","","","","","output voltage select 0000 to 0101 - 0.80V 0110 - 0.85V …","threshold select 0000 - 0.473V 0001 - 0.516V 0010 - …","","","","","","Watchdog control The rst_wdsel register determines which …","","","","Load the watchdog timer. The maximum setting is 0xffffff …","","Logs the reason for the last reset. Both bits are zero …","","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Scratch register. Information persists through soft reset …","Controls the tick generator","","","","","","","","Watchdog control The rst_wdsel register determines which …","Load the watchdog timer. The maximum setting is 0xffffff …","Logs the reason for the last reset. Both bits are zero …","Controls the tick generator","","","","","","","","","","","","","Count down timer: the remaining number clk_tick cycles …","Total number of clk_tick cycles before the next tick.","","","","","start / stop tick generation","When not enabled the watchdog timer is paused","","","","","","","","","","","","","","","","","","","Pause the watchdog timer when processor 0 is in debug mode","Pause the watchdog timer when processor 1 is in debug mode","Pause the watchdog timer when JTAG is accessing the bus …","Is the tick generator running?","Count down timer: the remaining number clk_tick cycles …","Total number of clk_tick cycles before the next tick.","start / stop tick generation","When not enabled the watchdog timer is paused","","","Pause the watchdog timer when processor 0 is in debug mode","Pause the watchdog timer when processor 1 is in debug mode","Pause the watchdog timer when JTAG is accessing the bus …","Is the tick generator running?","Indicates the number of ticks / 2 (see errata RP2040-E1) …","","Trigger a watchdog reset","Indicates the number of ticks / 2 (see errata RP2040-E1) …","","Trigger a watchdog reset","","","","","","","","","","","","","","QSPI flash execute-in-place block","","","","Cache Access counter A 32 bit saturating counter that …","Cache Hit counter A 32 bit saturating counter that …","Cache control","","Cache Flush control","","","","","Cache Status","FIFO stream address","FIFO stream control","FIFO stream data Streamed data is buffered here, for …","","","","","","","","","Cache control","Cache Flush control","Cache Status","FIFO stream address","FIFO stream control","","","","","","","","","","","","","","","","","","","","","When 1, enable the cache. When the cache is disabled, all …","","","","","","When 1, writes to any alias other than 0x0 (caching, …","When 1, indicates the XIP streaming FIFO is completely …","When 1, indicates the XIP streaming FIFO is completely …","Write 1 to flush the cache. This clears the tag memory, …","Reads as 0 while a cache flush is in progress, and 1 …","","","","","","","","","","","","","","","","When 1, the cache memories are powered down. They retain …","When 1, enable the cache. When the cache is disabled, all …","When 1, writes to any alias other than 0x0 (caching, …","When 1, indicates the XIP streaming FIFO is completely …","When 1, indicates the XIP streaming FIFO is completely …","Write 1 to flush the cache. This clears the tag memory, …","Reads as 0 while a cache flush is in progress, and 1 …","When 1, the cache memories are powered down. They retain …","The address of the next word to be streamed from flash to …","Write a nonzero value to start a streaming read. This …","The address of the next word to be streamed from flash to …","Write a nonzero value to start a streaming read. This …","","","","","","","","","","","","","","","","","DW_apb_ssi has the following features: * APB interface …","Baud rate","","","","Control register 0","Master Control register 1","DMA control","DMA RX data level","DMA TX data level","Data Register 0 (of 36)","","","Interrupt clear","Identification register","Interrupt mask","","Interrupt status","Multi-master interrupt clear","Microwire Control","","","Raw interrupt status","RX sample delay","RX FIFO level","RX FIFO threshold level","RX FIFO overflow interrupt clear","RX FIFO underflow interrupt clear","Slave enable","SPI control","Status register","Version ID","SSI Enable","","","TX drive edge","TX FIFO level","TX FIFO threshold level","TX FIFO overflow interrupt clear","","","","","","","","","","","","","","","","","","","","","","","","","","","","Baud rate","Control register 0","Master Control register 1","DMA control","DMA RX data level","DMA TX data level","Interrupt clear","Interrupt mask","Interrupt status","Multi-master interrupt clear","Microwire Control","Raw interrupt status","RX sample delay","RX FIFO level","RX FIFO threshold level","RX FIFO overflow interrupt clear","RX FIFO underflow interrupt clear","Slave enable","SPI control","Status register","SSI Enable","TX drive edge","TX FIFO level","TX FIFO threshold level","TX FIFO overflow interrupt clear","Address length (0b-60b in 4b increments)","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","SSI busy flag","Control frame size Value of n -&gt; n+1 clocks per frame.","","","","","","","","","","","","","","","","","","","","","","","","","","Data collision error","","","","","","","","","","","","","","","","","","","","","","","","","","Data frame size","Data frame size in 32b transfer mode Value of n -&gt; n+1 …","Receive data watermark level (DMARDLR+1)","Transmit data watermark level","","","","","","","","","","","","","","","","","","","","","","","","","","Frame format","","","","","","","","","","","","","","","","","","","","","","","","","","Clear-on-read all active interrupts","Instruction DDR transfer enable","Instruction length (0/4/8/16b)","","","","","","","","","","","","","","","","","","","","","","","","","","Microwire control","Microwire handshaking","Clear-on-read multi-master contention interrupt","Multi-master contention interrupt mask","Multi-master contention raw interrupt status","Multi-master contention interrupt status","Microwire transfer mode","Number of data frames","","","","","","","","","","","","","","","","","","","","","","","","","","Receive DMA enable","Receive FIFO full","Receive FIFO not empty","Receive FIFO threshold","RXD sample delay (in SCLK cycles)","Receive FIFO full interrupt mask","Receive FIFO full raw interrupt status","Receive FIFO full interrupt status","Clear-on-read receive FIFO overflow interrupt","Receive FIFO overflow interrupt mask","Receive FIFO overflow raw interrupt status","Receive FIFO overflow interrupt status","Receive FIFO level","Clear-on-read receive FIFO underflow interrupt","Receive FIFO underflow interrupt mask","Receive FIFO underflow raw interrupt status","Receive FIFO underflow interrupt status","SSI clock divider","Serial clock phase","Serial clock polarity","For each bit: 0 -&gt; slave not selected 1 -&gt; slave selected","Address length (0b-60b in 4b increments)","SSI busy flag","Control frame size Value of n -&gt; n+1 clocks per frame.","Data collision error","Data frame size","Data frame size in 32b transfer mode Value of n -&gt; n+1 …","Receive data watermark level (DMARDLR+1)","Transmit data watermark level","Frame format","Clear-on-read all active interrupts","Instruction DDR transfer enable","Instruction length (0/4/8/16b)","Microwire control","Microwire handshaking","Clear-on-read multi-master contention interrupt","Multi-master contention interrupt mask","Multi-master contention raw interrupt status","Multi-master contention interrupt status","Microwire transfer mode","Number of data frames","Receive DMA enable","Receive FIFO full","Receive FIFO not empty","Receive FIFO threshold","RXD sample delay (in SCLK cycles)","Receive FIFO full interrupt mask","Receive FIFO full raw interrupt status","Receive FIFO full interrupt status","Clear-on-read receive FIFO overflow interrupt","Receive FIFO overflow interrupt mask","Receive FIFO overflow raw interrupt status","Receive FIFO overflow interrupt status","Receive FIFO level","Clear-on-read receive FIFO underflow interrupt","Receive FIFO underflow interrupt mask","Receive FIFO underflow raw interrupt status","Receive FIFO underflow interrupt status","SSI clock divider","Serial clock phase","Serial clock polarity","For each bit: 0 -&gt; slave not selected 1 -&gt; slave selected","Slave output enable","SPI DDR transfer enable","SPI frame format","Read data strobe enable","Shift register loop (test mode)","SSI enable","Slave select toggle enable","TXD drive edge","Transmit DMA enable","Transmit FIFO empty","Transmit FIFO not full","Transmit FIFO threshold","Transmit FIFO level","Transfer mode","Address and instruction transfer format","Transmission error","Transmit FIFO empty interrupt mask","Transmit FIFO empty raw interrupt status","Transmit FIFO empty interrupt status","Clear-on-read transmit FIFO overflow interrupt","Transmit FIFO overflow interrupt mask","Transmit FIFO overflow raw interrupt status","Transmit FIFO overflow interrupt status","Wait cycles between control frame transmit and data …","SPI Command to send in XIP mode (INST_L = 8-bit) or to …","Slave output enable","SPI DDR transfer enable","SPI frame format","Read data strobe enable","Shift register loop (test mode)","SSI enable","Slave select toggle enable","TXD drive edge","Transmit DMA enable","Transmit FIFO empty","Transmit FIFO not full","Transmit FIFO threshold","Transmit FIFO level","Transfer mode","Address and instruction transfer format","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Transmission error","Transmit FIFO empty interrupt mask","Transmit FIFO empty raw interrupt status","Transmit FIFO empty interrupt status","Clear-on-read transmit FIFO overflow interrupt","Transmit FIFO overflow interrupt mask","Transmit FIFO overflow raw interrupt status","Transmit FIFO overflow interrupt status","","","","","","","","","","","","","","","","","","","","","","","","","","Wait cycles between control frame transmit and data …","SPI Command to send in XIP mode (INST_L = 8-bit) or to …","","","","","Dual-SPI frame format; two bits per SCK, half-duplex","EEPROM read mode (TX then RX; RX starts after control …","","No instruction","Quad-SPI frame format; four bits per SCK, half-duplex","Receive only (not for FRF == 0, standard SPI mode)","Standard 1-bit SPI frame format; 1 bit per SCK, …","","Both transmit and receive","Transmit only (not for FRF == 0, standard SPI mode)","","","16-bit instruction","Command and address both in standard SPI frame format","Command in standard SPI format, address in format …","Command and address both in format specified by FRF (e.g. …","4-bit instruction","8-bit instruction","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Controls the crystal oscillator","","","","A down counter running at the xosc frequency which counts …","Crystal Oscillator Control","Crystal Oscillator pause control This is used to save …","","","","","","Controls the startup delay","Crystal Oscillator Status","","","","","","","","","A down counter running at the xosc frequency which counts …","Crystal Oscillator Control","Controls the startup delay","Crystal Oscillator Status","An invalid value has been written to CTRL_ENABLE or …","","","","","","","","","","","","","","","","","","in multiples of 256*xtal_period","On power-up this field is initialised to DISABLE and the …","Oscillator is enabled but not necessarily running and …","","","","","The current frequency range setting, always reads 0","Frequency range. This resets to 0xAA0 and cannot be …","","","","","","","","","","","","","An invalid value has been written to CTRL_ENABLE or …","","in multiples of 256*xtal_period","On power-up this field is initialised to DISABLE and the …","Oscillator is enabled but not necessarily running and …","The current frequency range setting, always reads 0","Frequency range. This resets to 0xAA0 and cannot be …","Oscillator is running and stable","Multiplies the startup_delay by 4. This is of little …","Oscillator is running and stable","","","","","","","","","","","","","Multiplies the startup_delay by 4. This is of little …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"i":[0,1,0,0,1,0,1,1,0,1,0,1,0,1,1,0,0,0,0,0,1,1,0,1,1,0,0,0,0,1,0,0,0,1,0,1,1,0,1,0,1,0,0,0,0,1,1,1,1,0,1,0,1,1,0,0,0,0,1,0,0,0,1,1,0,0,1,0,0,1,1,1,0,1,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1,1,1,0,0,0,0,0,0,0,2,0,2,2,2,2,2,2,2,2,2,2,2,2,2,2,2,0,2,2,2,2,3,4,5,6,7,8,0,0,0,0,0,0,7,3,4,5,6,7,8,3,4,5,6,7,8,3,4,5,6,7,8,3,4,5,6,7,8,6,6,6,7,3,4,5,6,7,8,3,6,7,7,8,4,3,4,5,6,7,8,6,4,3,4,5,6,7,8,6,3,4,5,6,7,8,6,7,5,7,7,6,6,6,7,3,6,7,7,8,4,6,4,6,6,7,5,7,6,7,7,6,7,6,3,6,7,7,6,3,4,5,6,7,8,3,4,5,6,7,8,7,3,4,5,6,7,8,6,3,9,0,9,9,9,9,9,9,9,9,9,9,9,0,9,9,9,10,11,12,13,0,0,0,0,10,11,12,13,10,11,12,13,12,10,11,12,13,10,11,12,13,13,13,10,11,12,13,10,11,12,13,10,11,12,13,10,11,12,13,10,11,13,13,12,13,13,10,11,13,13,10,11,12,13,10,11,12,13,10,11,12,13,14,0,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,14,0,14,14,14,14,14,0,14,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,15,23,25,27,28,39,40,41,42,46,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,36,19,26,44,19,26,44,19,26,44,16,31,37,16,31,37,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,50,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,16,31,37,16,31,37,16,31,37,16,31,37,16,31,37,16,31,37,16,31,37,16,31,37,16,31,37,19,26,44,16,31,37,16,31,37,16,31,37,16,31,37,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,23,27,40,41,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,38,38,23,25,27,28,36,39,40,41,42,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,38,38,35,45,43,21,17,33,18,24,29,32,34,47,48,36,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,20,24,29,30,32,34,47,48,49,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,18,23,25,27,28,39,40,41,42,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,23,25,27,39,40,41,42,38,23,25,27,39,40,41,42,22,38,15,23,25,27,28,39,40,41,42,46,36,19,26,44,19,26,44,19,26,44,16,31,37,16,31,37,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,50,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,19,26,44,16,31,37,16,31,37,16,31,37,16,31,37,16,31,37,16,31,37,16,31,37,16,31,37,16,31,37,19,26,44,16,31,37,16,31,37,16,31,37,16,31,37,23,27,40,41,38,38,23,25,27,28,36,39,40,41,42,38,38,35,45,43,21,17,33,18,24,29,32,34,47,48,36,20,24,29,30,32,34,47,48,49,18,23,25,27,28,39,40,41,42,23,25,27,39,40,41,42,38,23,25,27,39,40,41,42,22,38,38,15,46,36,38,38,15,46,36,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,38,51,52,53,54,55,56,57,58,59,60,61,62,63,51,57,52,53,54,55,56,58,59,60,61,62,63,52,53,54,55,56,58,59,60,61,62,63,52,53,54,56,58,59,60,62,63,52,53,54,56,58,59,60,61,62,63,52,54,55,62,63,55,52,54,55,57,62,63,52,54,55,62,63,52,54,55,58,62,63,52,54,55,62,63,0,0,0,0,0,0,0,0,0,0,0,0,0,55,55,55,54,55,56,62,51,52,53,55,58,59,60,63,51,52,53,54,55,56,58,59,60,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,51,52,53,54,55,56,57,58,59,60,61,62,63,0,0,0,0,0,0,0,64,65,66,67,64,65,66,67,64,65,66,67,64,65,66,67,64,65,66,67,67,64,65,66,67,67,67,67,67,64,65,66,67,64,65,66,67,64,65,66,67,67,67,68,69,0,0,68,68,68,68,68,68,68,68,68,68,68,68,68,69,68,69,69,69,68,69,68,68,68,68,69,69,68,69,69,69,69,69,68,69,69,69,69,69,69,68,69,68,0,69,69,69,68,68,69,68,69,68,69,0,68,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,84,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,71,84,84,71,77,84,81,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,84,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,71,71,84,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,84,84,84,83,82,70,78,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,75,73,72,84,76,74,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,71,71,79,84,84,84,84,71,84,84,71,77,84,81,84,71,71,84,84,84,84,83,82,70,78,75,73,72,84,76,74,71,71,79,84,84,84,84,79,84,79,84,80,80,84,79,84,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,79,84,80,80,85,86,87,86,86,86,86,0,0,86,87,85,85,85,86,87,87,87,87,0,85,86,87,85,86,87,85,86,87,85,86,87,85,86,87,85,86,87,85,86,87,85,86,87,85,86,87,85,86,87,85,86,87,85,86,87,88,0,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,88,0,88,88,88,0,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,119,108,108,108,108,108,108,108,108,108,108,108,108,108,108,108,108,102,111,117,101,101,108,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,123,124,94,93,116,122,105,95,112,104,113,107,100,100,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,97,109,119,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,100,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,121,117,101,101,89,89,127,110,106,92,89,126,118,118,89,120,128,121,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,101,103,103,103,103,103,103,103,103,103,103,103,103,103,103,89,117,101,111,91,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,114,114,114,114,114,114,114,114,114,114,114,114,114,114,117,125,100,117,111,111,101,117,89,117,117,98,117,90,96,119,108,108,108,108,108,108,108,108,108,108,108,108,108,108,108,108,102,111,117,101,101,108,123,124,94,93,116,122,105,95,112,104,113,107,100,100,97,109,119,100,121,117,101,101,89,89,127,110,106,92,89,126,118,118,89,120,128,121,101,103,103,103,103,103,103,103,103,103,103,103,103,103,103,89,117,101,111,91,114,114,114,114,114,114,114,114,114,114,114,114,114,114,117,125,100,117,111,111,101,117,89,117,117,98,117,90,96,111,127,127,121,89,117,100,117,89,89,125,111,111,117,101,119,117,89,108,117,99,115,111,127,127,121,89,117,100,117,89,89,125,111,111,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,117,101,119,117,89,108,117,99,115,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,129,129,129,0,129,129,129,129,129,129,129,129,129,129,129,129,130,131,132,0,0,0,130,131,132,130,131,132,130,131,132,132,130,131,132,130,131,132,130,130,130,131,131,130,131,132,130,131,130,131,132,0,132,130,131,132,130,131,132,130,131,132,0,133,134,135,0,0,0,133,134,135,133,134,135,133,134,135,133,134,135,134,134,133,134,135,133,134,135,133,135,133,133,134,135,135,135,133,135,134,134,133,134,135,135,133,135,135,133,135,134,134,133,135,133,135,135,133,135,134,134,135,133,135,135,133,135,133,134,135,133,134,135,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,144,155,152,164,146,163,141,141,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,137,139,160,138,149,152,154,156,158,163,169,140,143,144,145,146,151,153,166,136,148,157,159,164,165,167,142,147,150,155,161,162,168,137,139,141,160,0,0,151,147,148,149,137,139,160,137,139,141,160,136,138,140,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,161,162,163,164,165,166,167,168,169,0,0,151,149,168,136,140,169,161,165,143,158,142,159,147,144,152,155,164,146,163,162,167,153,156,148,166,138,150,157,145,154,151,149,168,136,140,169,161,165,143,158,142,159,147,144,152,155,164,146,163,162,167,153,156,148,166,138,150,157,145,154,143,151,142,147,144,166,150,155,145,146,162,168,140,153,161,149,158,148,159,138,152,157,164,154,163,136,167,156,169,165,151,149,168,136,140,169,161,165,143,158,142,159,147,144,152,155,164,146,163,162,167,153,156,148,166,138,150,157,145,154,143,144,151,166,142,147,150,155,138,149,152,158,148,157,159,164,140,145,146,153,161,162,168,154,156,163,169,136,165,167,142,147,161,148,159,165,149,156,158,169,140,143,151,153,150,155,162,168,136,157,164,167,138,152,154,163,144,145,146,166,143,165,157,145,150,140,136,168,161,154,169,140,142,146,148,150,151,152,154,165,167,143,149,153,155,157,159,163,166,168,169,136,138,144,145,147,156,158,161,162,164,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,0,170,170,170,170,170,170,170,170,0,170,170,170,0,170,171,172,0,0,171,172,171,172,171,172,171,172,172,171,172,171,172,172,171,172,171,172,172,172,172,172,172,172,172,172,172,172,172,171,172,171,172,171,172,171,172,171,173,174,0,0,173,174,173,174,173,173,173,174,173,174,173,174,173,174,173,174,173,174,173,174,173,174,173,174,173,174,173,174,173,174,175,176,177,0,0,0,177,175,176,177,175,176,177,177,175,176,177,175,175,175,175,175,176,177,177,175,175,175,176,177,175,175,177,175,176,176,175,176,177,175,176,175,175,175,175,176,177,177,0,175,177,175,175,176,177,175,176,177,175,175,176,177,0,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,185,191,191,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,186,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,190,184,191,191,181,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,184,188,191,190,183,189,181,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,192,187,190,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,188,188,190,191,190,191,191,178,178,178,178,179,179,182,182,185,191,191,188,186,188,190,184,191,191,181,184,188,191,190,183,189,181,192,187,190,188,188,190,191,190,191,191,178,178,178,178,179,179,182,182,188,188,190,190,188,188,180,180,180,180,180,180,180,180,180,180,180,180,184,186,186,190,190,178,178,178,178,179,179,182,182,190,190,190,190,188,188,180,180,180,180,180,180,180,180,180,180,180,180,184,186,186,190,190,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,178,178,178,178,179,179,182,182,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,190,190,193,193,0,193,193,193,193,193,193,193,193,193,193,193,193,193,194,0,194,194,194,194,194,194,194,194,194,194,194,0,194,194,194,195,196,197,198,0,0,0,0,195,196,197,198,195,196,197,198,195,195,196,197,198,195,196,197,198,196,195,196,197,198,197,195,196,197,198,195,196,197,198,195,195,196,197,198,196,198,198,196,195,195,196,197,195,196,198,198,196,195,196,195,196,197,198,195,196,197,198,195,196,197,198,196,199,0,199,199,199,199,199,199,199,199,199,199,0,199,199,199,199,200,201,202,203,0,0,0,0,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,200,201,202,203,204,0,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,204,0,204,204,204,0,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,219,236,241,243,245,246,247,249,211,218,227,230,234,239,240,244,219,236,241,243,245,246,247,249,211,218,227,230,234,239,240,244,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,209,212,222,224,231,226,233,209,212,222,224,231,220,210,209,212,222,224,231,205,216,209,212,222,224,231,208,237,209,212,222,224,231,215,228,209,212,222,224,231,235,242,209,212,222,224,231,207,229,209,212,222,224,231,225,223,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,211,218,227,230,234,239,240,244,211,218,227,230,234,239,240,244,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,206,213,214,217,221,232,238,248,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,206,213,214,217,221,232,238,248,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,211,218,227,230,234,239,240,244,211,218,227,230,234,239,240,244,211,218,227,230,234,239,240,244,219,236,241,243,245,246,247,249,211,218,227,230,234,239,240,244,219,236,241,243,245,246,247,249,211,218,227,230,234,239,240,244,209,212,222,224,231,226,233,209,212,222,224,231,220,210,209,212,222,224,231,205,216,209,212,222,224,231,208,237,209,212,222,224,231,215,228,209,212,222,224,231,235,242,209,212,222,224,231,207,229,209,212,222,224,231,225,223,211,218,227,230,234,239,240,244,211,218,227,230,234,239,240,244,206,213,214,217,221,232,238,248,206,213,214,217,221,232,238,248,211,218,227,230,234,239,240,244,211,218,227,230,234,239,240,244,211,218,227,230,234,239,240,244,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,250,0,250,250,250,250,250,250,250,250,250,250,250,250,250,250,250,251,0,251,251,251,251,251,251,251,0,251,251,251,251,251,251,252,253,0,0,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,252,253,254,0,254,254,254,254,254,254,254,254,254,254,254,254,254,254,254,0,254,254,254,254,0,255,256,257,258,259,260,261,262,0,0,0,0,0,0,0,0,255,255,256,257,258,259,260,261,262,255,256,257,258,259,260,261,262,255,256,257,258,259,260,261,262,259,255,256,257,258,259,260,261,262,257,255,261,261,261,261,260,260,260,260,256,258,255,255,256,257,258,259,260,261,262,256,258,255,256,257,258,259,260,261,262,255,256,257,258,259,260,261,262,255,256,257,258,259,260,261,262,256,260,261,262,255,259,257,255,261,261,261,261,260,260,260,260,256,258,255,256,258,256,260,261,262,256,255,256,255,255,256,257,258,259,260,261,262,255,256,257,258,259,260,261,262,255,256,257,258,259,260,261,262,263,264,265,266,265,0,265,0,0,266,266,266,263,264,0,266,263,264,265,266,263,264,265,266,263,264,265,266,263,264,265,266,263,264,265,266,263,264,265,266,263,264,265,266,263,264,265,266,263,264,265,266,263,264,265,266,263,264,265,266,263,264,265,266,267,0,267,267,267,267,267,267,267,267,267,267,267,267,267,267,267,0,267,267,267,267,267,267,267,268,269,270,271,272,273,274,275,276,0,0,0,0,0,0,0,0,0,268,269,270,271,272,273,274,275,276,268,269,270,271,272,273,274,275,276,274,268,269,270,271,272,273,274,275,276,269,273,276,273,268,269,270,271,272,273,274,275,276,268,271,275,271,268,269,270,271,272,273,274,275,276,272,268,269,270,271,272,273,274,275,276,268,271,275,271,268,269,270,271,272,273,274,275,276,272,273,273,268,271,275,271,269,273,276,273,268,269,270,271,272,273,274,275,276,270,272,272,268,271,275,271,274,269,273,276,273,268,271,275,271,272,268,271,275,271,272,273,273,268,271,275,271,269,273,276,273,270,272,272,268,271,275,271,269,273,276,273,268,269,270,271,272,273,274,275,276,268,269,270,271,272,273,274,275,276,268,269,270,271,272,273,274,275,276,269,273,276,273,277,278,279,280,281,0,0,0,0,0,277,277,277,277,277,277,277,277,277,278,279,280,281,277,278,279,280,281,277,278,279,280,281,281,280,277,277,281,277,278,279,280,281,281,277,278,279,280,281,281,281,281,281,277,278,279,280,281,277,278,279,280,281,277,277,277,277,277,277,280,279,0,280,280,280,281,281,279,277,278,279,280,281,277,278,279,280,281,277,278,279,280,281,280,280,278,278,278,278,279,282,283,284,285,286,287,288,289,290,291,0,0,0,0,0,0,0,0,0,0,283,284,286,290,284,282,283,284,285,286,287,288,289,290,291,282,283,284,285,286,287,288,289,290,291,286,282,283,284,285,286,287,288,289,290,291,283,284,286,290,283,284,286,290,282,283,284,285,286,287,288,289,290,291,289,282,283,284,285,286,287,288,289,290,291,283,284,286,290,282,283,284,285,286,287,288,289,290,291,287,291,285,288,282,283,284,285,286,287,288,289,290,291,283,284,286,290,283,284,286,290,282,283,284,285,286,287,288,289,290,291,284,286,284,286,284,286,282,289,282,283,284,286,290,284,286,283,284,286,290,283,284,286,290,289,283,284,286,290,287,291,285,288,283,284,286,290,283,284,286,290,284,286,284,286,284,286,282,289,282,283,284,286,290,283,284,286,290,282,282,283,284,286,290,283,284,286,290,282,283,284,285,286,287,288,289,290,291,282,283,284,285,286,287,288,289,290,291,282,283,284,285,286,287,288,289,290,291,282,282,292,0,292,292,292,292,292,292,292,292,292,292,292,292,292,292,292,292,292,292,292,292,292,292,292,0,292,292,292,292,292,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,295,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,305,299,0,0,0,304,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,294,302,0,0,307,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,307,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,0,0,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,301,0,301,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,309,294,0,0,0,0,0,0,0,0,302,295,0,295,297,300,308,293,297,300,308,293,303,300,308,293,307,295,305,299,304,294,302,307,307,301,301,309,294,302,295,295,297,300,308,293,297,300,308,293,303,300,308,293,307,301,307,307,301,298,296,310,306,295,295,303,300,308,293,301,307,307,0,301,298,296,310,306,295,295,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,303,300,308,293,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,311,0,311,311,311,311,311,311,311,311,311,311,311,311,311,311,0,311,311,311,312,313,314,315,316,0,0,0,0,0,312,313,314,315,316,312,313,314,315,316,312,313,314,315,316,312,313,314,315,316,312,313,314,315,316,312,313,314,315,316,312,313,314,315,316,312,313,314,315,316,316,314,314,316,316,316,316,314,314,316,316,316,315,313,312,316,314,314,316,316,316,316,314,314,316,316,316,315,313,312,312,312,312,312,312,312,312,312,312,312,312,312,312,312,313,314,315,316,312,313,314,315,316,312,313,314,315,316,312,317,0,317,317,317,317,317,317,317,317,317,317,0,317,317,317,318,319,0,0,318,318,319,318,319,318,319,318,319,318,319,318,318,319,318,319,319,318,319,319,319,318,318,319,319,319,318,319,318,319,318,319,320,0,320,320,320,320,320,320,320,320,0,320,320,320,321,0,321,321,321,321,321,321,321,321,321,321,321,321,321,321,321,322,0,322,322,322,322,322,322,322,322,322,322,322,322,322,322,322,0,322,322,322,322,322,322,322,322,322,323,324,325,326,0,0,0,0,326,323,323,324,325,326,323,324,325,326,323,324,325,326,325,325,323,324,325,326,323,324,325,326,323,324,325,326,323,324,325,326,323,324,325,326,324,326,323,325,325,324,323,324,325,326,323,324,325,326,323,324,325,326,327,0,327,327,327,327,327,327,327,0,327,327,327,327,327,327,327,327,327,327,327,327,327,327,327,327,327,327,327,327,327,327,327,327,327,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,342,338,334,339,348,346,345,333,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,347,341,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,343,341,331,348,346,345,333,334,341,348,346,345,333,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,340,344,349,341,348,346,345,333,331,347,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,334,339,348,346,345,347,333,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,329,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,331,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,334,339,348,346,345,333,331,331,330,340,334,339,348,346,345,347,333,344,341,348,346,345,333,348,346,345,333,331,331,349,331,341,341,348,328,346,345,333,342,338,334,339,348,346,345,333,347,341,343,341,331,348,346,345,333,334,341,348,346,345,333,340,344,349,341,348,346,345,333,331,347,334,339,348,346,345,347,333,329,331,334,339,348,346,345,333,331,331,330,340,334,339,348,346,345,347,333,344,341,348,346,345,333,348,346,345,333,331,331,349,331,341,341,348,328,346,345,333,331,331,347,347,349,331,341,341,348,328,346,345,333,331,337,332,336,335,347,331,331,347,347,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,349,331,341,341,348,328,346,345,333,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,331,337,332,336,335,347,350,0,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,350,0,350,350,350,350,350,350,350,350,350,350,350,350,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,368,364,355,363,364,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,368,364,368,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,364,358,362,369,364,364,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,365,365,368,368,368,368,367,367,367,361,361,361,353,359,361,361,353,353,361,361,361,353,359,361,353,361,353,355,363,367,351,352,354,356,357,366,367,367,367,367,351,352,354,356,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,368,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,368,368,368,368,368,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,368,358,368,368,370,363,363,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,367,364,364,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,371,371,367,367,367,367,367,364,367,367,361,361,361,364,361,353,364,367,367,368,364,355,363,364,368,364,368,364,358,362,369,364,364,365,365,368,368,368,368,367,367,367,361,361,361,353,359,361,361,353,353,361,361,361,353,359,361,353,361,353,355,363,367,351,352,354,356,357,366,367,367,367,367,351,352,354,356,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,351,352,354,357,366,368,368,368,368,368,368,368,358,368,368,370,363,363,367,364,364,371,371,367,367,367,367,367,364,367,367,361,361,361,364,361,353,364,367,367,364,368,358,367,367,360,364,368,364,367,367,364,360,360,360,364,368,367,361,353,361,361,353,353,361,361,353,353,361,353,361,353,368,371,371,364,367,371,371,364,364,368,358,367,367,360,364,368,364,367,367,364,360,360,360,364,368,367,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,361,353,361,361,353,353,361,361,353,353,361,353,361,353,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,368,371,371,364,367,371,371,364,372,0,372,372,372,372,372,372,372,372,372,0,372,372,372,372,373,374,375,0,0,0,373,374,375,373,374,375,373,374,375,373,374,375,373,374,373,374,375,373,374,375,375,375,375,373,373,374,375,373,374,375,375,373,373,374,375,375,375,373,375,373,373,374,373,374,375,373,374,375,373,374,375,373,374,376,0,376,376,376,376,376,376,376,376,376,376,0,376,376,376,376,376,376,376,376,376,376,376,376,377,378,379,380,0,0,0,0,377,378,379,380,377,378,379,380,377,378,379,380,378,378,377,378,379,380,378,380,377,378,379,380,377,377,378,379,380,377,378,379,380,379,377,378,379,380,380,380,380,378,378,378,378,380,377,379,380,380,380,378,380,377,380,380,377,380,377,378,379,380,377,378,379,380,377,378,379,380,381,0,381,381,381,381,381,381,381,381,381,381,381,0,381,381,381,381,381,381,381,382,383,384,385,386,0,0,0,0,0,382,383,384,385,386,382,383,384,385,386,382,383,384,385,386,382,383,384,385,386,382,382,383,384,385,386,382,386,386,384,386,382,383,384,385,386,382,383,384,385,386,382,383,384,385,386,382,382,382,386,386,384,386,382,385,383,385,383,382,383,384,385,386,382,383,384,385,386,382,383,384,385,386,387,0,387,387,387,387,387,387,387,387,387,387,387,387,387,387,387,387,387,387,387,387,0,387,387,387,387,387,387,387,387,387,387,387,387,387,387,387,387,387,387,0,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,397,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,403,411,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,403,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,411,411,399,412,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,411,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,392,397,397,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,409,409,402,408,389,400,409,406,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,407,403,403,410,396,408,389,400,388,408,389,400,395,398,408,389,400,393,411,411,404,397,403,411,403,411,411,399,412,411,392,397,397,409,409,402,408,389,400,409,406,407,403,403,410,396,408,389,400,388,408,389,400,395,398,408,389,400,393,411,411,404,411,397,411,397,411,390,411,405,407,403,403,391,401,411,397,403,408,389,400,394,408,389,400,397,397,411,397,411,397,411,390,411,405,407,403,403,391,401,411,397,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,403,408,389,400,394,408,389,400,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,397,397,413,414,415,416,413,415,0,416,413,415,413,0,415,415,0,0,416,414,414,414,416,416,413,414,415,416,413,414,415,416,413,414,415,416,413,414,415,416,413,414,415,416,413,414,415,416,413,414,415,416,413,414,415,416,413,414,415,416,413,414,415,416,413,414,415,416,413,414,415,416,417,0,417,417,417,417,417,417,417,417,417,417,0,417,417,417,417,417,0,418,419,420,421,0,0,0,0,418,418,419,420,421,418,419,420,421,418,419,420,421,421,418,419,420,421,420,419,418,418,419,420,421,418,419,418,419,420,421,418,419,420,421,418,419,420,421,418,421,420,419,418,418,419,418,420,418,418,419,420,421,418,419,420,421,418,419,420,421,420,422,423,424,0,423,423,0,422,424,422,424,422,424,0,422,424,422,423,424,422,423,424,422,423,424,422,423,424,422,423,424,422,423,424,422,423,424,422,423,424,422,423,424,422,423,424,422,423,424,422,423,424],"f":[null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],null,null,[[],["interrupt",4]],null,null,[[["interrupt",4]],["bool",15]],[[["formatter",3]],["result",6]],[[]],null,[[]],null,[[],["u16",15]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,[[]],[[]],[[],["adc",3]],[[],[["reg",3,["cs","rw"]],["rw",3],["cs",3]]],[[],[["div",3],["rw",3],["reg",3,["div","rw"]]]],[[["adc",3]],["bool",15]],[[],[["reg",3,["fcs","rw"]],["fcs",3],["rw",3]]],[[],[["reg",3,["fifo","rw"]],["fifo",3],["rw",3]]],[[]],[[],[["int",3],["reg",3,["int","rw"]],["rw",3]]],[[],[["int",3],["reg",3,["int","rw"]],["rw",3]]],[[]],[[],[["int",3],["reg",3,["int","rw"]],["rw",3]]],[[],[["int",3],["reg",3,["int","rw"]],["rw",3]]],[[["adc",3]],["bool",15]],null,[[],[["reg",3,["result","rw"]],["result",3],["rw",3]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["fifo",3]],[[],["div",3]],[[],["result",3]],[[],["fcs",3]],[[],["cs",3]],[[],["int",3]],[[],["fifo",3]],[[],["div",3]],[[],["result",3]],[[],["fcs",3]],[[],["cs",3]],[[],["int",3]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["fifo",3]],["bool",15]],[[["div",3]],["bool",15]],[[["result",3]],["bool",15]],[[["fcs",3]],["bool",15]],[[["cs",3]],["bool",15]],[[["int",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["u16",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u8",15]],[[["fifo",3]],["bool",15]],[[["div",3]],["bool",15]],[[["result",3]],["bool",15]],[[["fcs",3]],["bool",15]],[[["cs",3]],["bool",15]],[[["int",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u8",15]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["u16",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["bool",15]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["bool",15]],[[],["u16",15]],null,null,[[]],[[]],[[],[["rw",3],["reg",3,["buspriority","rw"]],["buspriority",3]]],[[],[["buspriorityack",3],["reg",3,["buspriorityack","rw"]],["rw",3]]],[[],["busctrl",3]],[[["busctrl",3]],["bool",15]],[[]],[[]],[[["busctrl",3]],["bool",15]],[[["usize",15]],[["rw",3],["reg",3,["perfctr","rw"]],["perfctr",3]]],[[["usize",15]],[["reg",3,["perfsel","rw"]],["perfsel",3],["rw",3]]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["perfctr",3]],[[],["perfsel",3]],[[],["buspriorityack",3]],[[],["buspriority",3]],[[],["perfctr",3]],[[],["perfsel",3]],[[],["buspriorityack",3]],[[],["buspriority",3]],[[],["bool",15]],[[],["bool",15]],[[["perfctr",3]],["bool",15]],[[["perfsel",3]],["bool",15]],[[["buspriorityack",3]],["bool",15]],[[["buspriority",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["perfctr",3]],["bool",15]],[[["perfsel",3]],["bool",15]],[[["buspriorityack",3]],["bool",15]],[[["buspriority",3]],["bool",15]],[[],["u32",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u32",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,[[]],[[]],[[],[["reg",3,["clkadcctrl","rw"]],["rw",3],["clkadcctrl",3]]],[[],[["rw",3],["reg",3,["clkadcdiv","rw"]],["clkadcdiv",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["rw",3],["reg",3,["clkgpout0ctrl","rw"]],["clkgpout0ctrl",3]]],[[],[["clkgpout0div",3],["rw",3],["reg",3,["clkgpout0div","rw"]]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["reg",3,["clkgpout1ctrl","rw"]],["clkgpout1ctrl",3],["rw",3]]],[[],[["reg",3,["clkgpout1div","rw"]],["clkgpout1div",3],["rw",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["reg",3,["clkgpout2ctrl","rw"]],["rw",3],["clkgpout2ctrl",3]]],[[],[["clkgpout2div",3],["reg",3,["clkgpout2div","rw"]],["rw",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["clkgpout3ctrl",3],["rw",3],["reg",3,["clkgpout3ctrl","rw"]]]],[[],[["clkgpout3div",3],["rw",3],["reg",3,["clkgpout3div","rw"]]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["reg",3,["clkperictrl","rw"]],["rw",3],["clkperictrl",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["reg",3,["clkrefctrl","rw"]],["rw",3],["clkrefctrl",3]]],[[],[["reg",3,["clkrefdiv","rw"]],["rw",3],["clkrefdiv",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["clkrtcctrl",3],["reg",3,["clkrtcctrl","rw"]],["rw",3]]],[[],[["reg",3,["clkrtcdiv","rw"]],["clkrtcdiv",3],["rw",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["clksysctrl",3],["rw",3],["reg",3,["clksysctrl","rw"]]]],[[],[["rw",3],["clksysdiv",3],["reg",3,["clksysdiv","rw"]]]],[[],[["rw",3],["reg",3,["clksysresusctrl","rw"]],["clksysresusctrl",3]]],[[],[["rw",3],["reg",3,["clksysresusstatus","rw"]],["clksysresusstatus",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["rw",3],["clkusbctrl",3],["reg",3,["clkusbctrl","rw"]]]],[[],[["clkusbdiv",3],["reg",3,["clkusbdiv","rw"]],["rw",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],["clocks",3]],[[],[["enabled0",3],["rw",3],["reg",3,["enabled0","rw"]]]],[[],[["enabled1",3],["reg",3,["enabled1","rw"]],["rw",3]]],[[["clocks",3]],["bool",15]],[[],[["fc0delay",3],["rw",3],["reg",3,["fc0delay","rw"]]]],[[],[["rw",3],["reg",3,["fc0interval","rw"]],["fc0interval",3]]],[[],[["fc0maxkhz",3],["reg",3,["fc0maxkhz","rw"]],["rw",3]]],[[],[["fc0minkhz",3],["rw",3],["reg",3,["fc0minkhz","rw"]]]],[[],[["rw",3],["fc0refkhz",3],["reg",3,["fc0refkhz","rw"]]]],[[],[["reg",3,["fc0result","rw"]],["fc0result",3],["rw",3]]],[[],[["reg",3,["fc0src","rw"]],["rw",3],["fc0src",3]]],[[],[["reg",3,["fc0status","rw"]],["fc0status",3],["rw",3]]],[[]],[[],[["int",3],["rw",3],["reg",3,["int","rw"]]]],[[],[["int",3],["rw",3],["reg",3,["int","rw"]]]],[[]],[[],[["int",3],["rw",3],["reg",3,["int","rw"]]]],[[],[["int",3],["rw",3],["reg",3,["int","rw"]]]],[[["clocks",3]],["bool",15]],null,[[],[["reg",3,["sleepen0","rw"]],["sleepen0",3],["rw",3]]],[[],[["sleepen1",3],["rw",3],["reg",3,["sleepen1","rw"]]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,[[],[["rw",3],["reg",3,["wakeen0","rw"]],["wakeen0",3]]],[[],[["wakeen1",3],["rw",3],["reg",3,["wakeen1","rw"]]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["clksysctrlauxsrc",3]],[[],["clkgpout3ctrlauxsrc",3]],[[],["clkusbctrlauxsrc",3]],[[],["clkgpout0ctrlauxsrc",3]],[[],["clkperictrlauxsrc",3]],[[],["clkadcctrlauxsrc",3]],[[],["clkgpout1ctrlauxsrc",3]],[[],["clkgpout2ctrlauxsrc",3]],[[],["clkrtcctrlauxsrc",3]],[[],["clkrefctrlauxsrc",3]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["clksysctrl",3]],[[],["wakeen1",3]],[[],["fc0refkhz",3]],[[],["fc0result",3]],[[],["wakeen0",3]],[[],["clkadcdiv",3]],[[],["fc0minkhz",3]],[[],["clksysresusstatus",3]],[[],["clkgpout3ctrl",3]],[[],["clkrtcdiv",3]],[[],["clkusbctrl",3]],[[],["sleepen0",3]],[[],["clkgpout0ctrl",3]],[[],["clkperictrl",3]],[[],["clkgpout2div",3]],[[],["clkusbdiv",3]],[[],["enabled1",3]],[[],["clksysdiv",3]],[[],["fc0src",3]],[[],["clkgpout0div",3]],[[],["fc0delay",3]],[[],["clksysresusctrl",3]],[[],["sleepen1",3]],[[],["fc0status",3]],[[],["clkadcctrl",3]],[[],["clkgpout1ctrl",3]],[[],["clkgpout2ctrl",3]],[[],["clkrtcctrl",3]],[[],["fc0maxkhz",3]],[[],["enabled0",3]],[[],["fc0interval",3]],[[],["clkrefctrl",3]],[[],["clkgpout1div",3]],[[],["clkgpout3div",3]],[[],["clkrefdiv",3]],[[],["int",3]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["clksysctrl",3]],[[],["wakeen1",3]],[[],["fc0refkhz",3]],[[],["fc0result",3]],[[],["wakeen0",3]],[[],["clkadcdiv",3]],[[],["fc0minkhz",3]],[[],["clksysresusstatus",3]],[[],["clkgpout3ctrl",3]],[[],["clkrtcdiv",3]],[[],["clkusbctrl",3]],[[],["sleepen0",3]],[[],["clkgpout0ctrl",3]],[[],["clkperictrl",3]],[[],["clkgpout2div",3]],[[],["clkusbdiv",3]],[[],["enabled1",3]],[[],["clksysdiv",3]],[[],["fc0src",3]],[[],["clkgpout0div",3]],[[],["fc0delay",3]],[[],["clksysresusctrl",3]],[[],["sleepen1",3]],[[],["fc0status",3]],[[],["clkadcctrl",3]],[[],["clkgpout1ctrl",3]],[[],["clkgpout2ctrl",3]],[[],["clkrtcctrl",3]],[[],["fc0maxkhz",3]],[[],["enabled0",3]],[[],["fc0interval",3]],[[],["clkrefctrl",3]],[[],["clkgpout1div",3]],[[],["clkgpout3div",3]],[[],["clkrefdiv",3]],[[],["int",3]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["clksysctrl",3]],["bool",15]],[[["wakeen1",3]],["bool",15]],[[["fc0refkhz",3]],["bool",15]],[[["fc0result",3]],["bool",15]],[[["wakeen0",3]],["bool",15]],[[["clkadcdiv",3]],["bool",15]],[[["fc0minkhz",3]],["bool",15]],[[["clksysresusstatus",3]],["bool",15]],[[["clkgpout3ctrl",3]],["bool",15]],[[["clkrtcdiv",3]],["bool",15]],[[["clkusbctrl",3]],["bool",15]],[[["sleepen0",3]],["bool",15]],[[["clkgpout0ctrl",3]],["bool",15]],[[["clkperictrl",3]],["bool",15]],[[["clkgpout2div",3]],["bool",15]],[[["clkusbdiv",3]],["bool",15]],[[["enabled1",3]],["bool",15]],[[["clksysdiv",3]],["bool",15]],[[["fc0src",3]],["bool",15]],[[["clkgpout0div",3]],["bool",15]],[[["fc0delay",3]],["bool",15]],[[["clksysresusctrl",3]],["bool",15]],[[["sleepen1",3]],["bool",15]],[[["fc0status",3]],["bool",15]],[[["clkadcctrl",3]],["bool",15]],[[["clkgpout1ctrl",3]],["bool",15]],[[["clkgpout2ctrl",3]],["bool",15]],[[["clkrtcctrl",3]],["bool",15]],[[["fc0maxkhz",3]],["bool",15]],[[["enabled0",3]],["bool",15]],[[["fc0interval",3]],["bool",15]],[[["clkrefctrl",3]],["bool",15]],[[["clkgpout1div",3]],["bool",15]],[[["clkgpout3div",3]],["bool",15]],[[["clkrefdiv",3]],["bool",15]],[[["int",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u32",15]],[[],["u32",15]],[[],["u32",15]],[[],["fc0src",3]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u8",15]],[[],["u32",15]],[[],["u32",15]],[[],["u8",15]],[[],["u32",15]],[[],["u32",15]],[[],["u32",15]],[[],["u32",15]],[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u32",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["clksysctrl",3]],["bool",15]],[[["wakeen1",3]],["bool",15]],[[["fc0refkhz",3]],["bool",15]],[[["fc0result",3]],["bool",15]],[[["wakeen0",3]],["bool",15]],[[["clkadcdiv",3]],["bool",15]],[[["fc0minkhz",3]],["bool",15]],[[["clksysresusstatus",3]],["bool",15]],[[["clkgpout3ctrl",3]],["bool",15]],[[["clkrtcdiv",3]],["bool",15]],[[["clkusbctrl",3]],["bool",15]],[[["sleepen0",3]],["bool",15]],[[["clkgpout0ctrl",3]],["bool",15]],[[["clkperictrl",3]],["bool",15]],[[["clkgpout2div",3]],["bool",15]],[[["clkusbdiv",3]],["bool",15]],[[["enabled1",3]],["bool",15]],[[["clksysdiv",3]],["bool",15]],[[["fc0src",3]],["bool",15]],[[["clkgpout0div",3]],["bool",15]],[[["fc0delay",3]],["bool",15]],[[["clksysresusctrl",3]],["bool",15]],[[["sleepen1",3]],["bool",15]],[[["fc0status",3]],["bool",15]],[[["clkadcctrl",3]],["bool",15]],[[["clkgpout1ctrl",3]],["bool",15]],[[["clkgpout2ctrl",3]],["bool",15]],[[["clkrtcctrl",3]],["bool",15]],[[["fc0maxkhz",3]],["bool",15]],[[["enabled0",3]],["bool",15]],[[["fc0interval",3]],["bool",15]],[[["clkrefctrl",3]],["bool",15]],[[["clkgpout1div",3]],["bool",15]],[[["clkgpout3div",3]],["bool",15]],[[["clkrefdiv",3]],["bool",15]],[[["int",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[["clksysctrlauxsrc",3]]],[[["clkgpout3ctrlauxsrc",3]]],[[["clkusbctrlauxsrc",3]]],[[["clkgpout0ctrlauxsrc",3]]],[[["clkperictrlauxsrc",3]]],[[["clkadcctrlauxsrc",3]]],[[["clkgpout1ctrlauxsrc",3]]],[[["clkgpout2ctrlauxsrc",3]]],[[["clkrtcctrlauxsrc",3]]],[[["clkrefctrlauxsrc",3]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u32",15]]],[[["u32",15]]],[[["u32",15]]],[[["fc0src",3]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["u8",15]]],[[["u32",15]]],[[["u32",15]]],[[["u8",15]]],[[["u32",15]]],[[["u32",15]]],[[["u32",15]]],[[["u32",15]]],[[["u8",15]]],[[["u32",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["clksysctrlsrc",3]]],[[["clkrefctrlsrc",3]]],[[["u8",15]]],[[["bool",15]]],[[],["bool",15]],[[],["clksysctrlsrc",3]],[[],["clkrefctrlsrc",3]],[[],["u8",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["bool",15]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["clkrefctrlsrc",3]],[[],["clkgpout3ctrlauxsrc",3]],[[],["clkrtcctrlauxsrc",3]],[[],["clkgpout0ctrlauxsrc",3]],[[],["fc0src",3]],[[],["clksysctrlauxsrc",3]],[[],["clksysctrlsrc",3]],[[],["clkperictrlauxsrc",3]],[[],["clkadcctrlauxsrc",3]],[[],["clkusbctrlauxsrc",3]],[[],["clkrefctrlauxsrc",3]],[[],["clkgpout1ctrlauxsrc",3]],[[],["clkgpout2ctrlauxsrc",3]],[[["clkrefctrlsrc",3]],["ordering",4]],[[["clkgpout3ctrlauxsrc",3]],["ordering",4]],[[["clkrtcctrlauxsrc",3]],["ordering",4]],[[["clkgpout0ctrlauxsrc",3]],["ordering",4]],[[["fc0src",3]],["ordering",4]],[[["clksysctrlauxsrc",3]],["ordering",4]],[[["clksysctrlsrc",3]],["ordering",4]],[[["clkperictrlauxsrc",3]],["ordering",4]],[[["clkadcctrlauxsrc",3]],["ordering",4]],[[["clkusbctrlauxsrc",3]],["ordering",4]],[[["clkrefctrlauxsrc",3]],["ordering",4]],[[["clkgpout1ctrlauxsrc",3]],["ordering",4]],[[["clkgpout2ctrlauxsrc",3]],["ordering",4]],[[["clkrefctrlsrc",3]],["bool",15]],[[["clkgpout3ctrlauxsrc",3]],["bool",15]],[[["clkrtcctrlauxsrc",3]],["bool",15]],[[["clkgpout0ctrlauxsrc",3]],["bool",15]],[[["fc0src",3]],["bool",15]],[[["clksysctrlauxsrc",3]],["bool",15]],[[["clksysctrlsrc",3]],["bool",15]],[[["clkperictrlauxsrc",3]],["bool",15]],[[["clkadcctrlauxsrc",3]],["bool",15]],[[["clkusbctrlauxsrc",3]],["bool",15]],[[["clkrefctrlauxsrc",3]],["bool",15]],[[["clkgpout1ctrlauxsrc",3]],["bool",15]],[[["clkgpout2ctrlauxsrc",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["clkrefctrlsrc",3]],["bool",15]],[[["clkgpout3ctrlauxsrc",3]],["bool",15]],[[["clkrtcctrlauxsrc",3]],["bool",15]],[[["clkgpout0ctrlauxsrc",3]],["bool",15]],[[["fc0src",3]],["bool",15]],[[["clksysctrlauxsrc",3]],["bool",15]],[[["clksysctrlsrc",3]],["bool",15]],[[["clkperictrlauxsrc",3]],["bool",15]],[[["clkadcctrlauxsrc",3]],["bool",15]],[[["clkusbctrlauxsrc",3]],["bool",15]],[[["clkrefctrlauxsrc",3]],["bool",15]],[[["clkgpout1ctrlauxsrc",3]],["bool",15]],[[["clkgpout2ctrlauxsrc",3]],["bool",15]],[[["clkrefctrlsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["clkgpout3ctrlauxsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["clkrtcctrlauxsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["clkgpout0ctrlauxsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["fc0src",3]],[["option",4,["ordering"]],["ordering",4]]],[[["clksysctrlauxsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["clksysctrlsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["clkperictrlauxsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["clkadcctrlauxsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["clkusbctrlauxsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["clkrefctrlauxsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["clkgpout1ctrlauxsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["clkgpout2ctrlauxsrc",3]],[["option",4,["ordering"]],["ordering",4]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["rw",3]],[[],["r",3]],[[],["w",3]],[[],["reg",3]],[[["rw",3]],["bool",15]],[[["r",3]],["bool",15]],[[["w",3]],["bool",15]],[[["reg",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["reg",3]],["bool",15]],[[]],[[]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[]],[[]],null,null,null,null,[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[]],[[]],[[]],[[]],[[["usize",15]],["channel",3]],[[],[["chanabort",3],["reg",3,["chanabort","rw"]],["rw",3]]],[[],["channel",3]],[[],["dma",3]],[[],[["rw",3],["reg",3,["ctrltrig","rw"]],["ctrltrig",3]]],[[],[["dbgctdreq",3],["rw",3],["reg",3,["dbgctdreq","rw"]]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[["channel",3]],["bool",15]],[[["dma",3]],["bool",15]],[[],[["rw",3],["reg",3,["fifolevels","rw"]],["fifolevels",3]]],[[]],[[]],[[],[["reg",3,["inte0","rw"]],["inte0",3],["rw",3]]],[[],[["reg",3,["inte1","rw"]],["inte1",3],["rw",3]]],[[],[["intf0",3],["rw",3],["reg",3,["intf0","rw"]]]],[[],[["reg",3,["intf1","rw"]],["intf1",3],["rw",3]]],[[]],[[]],[[],[["reg",3,["intr","rw"]],["intr",3],["rw",3]]],[[],[["reg",3,["ints0","rw"]],["ints0",3],["rw",3]]],[[],[["reg",3,["ints1","rw"]],["ints1",3],["rw",3]]],[[],[["multichantrigger",3],["rw",3],["reg",3,["multichantrigger","rw"]]]],[[],[["nchannels",3],["rw",3],["reg",3,["nchannels","rw"]]]],[[["channel",3]],["bool",15]],[[["dma",3]],["bool",15]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],null,[[],[["reg",3,["sniffctrl","rw"]],["rw",3],["sniffctrl",3]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[["usize",15]],[["timer",3],["rw",3],["reg",3,["timer","rw"]]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],null,[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["calc",3]],[[],["u8",15]],[[],["u8",15]],[[],["u16",15]],[[],["intf0",3]],[[],["sniffctrl",3]],[[],["ints1",3]],[[],["ints0",3]],[[],["nchannels",3]],[[],["intr",3]],[[],["multichantrigger",3]],[[],["dbgctdreq",3]],[[],["intf1",3]],[[],["fifolevels",3]],[[],["timer",3]],[[],["chanabort",3]],[[],["inte1",3]],[[],["inte0",3]],[[],["ctrltrig",3]],[[],["datasize",3]],[[],["intf0",3]],[[],["sniffctrl",3]],[[],["ints1",3]],[[],["ints0",3]],[[],["nchannels",3]],[[],["intr",3]],[[],["multichantrigger",3]],[[],["dbgctdreq",3]],[[],["intf1",3]],[[],["fifolevels",3]],[[],["timer",3]],[[],["chanabort",3]],[[],["inte1",3]],[[],["inte0",3]],[[],["ctrltrig",3]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[["intf0",3]],["bool",15]],[[["sniffctrl",3]],["bool",15]],[[["ints1",3]],["bool",15]],[[["ints0",3]],["bool",15]],[[["nchannels",3]],["bool",15]],[[["intr",3]],["bool",15]],[[["multichantrigger",3]],["bool",15]],[[["dbgctdreq",3]],["bool",15]],[[["intf1",3]],["bool",15]],[[["fifolevels",3]],["bool",15]],[[["timer",3]],["bool",15]],[[["chanabort",3]],["bool",15]],[[["inte1",3]],["bool",15]],[[["inte0",3]],["bool",15]],[[["ctrltrig",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["u16",15]],[[],["u8",15]],[[["intf0",3]],["bool",15]],[[["sniffctrl",3]],["bool",15]],[[["ints1",3]],["bool",15]],[[["ints0",3]],["bool",15]],[[["nchannels",3]],["bool",15]],[[["intr",3]],["bool",15]],[[["multichantrigger",3]],["bool",15]],[[["dbgctdreq",3]],["bool",15]],[[["intf1",3]],["bool",15]],[[["fifolevels",3]],["bool",15]],[[["timer",3]],["bool",15]],[[["chanabort",3]],["bool",15]],[[["inte1",3]],["bool",15]],[[["inte0",3]],["bool",15]],[[["ctrltrig",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["calc",3]]],[[["u8",15]]],[[["u8",15]]],[[["u16",15]]],[[["datasize",3]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["u16",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["u8",15]]],[[["treqsel",3]]],[[["u8",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[],["bool",15]],[[],["u8",15]],[[],["treqsel",3]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["u8",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[],["datasize",3]],[[],["calc",3]],[[],["treqsel",3]],[[["datasize",3]],["ordering",4]],[[["calc",3]],["ordering",4]],[[["treqsel",3]],["ordering",4]],[[["datasize",3]],["bool",15]],[[["calc",3]],["bool",15]],[[["treqsel",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[["datasize",3]],["bool",15]],[[["calc",3]],["bool",15]],[[["treqsel",3]],["bool",15]],[[["datasize",3]],[["option",4,["ordering"]],["ordering",4]]],[[["calc",3]],[["option",4,["ordering"]],["ordering",4]]],[[["treqsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,[[]],[[]],[[],["i2c",3]],[[["i2c",3]],["bool",15]],[[]],[[],[["icackgeneralcall",3],["rw",3],["reg",3,["icackgeneralcall","rw"]]]],[[],[["icclractivity",3],["reg",3,["icclractivity","rw"]],["rw",3]]],[[],[["reg",3,["icclrgencall","rw"]],["icclrgencall",3],["rw",3]]],[[],[["rw",3],["reg",3,["icclrintr","rw"]],["icclrintr",3]]],[[],[["reg",3,["icclrrdreq","rw"]],["rw",3],["icclrrdreq",3]]],[[],[["reg",3,["icclrrestartdet","rw"]],["icclrrestartdet",3],["rw",3]]],[[],[["icclrrxdone",3],["rw",3],["reg",3,["icclrrxdone","rw"]]]],[[],[["icclrrxover",3],["reg",3,["icclrrxover","rw"]],["rw",3]]],[[],[["reg",3,["icclrrxunder","rw"]],["rw",3],["icclrrxunder",3]]],[[],[["reg",3,["icclrstartdet","rw"]],["icclrstartdet",3],["rw",3]]],[[],[["icclrstopdet",3],["rw",3],["reg",3,["icclrstopdet","rw"]]]],[[],[["rw",3],["icclrtxabrt",3],["reg",3,["icclrtxabrt","rw"]]]],[[],[["reg",3,["icclrtxover","rw"]],["rw",3],["icclrtxover",3]]],[[],[["iccompparam1",3],["rw",3],["reg",3,["iccompparam1","rw"]]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["iccon","rw"]],["iccon",3],["rw",3]]],[[],[["icdatacmd",3],["rw",3],["reg",3,["icdatacmd","rw"]]]],[[],[["icdmacr",3],["reg",3,["icdmacr","rw"]],["rw",3]]],[[],[["icdmardlr",3],["rw",3],["reg",3,["icdmardlr","rw"]]]],[[],[["reg",3,["icdmatdlr","rw"]],["icdmatdlr",3],["rw",3]]],[[],[["icenable",3],["reg",3,["icenable","rw"]],["rw",3]]],[[],[["icenablestatus",3],["rw",3],["reg",3,["icenablestatus","rw"]]]],[[],[["rw",3],["icfssclhcnt",3],["reg",3,["icfssclhcnt","rw"]]]],[[],[["reg",3,["icfsscllcnt","rw"]],["icfsscllcnt",3],["rw",3]]],[[],[["icfsspklen",3],["rw",3],["reg",3,["icfsspklen","rw"]]]],[[],[["reg",3,["icintrmask","rw"]],["icintrmask",3],["rw",3]]],[[],[["reg",3,["icintrstat","rw"]],["icintrstat",3],["rw",3]]],[[],[["icrawintrstat",3],["rw",3],["reg",3,["icrawintrstat","rw"]]]],[[],[["icrxtl",3],["rw",3],["reg",3,["icrxtl","rw"]]]],[[],[["reg",3,["icrxflr","rw"]],["icrxflr",3],["rw",3]]],[[],[["reg",3,["icsar","rw"]],["icsar",3],["rw",3]]],[[],[["icsdahold",3],["reg",3,["icsdahold","rw"]],["rw",3]]],[[],[["reg",3,["icsdasetup","rw"]],["icsdasetup",3],["rw",3]]],[[],[["reg",3,["icslvdatanackonly","rw"]],["rw",3],["icslvdatanackonly",3]]],[[],[["rw",3],["icsssclhcnt",3],["reg",3,["icsssclhcnt","rw"]]]],[[],[["rw",3],["icssscllcnt",3],["reg",3,["icssscllcnt","rw"]]]],[[],[["icstatus",3],["rw",3],["reg",3,["icstatus","rw"]]]],[[],[["rw",3],["ictar",3],["reg",3,["ictar","rw"]]]],[[],[["ictxabrtsource",3],["reg",3,["ictxabrtsource","rw"]],["rw",3]]],[[],[["reg",3,["ictxtl","rw"]],["rw",3],["ictxtl",3]]],[[],[["ictxflr",3],["rw",3],["reg",3,["ictxflr","rw"]]]],[[]],[[["i2c",3]],["bool",15]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["iccon",3]],[[],["icrxflr",3]],[[],["icslvdatanackonly",3]],[[],["icfsspklen",3]],[[],["icclrrdreq",3]],[[],["icclrintr",3]],[[],["icclrrxunder",3]],[[],["icsdasetup",3]],[[],["icdmardlr",3]],[[],["icrxtl",3]],[[],["ictxtl",3]],[[],["icdatacmd",3]],[[],["iccompparam1",3]],[[],["icackgeneralcall",3]],[[],["icintrmask",3]],[[],["icclrstopdet",3]],[[],["icclrrxover",3]],[[],["icfsscllcnt",3]],[[],["icclrtxover",3]],[[],["ictxabrtsource",3]],[[],["icdmatdlr",3]],[[],["icfssclhcnt",3]],[[],["icstatus",3]],[[],["icclrstartdet",3]],[[],["icclrtxabrt",3]],[[],["icintrstat",3]],[[],["ictxflr",3]],[[],["icclrrestartdet",3]],[[],["icrawintrstat",3]],[[],["icsdahold",3]],[[],["icenable",3]],[[],["icsssclhcnt",3]],[[],["ictar",3]],[[],["icclrrxdone",3]],[[],["icclractivity",3]],[[],["icclrgencall",3]],[[],["icdmacr",3]],[[],["icsar",3]],[[],["icenablestatus",3]],[[],["icssscllcnt",3]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["iccon",3]],[[],["icrxflr",3]],[[],["icslvdatanackonly",3]],[[],["icfsspklen",3]],[[],["icclrrdreq",3]],[[],["icclrintr",3]],[[],["icclrrxunder",3]],[[],["icsdasetup",3]],[[],["icdmardlr",3]],[[],["icrxtl",3]],[[],["ictxtl",3]],[[],["icdatacmd",3]],[[],["iccompparam1",3]],[[],["icackgeneralcall",3]],[[],["icintrmask",3]],[[],["icclrstopdet",3]],[[],["icclrrxover",3]],[[],["icfsscllcnt",3]],[[],["icclrtxover",3]],[[],["ictxabrtsource",3]],[[],["icdmatdlr",3]],[[],["icfssclhcnt",3]],[[],["icstatus",3]],[[],["icclrstartdet",3]],[[],["icclrtxabrt",3]],[[],["icintrstat",3]],[[],["ictxflr",3]],[[],["icclrrestartdet",3]],[[],["icrawintrstat",3]],[[],["icsdahold",3]],[[],["icenable",3]],[[],["icsssclhcnt",3]],[[],["ictar",3]],[[],["icclrrxdone",3]],[[],["icclractivity",3]],[[],["icclrgencall",3]],[[],["icdmacr",3]],[[],["icsar",3]],[[],["icenablestatus",3]],[[],["icssscllcnt",3]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[["iccon",3]],["bool",15]],[[["icrxflr",3]],["bool",15]],[[["icslvdatanackonly",3]],["bool",15]],[[["icfsspklen",3]],["bool",15]],[[["icclrrdreq",3]],["bool",15]],[[["icclrintr",3]],["bool",15]],[[["icclrrxunder",3]],["bool",15]],[[["icsdasetup",3]],["bool",15]],[[["icdmardlr",3]],["bool",15]],[[["icrxtl",3]],["bool",15]],[[["ictxtl",3]],["bool",15]],[[["icdatacmd",3]],["bool",15]],[[["iccompparam1",3]],["bool",15]],[[["icackgeneralcall",3]],["bool",15]],[[["icintrmask",3]],["bool",15]],[[["icclrstopdet",3]],["bool",15]],[[["icclrrxover",3]],["bool",15]],[[["icfsscllcnt",3]],["bool",15]],[[["icclrtxover",3]],["bool",15]],[[["ictxabrtsource",3]],["bool",15]],[[["icdmatdlr",3]],["bool",15]],[[["icfssclhcnt",3]],["bool",15]],[[["icstatus",3]],["bool",15]],[[["icclrstartdet",3]],["bool",15]],[[["icclrtxabrt",3]],["bool",15]],[[["icintrstat",3]],["bool",15]],[[["ictxflr",3]],["bool",15]],[[["icclrrestartdet",3]],["bool",15]],[[["icrawintrstat",3]],["bool",15]],[[["icsdahold",3]],["bool",15]],[[["icenable",3]],["bool",15]],[[["icsssclhcnt",3]],["bool",15]],[[["ictar",3]],["bool",15]],[[["icclrrxdone",3]],["bool",15]],[[["icclractivity",3]],["bool",15]],[[["icclrgencall",3]],["bool",15]],[[["icdmacr",3]],["bool",15]],[[["icsar",3]],["bool",15]],[[["icenablestatus",3]],["bool",15]],[[["icssscllcnt",3]],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["u8",15]],[[],["bool",15]],[[],["u16",15]],[[],["u8",15]],[[],["u16",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[["iccon",3]],["bool",15]],[[["icrxflr",3]],["bool",15]],[[["icslvdatanackonly",3]],["bool",15]],[[["icfsspklen",3]],["bool",15]],[[["icclrrdreq",3]],["bool",15]],[[["icclrintr",3]],["bool",15]],[[["icclrrxunder",3]],["bool",15]],[[["icsdasetup",3]],["bool",15]],[[["icdmardlr",3]],["bool",15]],[[["icrxtl",3]],["bool",15]],[[["ictxtl",3]],["bool",15]],[[["icdatacmd",3]],["bool",15]],[[["iccompparam1",3]],["bool",15]],[[["icackgeneralcall",3]],["bool",15]],[[["icintrmask",3]],["bool",15]],[[["icclrstopdet",3]],["bool",15]],[[["icclrrxover",3]],["bool",15]],[[["icfsscllcnt",3]],["bool",15]],[[["icclrtxover",3]],["bool",15]],[[["ictxabrtsource",3]],["bool",15]],[[["icdmatdlr",3]],["bool",15]],[[["icfssclhcnt",3]],["bool",15]],[[["icstatus",3]],["bool",15]],[[["icclrstartdet",3]],["bool",15]],[[["icclrtxabrt",3]],["bool",15]],[[["icintrstat",3]],["bool",15]],[[["ictxflr",3]],["bool",15]],[[["icclrrestartdet",3]],["bool",15]],[[["icrawintrstat",3]],["bool",15]],[[["icsdahold",3]],["bool",15]],[[["icenable",3]],["bool",15]],[[["icsssclhcnt",3]],["bool",15]],[[["ictar",3]],["bool",15]],[[["icclrrxdone",3]],["bool",15]],[[["icclractivity",3]],["bool",15]],[[["icclrgencall",3]],["bool",15]],[[["icdmacr",3]],["bool",15]],[[["icsar",3]],["bool",15]],[[["icenablestatus",3]],["bool",15]],[[["icssscllcnt",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["u8",15]]],[[["bool",15]]],[[["u16",15]]],[[["u8",15]]],[[["u16",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["speed",3]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["speed",3]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,[[]],[[]],[[],["speed",3]],[[["speed",3]],["ordering",4]],[[["speed",3]],["bool",15]],[[]],[[]],[[["speed",3]],["bool",15]],[[["speed",3]],[["option",4,["ordering"]],["ordering",4]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[],["io",3]],[[],["int",3]],[[],["gpio",3]],[[],[["gpioctrl",3],["reg",3,["gpioctrl","rw"]],["rw",3]]],[[["io",3]],["bool",15]],[[["int",3]],["bool",15]],[[["gpio",3]],["bool",15]],[[]],[[]],[[]],[[["usize",15]],["gpio",3]],[[],["int",3]],[[["usize",15]],["int",3]],[[["usize",15]],[["int",3],["rw",3],["reg",3,["int","rw"]]]],[[["usize",15]],[["int",3],["rw",3],["reg",3,["int","rw"]]]],[[]],[[]],[[]],[[["usize",15]],[["int",3],["rw",3],["reg",3,["int","rw"]]]],[[["usize",15]],[["int",3],["rw",3],["reg",3,["int","rw"]]]],[[["io",3]],["bool",15]],[[["int",3]],["bool",15]],[[["gpio",3]],["bool",15]],null,[[],[["gpiostatus",3],["reg",3,["gpiostatus","rw"]],["rw",3]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[],["gpioctrl",3]],[[],["int",3]],[[],["gpiostatus",3]],[[],["gpioctrl",3]],[[],["int",3]],[[],["gpiostatus",3]],[[["usize",15]],["bool",15]],[[["usize",15]],["bool",15]],[[["gpioctrl",3]],["bool",15]],[[["int",3]],["bool",15]],[[["gpiostatus",3]],["bool",15]],[[]],[[]],[[]],[[],["u8",15]],[[],["bool",15]],[[],["inover",3]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["irqover",3]],[[],["bool",15]],[[["usize",15]],["bool",15]],[[["usize",15]],["bool",15]],[[["gpioctrl",3]],["bool",15]],[[["int",3]],["bool",15]],[[["gpiostatus",3]],["bool",15]],[[],["bool",15]],[[],["oeover",3]],[[],["bool",15]],[[],["bool",15]],[[],["outover",3]],[[],["bool",15]],[[["usize",15],["bool",15]]],[[["usize",15],["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["inover",3]]],[[["bool",15]]],[[["bool",15]]],[[["irqover",3]]],[[["bool",15]]],[[["usize",15],["bool",15]]],[[["usize",15],["bool",15]]],[[["bool",15]]],[[["oeover",3]]],[[["bool",15]]],[[["bool",15]]],[[["outover",3]]],[[["bool",15]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["gpio11ctrlfuncsel",3]],[[],["irqover",3]],[[],["gpio5ctrlfuncsel",3]],[[],["inover",3]],[[],["gpio12ctrlfuncsel",3]],[[],["oeover",3]],[[],["gpio18ctrlfuncsel",3]],[[],["gpio16ctrlfuncsel",3]],[[],["gpio20ctrlfuncsel",3]],[[],["gpio8ctrlfuncsel",3]],[[],["gpio24ctrlfuncsel",3]],[[],["gpio2ctrlfuncsel",3]],[[],["gpio3ctrlfuncsel",3]],[[],["gpio1ctrlfuncsel",3]],[[],["gpio6ctrlfuncsel",3]],[[],["gpio0ctrlfuncsel",3]],[[],["gpio21ctrlfuncsel",3]],[[],["gpio28ctrlfuncsel",3]],[[],["gpio9ctrlfuncsel",3]],[[],["gpio22ctrlfuncsel",3]],[[],["gpio29ctrlfuncsel",3]],[[],["gpio7ctrlfuncsel",3]],[[],["gpio17ctrlfuncsel",3]],[[],["gpio19ctrlfuncsel",3]],[[],["outover",3]],[[],["gpio14ctrlfuncsel",3]],[[],["gpio26ctrlfuncsel",3]],[[],["gpio25ctrlfuncsel",3]],[[],["gpio23ctrlfuncsel",3]],[[],["gpio15ctrlfuncsel",3]],[[],["gpio4ctrlfuncsel",3]],[[],["gpio27ctrlfuncsel",3]],[[],["gpio10ctrlfuncsel",3]],[[],["gpio13ctrlfuncsel",3]],[[["gpio11ctrlfuncsel",3]],["ordering",4]],[[["irqover",3]],["ordering",4]],[[["gpio5ctrlfuncsel",3]],["ordering",4]],[[["inover",3]],["ordering",4]],[[["gpio12ctrlfuncsel",3]],["ordering",4]],[[["oeover",3]],["ordering",4]],[[["gpio18ctrlfuncsel",3]],["ordering",4]],[[["gpio16ctrlfuncsel",3]],["ordering",4]],[[["gpio20ctrlfuncsel",3]],["ordering",4]],[[["gpio8ctrlfuncsel",3]],["ordering",4]],[[["gpio24ctrlfuncsel",3]],["ordering",4]],[[["gpio2ctrlfuncsel",3]],["ordering",4]],[[["gpio3ctrlfuncsel",3]],["ordering",4]],[[["gpio1ctrlfuncsel",3]],["ordering",4]],[[["gpio6ctrlfuncsel",3]],["ordering",4]],[[["gpio0ctrlfuncsel",3]],["ordering",4]],[[["gpio21ctrlfuncsel",3]],["ordering",4]],[[["gpio28ctrlfuncsel",3]],["ordering",4]],[[["gpio9ctrlfuncsel",3]],["ordering",4]],[[["gpio22ctrlfuncsel",3]],["ordering",4]],[[["gpio29ctrlfuncsel",3]],["ordering",4]],[[["gpio7ctrlfuncsel",3]],["ordering",4]],[[["gpio17ctrlfuncsel",3]],["ordering",4]],[[["gpio19ctrlfuncsel",3]],["ordering",4]],[[["outover",3]],["ordering",4]],[[["gpio14ctrlfuncsel",3]],["ordering",4]],[[["gpio26ctrlfuncsel",3]],["ordering",4]],[[["gpio25ctrlfuncsel",3]],["ordering",4]],[[["gpio23ctrlfuncsel",3]],["ordering",4]],[[["gpio15ctrlfuncsel",3]],["ordering",4]],[[["gpio4ctrlfuncsel",3]],["ordering",4]],[[["gpio27ctrlfuncsel",3]],["ordering",4]],[[["gpio10ctrlfuncsel",3]],["ordering",4]],[[["gpio13ctrlfuncsel",3]],["ordering",4]],[[["gpio11ctrlfuncsel",3]],["bool",15]],[[["irqover",3]],["bool",15]],[[["gpio5ctrlfuncsel",3]],["bool",15]],[[["inover",3]],["bool",15]],[[["gpio12ctrlfuncsel",3]],["bool",15]],[[["oeover",3]],["bool",15]],[[["gpio18ctrlfuncsel",3]],["bool",15]],[[["gpio16ctrlfuncsel",3]],["bool",15]],[[["gpio20ctrlfuncsel",3]],["bool",15]],[[["gpio8ctrlfuncsel",3]],["bool",15]],[[["gpio24ctrlfuncsel",3]],["bool",15]],[[["gpio2ctrlfuncsel",3]],["bool",15]],[[["gpio3ctrlfuncsel",3]],["bool",15]],[[["gpio1ctrlfuncsel",3]],["bool",15]],[[["gpio6ctrlfuncsel",3]],["bool",15]],[[["gpio0ctrlfuncsel",3]],["bool",15]],[[["gpio21ctrlfuncsel",3]],["bool",15]],[[["gpio28ctrlfuncsel",3]],["bool",15]],[[["gpio9ctrlfuncsel",3]],["bool",15]],[[["gpio22ctrlfuncsel",3]],["bool",15]],[[["gpio29ctrlfuncsel",3]],["bool",15]],[[["gpio7ctrlfuncsel",3]],["bool",15]],[[["gpio17ctrlfuncsel",3]],["bool",15]],[[["gpio19ctrlfuncsel",3]],["bool",15]],[[["outover",3]],["bool",15]],[[["gpio14ctrlfuncsel",3]],["bool",15]],[[["gpio26ctrlfuncsel",3]],["bool",15]],[[["gpio25ctrlfuncsel",3]],["bool",15]],[[["gpio23ctrlfuncsel",3]],["bool",15]],[[["gpio15ctrlfuncsel",3]],["bool",15]],[[["gpio4ctrlfuncsel",3]],["bool",15]],[[["gpio27ctrlfuncsel",3]],["bool",15]],[[["gpio10ctrlfuncsel",3]],["bool",15]],[[["gpio13ctrlfuncsel",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["gpio11ctrlfuncsel",3]],["bool",15]],[[["irqover",3]],["bool",15]],[[["gpio5ctrlfuncsel",3]],["bool",15]],[[["inover",3]],["bool",15]],[[["gpio12ctrlfuncsel",3]],["bool",15]],[[["oeover",3]],["bool",15]],[[["gpio18ctrlfuncsel",3]],["bool",15]],[[["gpio16ctrlfuncsel",3]],["bool",15]],[[["gpio20ctrlfuncsel",3]],["bool",15]],[[["gpio8ctrlfuncsel",3]],["bool",15]],[[["gpio24ctrlfuncsel",3]],["bool",15]],[[["gpio2ctrlfuncsel",3]],["bool",15]],[[["gpio3ctrlfuncsel",3]],["bool",15]],[[["gpio1ctrlfuncsel",3]],["bool",15]],[[["gpio6ctrlfuncsel",3]],["bool",15]],[[["gpio0ctrlfuncsel",3]],["bool",15]],[[["gpio21ctrlfuncsel",3]],["bool",15]],[[["gpio28ctrlfuncsel",3]],["bool",15]],[[["gpio9ctrlfuncsel",3]],["bool",15]],[[["gpio22ctrlfuncsel",3]],["bool",15]],[[["gpio29ctrlfuncsel",3]],["bool",15]],[[["gpio7ctrlfuncsel",3]],["bool",15]],[[["gpio17ctrlfuncsel",3]],["bool",15]],[[["gpio19ctrlfuncsel",3]],["bool",15]],[[["outover",3]],["bool",15]],[[["gpio14ctrlfuncsel",3]],["bool",15]],[[["gpio26ctrlfuncsel",3]],["bool",15]],[[["gpio25ctrlfuncsel",3]],["bool",15]],[[["gpio23ctrlfuncsel",3]],["bool",15]],[[["gpio15ctrlfuncsel",3]],["bool",15]],[[["gpio4ctrlfuncsel",3]],["bool",15]],[[["gpio27ctrlfuncsel",3]],["bool",15]],[[["gpio10ctrlfuncsel",3]],["bool",15]],[[["gpio13ctrlfuncsel",3]],["bool",15]],[[["gpio11ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["irqover",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio5ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["inover",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio12ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["oeover",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio18ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio16ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio20ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio8ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio24ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio2ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio3ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio1ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio6ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio0ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio21ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio28ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio9ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio22ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio29ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio7ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio17ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio19ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["outover",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio14ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio26ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio25ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio23ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio15ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio4ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio27ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio10ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[["gpio13ctrlfuncsel",3]],[["option",4,["ordering"]],["ordering",4]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,[[]],[[]],[[],["pads",3]],[[["pads",3]],["bool",15]],[[]],[[["usize",15]],[["gpioctrl",3],["rw",3],["reg",3,["gpioctrl","rw"]]]],[[]],[[["pads",3]],["bool",15]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,[[],[["rw",3],["reg",3,["voltageselect","rw"]],["voltageselect",3]]],null,null,null,null,[[]],[[]],[[]],[[]],[[],["voltageselect",3]],[[],["gpioctrl",3]],[[],["voltageselect",3]],[[],["gpioctrl",3]],[[],["drive",3]],[[["voltageselect",3]],["bool",15]],[[["gpioctrl",3]],["bool",15]],[[]],[[]],[[],["bool",15]],[[]],[[]],[[["voltageselect",3]],["bool",15]],[[["gpioctrl",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["drive",3]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["voltageselect",3]]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["voltageselect",3]],null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[],["drive",3]],[[],["voltageselect",3]],[[["drive",3]],["ordering",4]],[[["voltageselect",3]],["ordering",4]],[[["drive",3]],["bool",15]],[[["voltageselect",3]],["bool",15]],[[]],[[]],[[]],[[]],[[["drive",3]],["bool",15]],[[["voltageselect",3]],["bool",15]],[[["drive",3]],[["option",4,["ordering"]],["ordering",4]]],[[["voltageselect",3]],[["option",4,["ordering"]],["ordering",4]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,null,[[],[["reg",3,["smaddr","rw"]],["rw",3],["smaddr",3]]],[[]],[[]],[[]],[[]],[[]],[[]],[[],[["reg",3,["smclkdiv","rw"]],["rw",3],["smclkdiv",3]]],[[],["pio",3]],[[],["irq",3]],[[],["statemachine",3]],[[],[["ctrl",3],["rw",3],["reg",3,["ctrl","rw"]]]],[[],[["reg",3,["dbgcfginfo","rw"]],["rw",3],["dbgcfginfo",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[["pio",3]],["bool",15]],[[["irq",3]],["bool",15]],[[["statemachine",3]],["bool",15]],[[],[["rw",3],["reg",3,["smexecctrl","rw"]],["smexecctrl",3]]],[[],[["fdebug",3],["rw",3],["reg",3,["fdebug","rw"]]]],[[],[["reg",3,["flevel","rw"]],["flevel",3],["rw",3]]],[[]],[[]],[[]],[[],[["reg",3,["fstat","rw"]],["fstat",3],["rw",3]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["sminstr",3],["rw",3],["reg",3,["sminstr","rw"]]]],[[["usize",15]],[["reg",3,["instrmem","rw"]],["instrmem",3],["rw",3]]],[[],[["reg",3,["intr","rw"]],["rw",3],["intr",3]]],[[],[["reg",3,["intr","rw"]],["rw",3],["intr",3]]],[[]],[[]],[[]],[[],[["reg",3,["intr","rw"]],["rw",3],["intr",3]]],[[],[["reg",3,["intr","rw"]],["rw",3],["intr",3]]],[[],[["reg",3,["irq","rw"]],["rw",3],["irq",3]]],[[],[["irqforce",3],["rw",3],["reg",3,["irqforce","rw"]]]],[[["usize",15]],["irq",3]],[[["pio",3]],["bool",15]],[[["irq",3]],["bool",15]],[[["statemachine",3]],["bool",15]],[[],[["smpinctrl",3],["reg",3,["smpinctrl","rw"]],["rw",3]]],null,[[["usize",15]],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["reg",3,["smshiftctrl","rw"]],["rw",3],["smshiftctrl",3]]],[[["usize",15]],["statemachine",3]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[["usize",15]],[["reg",3,["u32","w"]],["u32",15],["w",3]]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u8",15]],[[],["flevel",3]],[[],["fstat",3]],[[],["intr",3]],[[],["smclkdiv",3]],[[],["fdebug",3]],[[],["sminstr",3]],[[],["dbgcfginfo",3]],[[],["smaddr",3]],[[],["ctrl",3]],[[],["irqforce",3]],[[],["smpinctrl",3]],[[],["instrmem",3]],[[],["smexecctrl",3]],[[],["smshiftctrl",3]],[[],["irq",3]],[[],["flevel",3]],[[],["fstat",3]],[[],["intr",3]],[[],["smclkdiv",3]],[[],["fdebug",3]],[[],["sminstr",3]],[[],["dbgcfginfo",3]],[[],["smaddr",3]],[[],["ctrl",3]],[[],["irqforce",3]],[[],["smpinctrl",3]],[[],["instrmem",3]],[[],["smexecctrl",3]],[[],["smshiftctrl",3]],[[],["irq",3]],[[["flevel",3]],["bool",15]],[[["fstat",3]],["bool",15]],[[["intr",3]],["bool",15]],[[["smclkdiv",3]],["bool",15]],[[["fdebug",3]],["bool",15]],[[["sminstr",3]],["bool",15]],[[["dbgcfginfo",3]],["bool",15]],[[["smaddr",3]],["bool",15]],[[["ctrl",3]],["bool",15]],[[["irqforce",3]],["bool",15]],[[["smpinctrl",3]],["bool",15]],[[["instrmem",3]],["bool",15]],[[["smexecctrl",3]],["bool",15]],[[["smshiftctrl",3]],["bool",15]],[[["irq",3]],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[["flevel",3]],["bool",15]],[[["fstat",3]],["bool",15]],[[["intr",3]],["bool",15]],[[["smclkdiv",3]],["bool",15]],[[["fdebug",3]],["bool",15]],[[["sminstr",3]],["bool",15]],[[["dbgcfginfo",3]],["bool",15]],[[["smaddr",3]],["bool",15]],[[["ctrl",3]],["bool",15]],[[["irqforce",3]],["bool",15]],[[["smpinctrl",3]],["bool",15]],[[["instrmem",3]],["bool",15]],[[["smexecctrl",3]],["bool",15]],[[["smshiftctrl",3]],["bool",15]],[[["irq",3]],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[],["u8",15]],[[["u8",15]]],[[],["u8",15]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["smexecctrlstatussel",3]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["smexecctrlstatussel",3]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["u8",15]],[[],["u8",15]],null,null,null,null,[[]],[[]],[[],["smexecctrlstatussel",3]],[[["smexecctrlstatussel",3]],["ordering",4]],[[["smexecctrlstatussel",3]],["bool",15]],[[]],[[]],[[["smexecctrlstatussel",3]],["bool",15]],[[["smexecctrlstatussel",3]],[["option",4,["ordering"]],["ordering",4]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,[[]],[[]],[[],["pll",3]],[[],[["reg",3,["cs","rw"]],["rw",3],["cs",3]]],[[["pll",3]],["bool",15]],[[],[["reg",3,["fbdivint","rw"]],["fbdivint",3],["rw",3]]],[[]],[[]],[[["pll",3]],["bool",15]],[[],[["rw",3],["reg",3,["prim","rw"]],["prim",3]]],[[],[["rw",3],["pwr",3],["reg",3,["pwr","rw"]]]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["cs",3]],[[],["pwr",3]],[[],["fbdivint",3]],[[],["prim",3]],[[],["cs",3]],[[],["pwr",3]],[[],["fbdivint",3]],[[],["prim",3]],[[],["bool",15]],[[["cs",3]],["bool",15]],[[["pwr",3]],["bool",15]],[[["fbdivint",3]],["bool",15]],[[["prim",3]],["bool",15]],[[],["u16",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[["cs",3]],["bool",15]],[[["pwr",3]],["bool",15]],[[["fbdivint",3]],["bool",15]],[[["prim",3]],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["u8",15]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["bool",15]],null,null,[[]],[[]],[[],["psm",3]],[[],[["reg",3,["done","rw"]],["done",3],["rw",3]]],[[["psm",3]],["bool",15]],[[],[["rw",3],["reg",3,["frceoff","rw"]],["frceoff",3]]],[[],[["frceon",3],["rw",3],["reg",3,["frceon","rw"]]]],[[]],[[]],[[["psm",3]],["bool",15]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],[["reg",3,["wdsel","rw"]],["wdsel",3],["rw",3]]],null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["frceon",3]],[[],["done",3]],[[],["wdsel",3]],[[],["frceoff",3]],[[],["frceon",3]],[[],["done",3]],[[],["wdsel",3]],[[],["frceoff",3]],[[["frceon",3]],["bool",15]],[[["done",3]],["bool",15]],[[["wdsel",3]],["bool",15]],[[["frceoff",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["frceon",3]],["bool",15]],[[["done",3]],["bool",15]],[[["wdsel",3]],["bool",15]],[[["frceoff",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],null,null,[[]],[[]],[[],[["reg",3,["ch0cc","rw"]],["rw",3],["ch0cc",3]]],[[],[["rw",3],["reg",3,["ch0csr","rw"]],["ch0csr",3]]],[[],[["reg",3,["ch0ctr","rw"]],["ch0ctr",3],["rw",3]]],[[],[["ch0div",3],["rw",3],["reg",3,["ch0div","rw"]]]],[[],[["reg",3,["ch0top","rw"]],["ch0top",3],["rw",3]]],[[],[["reg",3,["ch1cc","rw"]],["ch1cc",3],["rw",3]]],[[],[["rw",3],["reg",3,["ch1csr","rw"]],["ch1csr",3]]],[[],[["rw",3],["ch1ctr",3],["reg",3,["ch1ctr","rw"]]]],[[],[["reg",3,["ch1div","rw"]],["ch1div",3],["rw",3]]],[[],[["rw",3],["reg",3,["ch1top","rw"]],["ch1top",3]]],[[],[["rw",3],["reg",3,["ch2cc","rw"]],["ch2cc",3]]],[[],[["rw",3],["reg",3,["ch2csr","rw"]],["ch2csr",3]]],[[],[["reg",3,["ch2ctr","rw"]],["ch2ctr",3],["rw",3]]],[[],[["ch2div",3],["reg",3,["ch2div","rw"]],["rw",3]]],[[],[["rw",3],["reg",3,["ch2top","rw"]],["ch2top",3]]],[[],[["reg",3,["ch3cc","rw"]],["rw",3],["ch3cc",3]]],[[],[["ch3csr",3],["reg",3,["ch3csr","rw"]],["rw",3]]],[[],[["ch3ctr",3],["rw",3],["reg",3,["ch3ctr","rw"]]]],[[],[["rw",3],["ch3div",3],["reg",3,["ch3div","rw"]]]],[[],[["ch3top",3],["reg",3,["ch3top","rw"]],["rw",3]]],[[],[["reg",3,["ch4cc","rw"]],["ch4cc",3],["rw",3]]],[[],[["reg",3,["ch4csr","rw"]],["ch4csr",3],["rw",3]]],[[],[["reg",3,["ch4ctr","rw"]],["ch4ctr",3],["rw",3]]],[[],[["rw",3],["ch4div",3],["reg",3,["ch4div","rw"]]]],[[],[["reg",3,["ch4top","rw"]],["rw",3],["ch4top",3]]],[[],[["rw",3],["reg",3,["ch5cc","rw"]],["ch5cc",3]]],[[],[["reg",3,["ch5csr","rw"]],["ch5csr",3],["rw",3]]],[[],[["reg",3,["ch5ctr","rw"]],["rw",3],["ch5ctr",3]]],[[],[["reg",3,["ch5div","rw"]],["rw",3],["ch5div",3]]],[[],[["ch5top",3],["reg",3,["ch5top","rw"]],["rw",3]]],[[],[["reg",3,["ch6cc","rw"]],["rw",3],["ch6cc",3]]],[[],[["ch6csr",3],["rw",3],["reg",3,["ch6csr","rw"]]]],[[],[["ch6ctr",3],["rw",3],["reg",3,["ch6ctr","rw"]]]],[[],[["ch6div",3],["rw",3],["reg",3,["ch6div","rw"]]]],[[],[["reg",3,["ch6top","rw"]],["ch6top",3],["rw",3]]],[[],[["ch7cc",3],["rw",3],["reg",3,["ch7cc","rw"]]]],[[],[["reg",3,["ch7csr","rw"]],["ch7csr",3],["rw",3]]],[[],[["ch7ctr",3],["rw",3],["reg",3,["ch7ctr","rw"]]]],[[],[["rw",3],["reg",3,["ch7div","rw"]],["ch7div",3]]],[[],[["reg",3,["ch7top","rw"]],["rw",3],["ch7top",3]]],[[],["pwm",3]],[[],[["en",3],["rw",3],["reg",3,["en","rw"]]]],[[["pwm",3]],["bool",15]],[[]],[[],[["reg",3,["inte","rw"]],["rw",3],["inte",3]]],[[],[["reg",3,["intf","rw"]],["rw",3],["intf",3]]],[[]],[[],[["reg",3,["intr","rw"]],["intr",3],["rw",3]]],[[],[["ints",3],["reg",3,["ints","rw"]],["rw",3]]],[[["pwm",3]],["bool",15]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["ch2ctr",3]],[[],["ch7div",3]],[[],["ch6ctr",3]],[[],["ch3ctr",3]],[[],["ints",3]],[[],["ch1top",3]],[[],["ch6csr",3]],[[],["intf",3]],[[],["ch3div",3]],[[],["ch5div",3]],[[],["ch4ctr",3]],[[],["ch2top",3]],[[],["ch4div",3]],[[],["ch7csr",3]],[[],["ch5cc",3]],[[],["ch1ctr",3]],[[],["ch0div",3]],[[],["en",3]],[[],["ch7top",3]],[[],["inte",3]],[[],["ch7ctr",3]],[[],["ch0ctr",3]],[[],["ch1csr",3]],[[],["ch4top",3]],[[],["ch6top",3]],[[],["ch2csr",3]],[[],["intr",3]],[[],["ch2div",3]],[[],["ch0top",3]],[[],["ch3csr",3]],[[],["ch5ctr",3]],[[],["ch3cc",3]],[[],["ch3top",3]],[[],["ch6div",3]],[[],["ch5csr",3]],[[],["ch0csr",3]],[[],["ch6cc",3]],[[],["ch5top",3]],[[],["ch2cc",3]],[[],["ch4csr",3]],[[],["ch7cc",3]],[[],["ch4cc",3]],[[],["ch1cc",3]],[[],["ch1div",3]],[[],["ch0cc",3]],[[],["ch2ctr",3]],[[],["ch7div",3]],[[],["ch6ctr",3]],[[],["ch3ctr",3]],[[],["ints",3]],[[],["ch1top",3]],[[],["ch6csr",3]],[[],["intf",3]],[[],["ch3div",3]],[[],["ch5div",3]],[[],["ch4ctr",3]],[[],["ch2top",3]],[[],["ch4div",3]],[[],["ch7csr",3]],[[],["ch5cc",3]],[[],["ch1ctr",3]],[[],["ch0div",3]],[[],["en",3]],[[],["ch7top",3]],[[],["inte",3]],[[],["ch7ctr",3]],[[],["ch0ctr",3]],[[],["ch1csr",3]],[[],["ch4top",3]],[[],["ch6top",3]],[[],["ch2csr",3]],[[],["intr",3]],[[],["ch2div",3]],[[],["ch0top",3]],[[],["ch3csr",3]],[[],["ch5ctr",3]],[[],["ch3cc",3]],[[],["ch3top",3]],[[],["ch6div",3]],[[],["ch5csr",3]],[[],["ch0csr",3]],[[],["ch6cc",3]],[[],["ch5top",3]],[[],["ch2cc",3]],[[],["ch4csr",3]],[[],["ch7cc",3]],[[],["ch4cc",3]],[[],["ch1cc",3]],[[],["ch1div",3]],[[],["ch0cc",3]],[[],["divmode",3]],[[],["divmode",3]],[[],["divmode",3]],[[],["divmode",3]],[[],["divmode",3]],[[],["divmode",3]],[[],["divmode",3]],[[],["divmode",3]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["ch2ctr",3]],["bool",15]],[[["ch7div",3]],["bool",15]],[[["ch6ctr",3]],["bool",15]],[[["ch3ctr",3]],["bool",15]],[[["ints",3]],["bool",15]],[[["ch1top",3]],["bool",15]],[[["ch6csr",3]],["bool",15]],[[["intf",3]],["bool",15]],[[["ch3div",3]],["bool",15]],[[["ch5div",3]],["bool",15]],[[["ch4ctr",3]],["bool",15]],[[["ch2top",3]],["bool",15]],[[["ch4div",3]],["bool",15]],[[["ch7csr",3]],["bool",15]],[[["ch5cc",3]],["bool",15]],[[["ch1ctr",3]],["bool",15]],[[["ch0div",3]],["bool",15]],[[["en",3]],["bool",15]],[[["ch7top",3]],["bool",15]],[[["inte",3]],["bool",15]],[[["ch7ctr",3]],["bool",15]],[[["ch0ctr",3]],["bool",15]],[[["ch1csr",3]],["bool",15]],[[["ch4top",3]],["bool",15]],[[["ch6top",3]],["bool",15]],[[["ch2csr",3]],["bool",15]],[[["intr",3]],["bool",15]],[[["ch2div",3]],["bool",15]],[[["ch0top",3]],["bool",15]],[[["ch3csr",3]],["bool",15]],[[["ch5ctr",3]],["bool",15]],[[["ch3cc",3]],["bool",15]],[[["ch3top",3]],["bool",15]],[[["ch6div",3]],["bool",15]],[[["ch5csr",3]],["bool",15]],[[["ch0csr",3]],["bool",15]],[[["ch6cc",3]],["bool",15]],[[["ch5top",3]],["bool",15]],[[["ch2cc",3]],["bool",15]],[[["ch4csr",3]],["bool",15]],[[["ch7cc",3]],["bool",15]],[[["ch4cc",3]],["bool",15]],[[["ch1cc",3]],["bool",15]],[[["ch1div",3]],["bool",15]],[[["ch0cc",3]],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["ch2ctr",3]],["bool",15]],[[["ch7div",3]],["bool",15]],[[["ch6ctr",3]],["bool",15]],[[["ch3ctr",3]],["bool",15]],[[["ints",3]],["bool",15]],[[["ch1top",3]],["bool",15]],[[["ch6csr",3]],["bool",15]],[[["intf",3]],["bool",15]],[[["ch3div",3]],["bool",15]],[[["ch5div",3]],["bool",15]],[[["ch4ctr",3]],["bool",15]],[[["ch2top",3]],["bool",15]],[[["ch4div",3]],["bool",15]],[[["ch7csr",3]],["bool",15]],[[["ch5cc",3]],["bool",15]],[[["ch1ctr",3]],["bool",15]],[[["ch0div",3]],["bool",15]],[[["en",3]],["bool",15]],[[["ch7top",3]],["bool",15]],[[["inte",3]],["bool",15]],[[["ch7ctr",3]],["bool",15]],[[["ch0ctr",3]],["bool",15]],[[["ch1csr",3]],["bool",15]],[[["ch4top",3]],["bool",15]],[[["ch6top",3]],["bool",15]],[[["ch2csr",3]],["bool",15]],[[["intr",3]],["bool",15]],[[["ch2div",3]],["bool",15]],[[["ch0top",3]],["bool",15]],[[["ch3csr",3]],["bool",15]],[[["ch5ctr",3]],["bool",15]],[[["ch3cc",3]],["bool",15]],[[["ch3top",3]],["bool",15]],[[["ch6div",3]],["bool",15]],[[["ch5csr",3]],["bool",15]],[[["ch0csr",3]],["bool",15]],[[["ch6cc",3]],["bool",15]],[[["ch5top",3]],["bool",15]],[[["ch2cc",3]],["bool",15]],[[["ch4csr",3]],["bool",15]],[[["ch7cc",3]],["bool",15]],[[["ch4cc",3]],["bool",15]],[[["ch1cc",3]],["bool",15]],[[["ch1div",3]],["bool",15]],[[["ch0cc",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["divmode",3]]],[[["divmode",3]]],[[["divmode",3]]],[[["divmode",3]]],[[["divmode",3]]],[[["divmode",3]]],[[["divmode",3]]],[[["divmode",3]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,null,[[]],[[]],[[],["divmode",3]],[[["divmode",3]],["ordering",4]],[[["divmode",3]],["bool",15]],[[]],[[]],[[["divmode",3]],["bool",15]],[[["divmode",3]],[["option",4,["ordering"]],["ordering",4]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,[[]],[[]],[[],["resets",3]],[[["resets",3]],["bool",15]],[[]],[[]],[[["resets",3]],["bool",15]],null,[[],[["reg",3,["peripherals","rw"]],["peripherals",3],["rw",3]]],[[],[["reg",3,["peripherals","rw"]],["peripherals",3],["rw",3]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],[["reg",3,["wdsel","rw"]],["wdsel",3],["rw",3]]],null,null,null,null,[[],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["peripherals",3]],[[],["wdsel",3]],[[],["peripherals",3]],[[],["wdsel",3]],[[],["bool",15]],[[],["bool",15]],[[["peripherals",3]],["bool",15]],[[["wdsel",3]],["bool",15]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["peripherals",3]],["bool",15]],[[["wdsel",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],null,null,[[]],[[]],[[],["rosc",3]],[[],[["count",3],["reg",3,["count","rw"]],["rw",3]]],[[],[["reg",3,["ctrl","rw"]],["ctrl",3],["rw",3]]],[[],[["reg",3,["div","rw"]],["div",3],["rw",3]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[["rosc",3]],["bool",15]],[[],[["rw",3],["reg",3,["freqa","rw"]],["freqa",3]]],[[],[["freqb",3],["rw",3],["reg",3,["freqb","rw"]]]],[[]],[[]],[[["rosc",3]],["bool",15]],[[],[["rw",3],["phase",3],["reg",3,["phase","rw"]]]],[[],[["randombit",3],["reg",3,["randombit","rw"]],["rw",3]]],null,[[],[["rw",3],["reg",3,["status","rw"]],["status",3]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["status",3]],[[],["phase",3]],[[],["div",3]],[[],["ctrl",3]],[[],["count",3]],[[],["freqb",3]],[[],["freqa",3]],[[],["randombit",3]],[[],["u8",15]],[[],["status",3]],[[],["phase",3]],[[],["div",3]],[[],["ctrl",3]],[[],["count",3]],[[],["freqb",3]],[[],["freqa",3]],[[],["randombit",3]],[[],["div",3]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["enable",3]],[[],["bool",15]],[[["status",3]],["bool",15]],[[["phase",3]],["bool",15]],[[["div",3]],["bool",15]],[[["ctrl",3]],["bool",15]],[[["count",3]],["bool",15]],[[["freqb",3]],["bool",15]],[[["freqa",3]],["bool",15]],[[["randombit",3]],["bool",15]],[[],["bool",15]],[[],["freqrange",3]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["status",3]],["bool",15]],[[["phase",3]],["bool",15]],[[["div",3]],["bool",15]],[[["ctrl",3]],["bool",15]],[[["count",3]],["bool",15]],[[["freqb",3]],["bool",15]],[[["freqa",3]],["bool",15]],[[["randombit",3]],["bool",15]],[[],["u8",15]],[[],["passwd",3]],[[],["passwd",3]],[[],["bool",15]],[[["bool",15]]],[[["u8",15]]],[[["div",3]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["enable",3]]],[[["bool",15]]],[[["bool",15]]],[[["freqrange",3]]],[[["u8",15]]],[[["passwd",3]]],[[["passwd",3]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[],["u8",15]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["div",3]],[[],["passwd",3]],[[],["enable",3]],[[],["freqrange",3]],[[["div",3]],["ordering",4]],[[["passwd",3]],["ordering",4]],[[["enable",3]],["ordering",4]],[[["freqrange",3]],["ordering",4]],[[["div",3]],["bool",15]],[[["passwd",3]],["bool",15]],[[["enable",3]],["bool",15]],[[["freqrange",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["div",3]],["bool",15]],[[["passwd",3]],["bool",15]],[[["enable",3]],["bool",15]],[[["freqrange",3]],["bool",15]],[[["div",3]],[["option",4,["ordering"]],["ordering",4]]],[[["passwd",3]],[["option",4,["ordering"]],["ordering",4]]],[[["enable",3]],[["option",4,["ordering"]],["ordering",4]]],[[["freqrange",3]],[["option",4,["ordering"]],["ordering",4]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,[[]],[[]],[[],[["reg",3,["clkdivm1","rw"]],["clkdivm1",3],["rw",3]]],[[],["rtc",3]],[[],[["reg",3,["ctrl","rw"]],["rw",3],["ctrl",3]]],[[["rtc",3]],["bool",15]],[[]],[[],[["reg",3,["int","rw"]],["rw",3],["int",3]]],[[],[["reg",3,["int","rw"]],["rw",3],["int",3]]],[[]],[[],[["reg",3,["int","rw"]],["rw",3],["int",3]]],[[],[["reg",3,["int","rw"]],["rw",3],["int",3]]],[[],[["rw",3],["reg",3,["irqsetup0","rw"]],["irqsetup0",3]]],[[],[["irqsetup1",3],["reg",3,["irqsetup1","rw"]],["rw",3]]],[[["rtc",3]],["bool",15]],null,[[],[["rw",3],["reg",3,["rtc0","rw"]],["rtc0",3]]],[[],[["reg",3,["rtc1","rw"]],["rw",3],["rtc1",3]]],[[],[["setup0",3],["rw",3],["reg",3,["setup0","rw"]]]],[[],[["rw",3],["reg",3,["setup1","rw"]],["setup1",3]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u16",15]],[[],["rtc0",3]],[[],["rtc1",3]],[[],["int",3]],[[],["irqsetup1",3]],[[],["ctrl",3]],[[],["irqsetup0",3]],[[],["clkdivm1",3]],[[],["setup1",3]],[[],["setup0",3]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["rtc0",3]],[[],["rtc1",3]],[[],["int",3]],[[],["irqsetup1",3]],[[],["ctrl",3]],[[],["irqsetup0",3]],[[],["clkdivm1",3]],[[],["setup1",3]],[[],["setup0",3]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[["rtc0",3]],["bool",15]],[[["rtc1",3]],["bool",15]],[[["int",3]],["bool",15]],[[["irqsetup1",3]],["bool",15]],[[["ctrl",3]],["bool",15]],[[["irqsetup0",3]],["bool",15]],[[["clkdivm1",3]],["bool",15]],[[["setup1",3]],["bool",15]],[[["setup0",3]],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[["rtc0",3]],["bool",15]],[[["rtc1",3]],["bool",15]],[[["int",3]],["bool",15]],[[["irqsetup1",3]],["bool",15]],[[["ctrl",3]],["bool",15]],[[["irqsetup0",3]],["bool",15]],[[["clkdivm1",3]],["bool",15]],[[["setup1",3]],["bool",15]],[[["setup0",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[["u16",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["u16",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],null,null,null,null,null,null,null,null,null,null,[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["interp0accum0add","rw"]],["interp0accum0add",3],["rw",3]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["interp0accum1add",3],["rw",3],["reg",3,["interp0accum1add","rw"]]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["interp",3]],[[],["gpio",3]],[[],["fifo",3]],[[],["div",3]],[[],["sio",3]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["reg",3,["divcsr","rw"]],["divcsr",3],["rw",3]]],[[],[["interp0ctrllane0",3],["rw",3],["reg",3,["interp0ctrllane0","rw"]]]],[[],[["reg",3,["interp0ctrllane1","rw"]],["interp0ctrllane1",3],["rw",3]]],[[],["div",3]],[[["interp",3]],["bool",15]],[[["gpio",3]],["bool",15]],[[["fifo",3]],["bool",15]],[[["div",3]],["bool",15]],[[["sio",3]],["bool",15]],[[],["fifo",3]],[[]],[[]],[[]],[[]],[[]],[[["usize",15]],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[["usize",15]],["gpio",3]],[[["usize",15]],["gpio",3]],[[["usize",15]],["interp",3]],[[]],[[]],[[]],[[]],[[]],[[["interp",3]],["bool",15]],[[["gpio",3]],["bool",15]],[[["fifo",3]],["bool",15]],[[["div",3]],["bool",15]],[[["sio",3]],["bool",15]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],null,[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[["usize",15]],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["fifost",3],["reg",3,["fifost","rw"]],["rw",3]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","w"]],["u32",15],["w",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["fifost",3]],[[],["interp0ctrllane1",3]],[[],["interp0ctrllane0",3]],[[],["interp1accum0add",3]],[[],["interp1ctrllane0",3]],[[],["interp0accum0add",3]],[[],["interp1accum1add",3]],[[],["divcsr",3]],[[],["interp1ctrllane1",3]],[[],["interp0accum1add",3]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["fifost",3]],[[],["interp0ctrllane1",3]],[[],["interp0ctrllane0",3]],[[],["interp1accum0add",3]],[[],["interp1ctrllane0",3]],[[],["interp0accum0add",3]],[[],["interp1accum1add",3]],[[],["divcsr",3]],[[],["interp1ctrllane1",3]],[[],["interp0accum1add",3]],[[],["bool",15]],[[["fifost",3]],["bool",15]],[[["interp0ctrllane1",3]],["bool",15]],[[["interp0ctrllane0",3]],["bool",15]],[[["interp1accum0add",3]],["bool",15]],[[["interp1ctrllane0",3]],["bool",15]],[[["interp0accum0add",3]],["bool",15]],[[["interp1accum1add",3]],["bool",15]],[[["divcsr",3]],["bool",15]],[[["interp1ctrllane1",3]],["bool",15]],[[["interp0accum1add",3]],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u32",15]],[[],["u32",15]],[[],["u32",15]],[[],["u32",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[["fifost",3]],["bool",15]],[[["interp0ctrllane1",3]],["bool",15]],[[["interp0ctrllane0",3]],["bool",15]],[[["interp1accum0add",3]],["bool",15]],[[["interp1ctrllane0",3]],["bool",15]],[[["interp0accum0add",3]],["bool",15]],[[["interp1accum1add",3]],["bool",15]],[[["divcsr",3]],["bool",15]],[[["interp1ctrllane1",3]],["bool",15]],[[["interp0accum1add",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u32",15]]],[[["u32",15]]],[[["u32",15]]],[[["u32",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["bool",15]],[[],["bool",15]],null,null,[[]],[[]],[[],["spi",3]],[[],[["rw",3],["reg",3,["cpsr","rw"]],["cpsr",3]]],[[],[["reg",3,["cr0","rw"]],["rw",3],["cr0",3]]],[[],[["cr1",3],["rw",3],["reg",3,["cr1","rw"]]]],[[],[["reg",3,["dmacr","rw"]],["rw",3],["dmacr",3]]],[[],[["dr",3],["reg",3,["dr","rw"]],["rw",3]]],[[["spi",3]],["bool",15]],[[]],[[],[["icr",3],["rw",3],["reg",3,["icr","rw"]]]],[[],[["rw",3],["reg",3,["imsc","rw"]],["imsc",3]]],[[]],[[],[["reg",3,["mis","rw"]],["mis",3],["rw",3]]],[[["spi",3]],["bool",15]],[[],[["reg",3,["pcellid0","rw"]],["rw",3],["pcellid0",3]]],[[],[["reg",3,["pcellid1","rw"]],["pcellid1",3],["rw",3]]],[[],[["pcellid2",3],["rw",3],["reg",3,["pcellid2","rw"]]]],[[],[["reg",3,["pcellid3","rw"]],["rw",3],["pcellid3",3]]],[[],[["reg",3,["periphid0","rw"]],["periphid0",3],["rw",3]]],[[],[["rw",3],["periphid1",3],["reg",3,["periphid1","rw"]]]],[[],[["reg",3,["periphid2","rw"]],["rw",3],["periphid2",3]]],[[],[["reg",3,["periphid3","rw"]],["rw",3],["periphid3",3]]],null,[[],[["rw",3],["ris",3],["reg",3,["ris","rw"]]]],[[],[["sr",3],["rw",3],["reg",3,["sr","rw"]]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["ris",3]],[[],["periphid1",3]],[[],["sr",3]],[[],["pcellid1",3]],[[],["icr",3]],[[],["pcellid0",3]],[[],["cpsr",3]],[[],["imsc",3]],[[],["cr1",3]],[[],["periphid2",3]],[[],["dmacr",3]],[[],["dr",3]],[[],["periphid3",3]],[[],["pcellid3",3]],[[],["cr0",3]],[[],["mis",3]],[[],["periphid0",3]],[[],["pcellid2",3]],[[],["u8",15]],[[],["u8",15]],null,null,null,[[],["u16",15]],[[],["ris",3]],[[],["periphid1",3]],[[],["sr",3]],[[],["pcellid1",3]],[[],["icr",3]],[[],["pcellid0",3]],[[],["cpsr",3]],[[],["imsc",3]],[[],["cr1",3]],[[],["periphid2",3]],[[],["dmacr",3]],[[],["dr",3]],[[],["periphid3",3]],[[],["pcellid3",3]],[[],["cr0",3]],[[],["mis",3]],[[],["periphid0",3]],[[],["pcellid2",3]],[[],["u8",15]],[[],["u8",15]],null,null,[[],["u8",15]],[[["ris",3]],["bool",15]],[[["periphid1",3]],["bool",15]],[[["sr",3]],["bool",15]],[[["pcellid1",3]],["bool",15]],[[["icr",3]],["bool",15]],[[["pcellid0",3]],["bool",15]],[[["cpsr",3]],["bool",15]],[[["imsc",3]],["bool",15]],[[["cr1",3]],["bool",15]],[[["periphid2",3]],["bool",15]],[[["dmacr",3]],["bool",15]],[[["dr",3]],["bool",15]],[[["periphid3",3]],["bool",15]],[[["pcellid3",3]],["bool",15]],[[["cr0",3]],["bool",15]],[[["mis",3]],["bool",15]],[[["periphid0",3]],["bool",15]],[[["pcellid2",3]],["bool",15]],[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],null,[[],["bool",15]],[[["ris",3]],["bool",15]],[[["periphid1",3]],["bool",15]],[[["sr",3]],["bool",15]],[[["pcellid1",3]],["bool",15]],[[["icr",3]],["bool",15]],[[["pcellid0",3]],["bool",15]],[[["cpsr",3]],["bool",15]],[[["imsc",3]],["bool",15]],[[["cr1",3]],["bool",15]],[[["periphid2",3]],["bool",15]],[[["dmacr",3]],["bool",15]],[[["dr",3]],["bool",15]],[[["periphid3",3]],["bool",15]],[[["pcellid3",3]],["bool",15]],[[["cr0",3]],["bool",15]],[[["mis",3]],["bool",15]],[[["periphid0",3]],["bool",15]],[[["pcellid2",3]],["bool",15]],[[],["u8",15]],[[],["u8",15]],null,null,null,null,null,null,null,null,[[],["u8",15]],[[],["bool",15]],null,[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u16",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],null,[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,[[]],[[]],[[],["syscfg",3]],[[],[["dbgforce",3],["rw",3],["reg",3,["dbgforce","rw"]]]],[[["syscfg",3]],["bool",15]],[[]],[[]],[[],[["reg",3,["mempowerdown","rw"]],["mempowerdown",3],["rw",3]]],[[["syscfg",3]],["bool",15]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["procconfig","rw"]],["rw",3],["procconfig",3]]],[[],[["rw",3],["reg",3,["procinsyncbypass","rw"]],["procinsyncbypass",3]]],[[],[["reg",3,["procinsyncbypasshi","rw"]],["rw",3],["procinsyncbypasshi",3]]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["mempowerdown",3]],[[],["procinsyncbypasshi",3]],[[],["procconfig",3]],[[],["procinsyncbypass",3]],[[],["dbgforce",3]],[[],["mempowerdown",3]],[[],["procinsyncbypasshi",3]],[[],["procconfig",3]],[[],["procinsyncbypass",3]],[[],["dbgforce",3]],[[["mempowerdown",3]],["bool",15]],[[["procinsyncbypasshi",3]],["bool",15]],[[["procconfig",3]],["bool",15]],[[["procinsyncbypass",3]],["bool",15]],[[["dbgforce",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["mempowerdown",3]],["bool",15]],[[["procinsyncbypasshi",3]],["bool",15]],[[["procconfig",3]],["bool",15]],[[["procinsyncbypass",3]],["bool",15]],[[["dbgforce",3]],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u32",15]],[[],["u8",15]],[[],["bool",15]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u32",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["bool",15]],null,null,[[]],[[]],[[],[["reg",3,["chipid","rw"]],["rw",3],["chipid",3]]],[[],["sysinfo",3]],[[["sysinfo",3]],["bool",15]],[[]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[]],[[["sysinfo",3]],["bool",15]],[[],[["reg",3,["platform","rw"]],["platform",3],["rw",3]]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,[[],["bool",15]],[[]],[[]],[[]],[[]],[[],["platform",3]],[[],["chipid",3]],[[],["platform",3]],[[],["chipid",3]],[[["platform",3]],["bool",15]],[[["chipid",3]],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[],["u16",15]],[[["platform",3]],["bool",15]],[[["chipid",3]],["bool",15]],[[],["u16",15]],[[],["u8",15]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["u8",15]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],null,null,[[]],[[]],[[],["tbman",3]],[[["tbman",3]],["bool",15]],[[]],[[]],[[["tbman",3]],["bool",15]],[[],[["platform",3],["rw",3],["reg",3,["platform","rw"]]]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,[[],["bool",15]],[[]],[[]],[[],["platform",3]],[[],["platform",3]],[[["platform",3]],["bool",15]],[[],["bool",15]],[[]],[[]],[[["platform",3]],["bool",15]],[[["bool",15]]],[[["bool",15]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,[[["usize",15]],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["armed",3],["rw",3],["reg",3,["armed","rw"]]]],[[]],[[]],[[],["timer",3]],[[],[["reg",3,["dbgpause","rw"]],["rw",3],["dbgpause",3]]],[[["timer",3]],["bool",15]],[[]],[[],[["rw",3],["int",3],["reg",3,["int","rw"]]]],[[],[["rw",3],["int",3],["reg",3,["int","rw"]]]],[[]],[[],[["rw",3],["int",3],["reg",3,["int","rw"]]]],[[],[["rw",3],["int",3],["reg",3,["int","rw"]]]],[[["timer",3]],["bool",15]],[[],[["reg",3,["pause","rw"]],["rw",3],["pause",3]]],null,[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["reg",3,["u32","w"]],["u32",15],["w",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["reg",3,["u32","w"]],["u32",15],["w",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,[[["usize",15]],["bool",15]],[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["armed",3]],[[],["pause",3]],[[],["dbgpause",3]],[[],["int",3]],[[],["bool",15]],[[],["bool",15]],[[],["armed",3]],[[],["pause",3]],[[],["dbgpause",3]],[[],["int",3]],[[["armed",3]],["bool",15]],[[["pause",3]],["bool",15]],[[["dbgpause",3]],["bool",15]],[[["int",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["armed",3]],["bool",15]],[[["pause",3]],["bool",15]],[[["dbgpause",3]],["bool",15]],[[["int",3]],["bool",15]],[[],["bool",15]],[[["usize",15],["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,[[]],[[]],[[],["uart",3]],[[["uart",3]],["bool",15]],[[]],[[]],[[["uart",3]],["bool",15]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],[["reg",3,["uartcr","rw"]],["rw",3],["uartcr",3]]],[[],[["reg",3,["uartdmacr","rw"]],["uartdmacr",3],["rw",3]]],[[],[["reg",3,["uartdr","rw"]],["uartdr",3],["rw",3]]],[[],[["uartfbrd",3],["rw",3],["reg",3,["uartfbrd","rw"]]]],[[],[["rw",3],["uartfr",3],["reg",3,["uartfr","rw"]]]],[[],[["reg",3,["uartibrd","rw"]],["uartibrd",3],["rw",3]]],[[],[["reg",3,["uarticr","rw"]],["rw",3],["uarticr",3]]],[[],[["rw",3],["uartifls",3],["reg",3,["uartifls","rw"]]]],[[],[["uartilpr",3],["rw",3],["reg",3,["uartilpr","rw"]]]],[[],[["reg",3,["uartimsc","rw"]],["rw",3],["uartimsc",3]]],[[],[["uartlcrh",3],["reg",3,["uartlcrh","rw"]],["rw",3]]],[[],[["reg",3,["uartmis","rw"]],["rw",3],["uartmis",3]]],[[],[["reg",3,["uartpcellid0","rw"]],["uartpcellid0",3],["rw",3]]],[[],[["uartpcellid1",3],["rw",3],["reg",3,["uartpcellid1","rw"]]]],[[],[["reg",3,["uartpcellid2","rw"]],["uartpcellid2",3],["rw",3]]],[[],[["uartpcellid3",3],["rw",3],["reg",3,["uartpcellid3","rw"]]]],[[],[["reg",3,["uartperiphid0","rw"]],["uartperiphid0",3],["rw",3]]],[[],[["reg",3,["uartperiphid1","rw"]],["rw",3],["uartperiphid1",3]]],[[],[["uartperiphid2",3],["reg",3,["uartperiphid2","rw"]],["rw",3]]],[[],[["rw",3],["reg",3,["uartperiphid3","rw"]],["uartperiphid3",3]]],[[],[["uartris",3],["rw",3],["reg",3,["uartris","rw"]]]],[[],[["reg",3,["uartrsr","rw"]],["uartrsr",3],["rw",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["u8",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["uartifls",3]],[[],["uartilpr",3]],[[],["uartperiphid0",3]],[[],["uartcr",3]],[[],["uartpcellid1",3]],[[],["uartris",3]],[[],["uartdr",3]],[[],["uartpcellid3",3]],[[],["uartpcellid2",3]],[[],["uartpcellid0",3]],[[],["uartibrd",3]],[[],["uartrsr",3]],[[],["uartperiphid1",3]],[[],["uartfr",3]],[[],["uartfbrd",3]],[[],["uartperiphid3",3]],[[],["uartperiphid2",3]],[[],["uartmis",3]],[[],["uartimsc",3]],[[],["uartlcrh",3]],[[],["uarticr",3]],[[],["uartdmacr",3]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["uartifls",3]],[[],["uartilpr",3]],[[],["uartperiphid0",3]],[[],["uartcr",3]],[[],["uartpcellid1",3]],[[],["uartris",3]],[[],["uartdr",3]],[[],["uartpcellid3",3]],[[],["uartpcellid2",3]],[[],["uartpcellid0",3]],[[],["uartibrd",3]],[[],["uartrsr",3]],[[],["uartperiphid1",3]],[[],["uartfr",3]],[[],["uartfbrd",3]],[[],["uartperiphid3",3]],[[],["uartperiphid2",3]],[[],["uartmis",3]],[[],["uartimsc",3]],[[],["uartlcrh",3]],[[],["uarticr",3]],[[],["uartdmacr",3]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["uartifls",3]],["bool",15]],[[["uartilpr",3]],["bool",15]],[[["uartperiphid0",3]],["bool",15]],[[["uartcr",3]],["bool",15]],[[["uartpcellid1",3]],["bool",15]],[[["uartris",3]],["bool",15]],[[["uartdr",3]],["bool",15]],[[["uartpcellid3",3]],["bool",15]],[[["uartpcellid2",3]],["bool",15]],[[["uartpcellid0",3]],["bool",15]],[[["uartibrd",3]],["bool",15]],[[["uartrsr",3]],["bool",15]],[[["uartperiphid1",3]],["bool",15]],[[["uartfr",3]],["bool",15]],[[["uartfbrd",3]],["bool",15]],[[["uartperiphid3",3]],["bool",15]],[[["uartperiphid2",3]],["bool",15]],[[["uartmis",3]],["bool",15]],[[["uartimsc",3]],["bool",15]],[[["uartlcrh",3]],["bool",15]],[[["uarticr",3]],["bool",15]],[[["uartdmacr",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[["uartifls",3]],["bool",15]],[[["uartilpr",3]],["bool",15]],[[["uartperiphid0",3]],["bool",15]],[[["uartcr",3]],["bool",15]],[[["uartpcellid1",3]],["bool",15]],[[["uartris",3]],["bool",15]],[[["uartdr",3]],["bool",15]],[[["uartpcellid3",3]],["bool",15]],[[["uartpcellid2",3]],["bool",15]],[[["uartpcellid0",3]],["bool",15]],[[["uartibrd",3]],["bool",15]],[[["uartrsr",3]],["bool",15]],[[["uartperiphid1",3]],["bool",15]],[[["uartfr",3]],["bool",15]],[[["uartfbrd",3]],["bool",15]],[[["uartperiphid3",3]],["bool",15]],[[["uartperiphid2",3]],["bool",15]],[[["uartmis",3]],["bool",15]],[[["uartimsc",3]],["bool",15]],[[["uartlcrh",3]],["bool",15]],[[["uarticr",3]],["bool",15]],[[["uartdmacr",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["u8",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],null,null,[[],[["reg",3,["addrendp","rw"]],["rw",3],["addrendp",3]]],[[["usize",15]],[["addrendpx",3],["reg",3,["addrendpx","rw"]],["rw",3]]],[[]],[[]],[[],[["reg",3,["buffcpushouldhandle","rw"]],["buffcpushouldhandle",3],["rw",3]]],[[],[["buffstatus",3],["rw",3],["reg",3,["buffstatus","rw"]]]],[[],["usb",3]],[[],[["reg",3,["epabort","rw"]],["epabort",3],["rw",3]]],[[],[["reg",3,["epabortdone","rw"]],["rw",3],["epabortdone",3]]],[[],[["epstallarm",3],["rw",3],["reg",3,["epstallarm","rw"]]]],[[],[["rw",3],["reg",3,["epstatusstallnak","rw"]],["epstatusstallnak",3]]],[[["usb",3]],["bool",15]],[[]],[[],[["rw",3],["reg",3,["intepctrl","rw"]],["intepctrl",3]]],[[],[["rw",3],["reg",3,["int","rw"]],["int",3]]],[[],[["rw",3],["reg",3,["int","rw"]],["int",3]]],[[]],[[],[["rw",3],["reg",3,["int","rw"]],["int",3]]],[[],[["rw",3],["reg",3,["int","rw"]],["int",3]]],[[],[["rw",3],["mainctrl",3],["reg",3,["mainctrl","rw"]]]],[[],[["reg",3,["nakpoll","rw"]],["nakpoll",3],["rw",3]]],[[["usb",3]],["bool",15]],null,[[],[["siectrl",3],["rw",3],["reg",3,["siectrl","rw"]]]],[[],[["siestatus",3],["rw",3],["reg",3,["siestatus","rw"]]]],[[],[["reg",3,["sofrd","rw"]],["sofrd",3],["rw",3]]],[[],[["reg",3,["sofwr","rw"]],["rw",3],["sofwr",3]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],[["usbmuxing",3],["rw",3],["reg",3,["usbmuxing","rw"]]]],[[],[["reg",3,["usbpwr","rw"]],["usbpwr",3],["rw",3]]],[[],[["reg",3,["usbphydirect","rw"]],["usbphydirect",3],["rw",3]]],[[],[["usbphydirectoverride",3],["reg",3,["usbphydirectoverride","rw"]],["rw",3]]],[[],[["reg",3,["usbphytrim","rw"]],["usbphytrim",3],["rw",3]]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["epabortdone",3]],[[],["epstatusstallnak",3]],[[],["usbphydirectoverride",3]],[[],["buffcpushouldhandle",3]],[[],["addrendp",3]],[[],["epstallarm",3]],[[],["epabort",3]],[[],["mainctrl",3]],[[],["usbphytrim",3]],[[],["usbmuxing",3]],[[],["usbphydirect",3]],[[],["sofrd",3]],[[],["addrendpx",3]],[[],["siestatus",3]],[[],["nakpoll",3]],[[],["buffstatus",3]],[[],["siectrl",3]],[[],["int",3]],[[],["sofwr",3]],[[],["intepctrl",3]],[[],["usbpwr",3]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["epabortdone",3]],[[],["epstatusstallnak",3]],[[],["usbphydirectoverride",3]],[[],["buffcpushouldhandle",3]],[[],["addrendp",3]],[[],["epstallarm",3]],[[],["epabort",3]],[[],["mainctrl",3]],[[],["usbphytrim",3]],[[],["usbmuxing",3]],[[],["usbphydirect",3]],[[],["sofrd",3]],[[],["addrendpx",3]],[[],["siestatus",3]],[[],["nakpoll",3]],[[],["buffstatus",3]],[[],["siectrl",3]],[[],["int",3]],[[],["sofwr",3]],[[],["intepctrl",3]],[[],["usbpwr",3]],[[],["u16",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["epabortdone",3]],["bool",15]],[[["epstatusstallnak",3]],["bool",15]],[[["usbphydirectoverride",3]],["bool",15]],[[["buffcpushouldhandle",3]],["bool",15]],[[["addrendp",3]],["bool",15]],[[["epstallarm",3]],["bool",15]],[[["epabort",3]],["bool",15]],[[["mainctrl",3]],["bool",15]],[[["usbphytrim",3]],["bool",15]],[[["usbmuxing",3]],["bool",15]],[[["usbphydirect",3]],["bool",15]],[[["sofrd",3]],["bool",15]],[[["addrendpx",3]],["bool",15]],[[["siestatus",3]],["bool",15]],[[["nakpoll",3]],["bool",15]],[[["buffstatus",3]],["bool",15]],[[["siectrl",3]],["bool",15]],[[["int",3]],["bool",15]],[[["sofwr",3]],["bool",15]],[[["intepctrl",3]],["bool",15]],[[["usbpwr",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[["epabortdone",3]],["bool",15]],[[["epstatusstallnak",3]],["bool",15]],[[["usbphydirectoverride",3]],["bool",15]],[[["buffcpushouldhandle",3]],["bool",15]],[[["addrendp",3]],["bool",15]],[[["epstallarm",3]],["bool",15]],[[["epabort",3]],["bool",15]],[[["mainctrl",3]],["bool",15]],[[["usbphytrim",3]],["bool",15]],[[["usbmuxing",3]],["bool",15]],[[["usbphydirect",3]],["bool",15]],[[["sofrd",3]],["bool",15]],[[["addrendpx",3]],["bool",15]],[[["siestatus",3]],["bool",15]],[[["nakpoll",3]],["bool",15]],[[["buffstatus",3]],["bool",15]],[[["siectrl",3]],["bool",15]],[[["int",3]],["bool",15]],[[["sofwr",3]],["bool",15]],[[["intepctrl",3]],["bool",15]],[[["usbpwr",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],null,null,[[],[["bod",3],["rw",3],["reg",3,["bod","rw"]]]],[[]],[[]],[[],[["rw",3],["reg",3,["chipreset","rw"]],["chipreset",3]]],[[],["vregandchipreset",3]],[[["vregandchipreset",3]],["bool",15]],[[]],[[]],[[["vregandchipreset",3]],["bool",15]],null,[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],[["vreg",3],["rw",3],["reg",3,["vreg","rw"]]]],null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[],["vreg",3]],[[],["bod",3]],[[],["chipreset",3]],[[],["vreg",3]],[[],["bod",3]],[[],["chipreset",3]],[[],["bool",15]],[[],["bool",15]],[[["vreg",3]],["bool",15]],[[["bod",3]],["bool",15]],[[["chipreset",3]],["bool",15]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[["vreg",3]],["bool",15]],[[["bod",3]],["bool",15]],[[["chipreset",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["u8",15]],[[],["u8",15]],null,null,[[]],[[]],[[],["watchdog",3]],[[],[["reg",3,["ctrl","rw"]],["rw",3],["ctrl",3]]],[[["watchdog",3]],["bool",15]],[[]],[[]],[[],[["rw",3],["reg",3,["load","rw"]],["load",3]]],[[["watchdog",3]],["bool",15]],[[],[["reg",3,["reason","rw"]],["reason",3],["rw",3]]],null,[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["tick",3],["reg",3,["tick","rw"]],["rw",3]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["reason",3]],[[],["tick",3]],[[],["load",3]],[[],["ctrl",3]],[[],["u16",15]],[[],["u16",15]],[[],["reason",3]],[[],["tick",3]],[[],["load",3]],[[],["ctrl",3]],[[],["bool",15]],[[],["bool",15]],[[["reason",3]],["bool",15]],[[["tick",3]],["bool",15]],[[["load",3]],["bool",15]],[[["ctrl",3]],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["u32",15]],[[["reason",3]],["bool",15]],[[["tick",3]],["bool",15]],[[["load",3]],["bool",15]],[[["ctrl",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["u16",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u32",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u32",15]]],[[["bool",15]]],[[["bool",15]]],[[],["u32",15]],[[],["bool",15]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,[[]],[[]],[[],["xipctrl",3]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["rw",3],["reg",3,["ctrl","rw"]],["ctrl",3]]],[[["xipctrl",3]],["bool",15]],[[],[["rw",3],["reg",3,["flush","rw"]],["flush",3]]],[[]],[[]],[[["xipctrl",3]],["bool",15]],null,[[],[["reg",3,["stat","rw"]],["stat",3],["rw",3]]],[[],[["rw",3],["reg",3,["streamaddr","rw"]],["streamaddr",3]]],[[],[["reg",3,["streamctr","rw"]],["rw",3],["streamctr",3]]],[[],[["r",3],["reg",3,["u32","r"]],["u32",15]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["ctrl",3]],[[],["streamctr",3]],[[],["flush",3]],[[],["streamaddr",3]],[[],["stat",3]],[[],["ctrl",3]],[[],["streamctr",3]],[[],["flush",3]],[[],["streamaddr",3]],[[],["stat",3]],[[],["bool",15]],[[["ctrl",3]],["bool",15]],[[["streamctr",3]],["bool",15]],[[["flush",3]],["bool",15]],[[["streamaddr",3]],["bool",15]],[[["stat",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["ctrl",3]],["bool",15]],[[["streamctr",3]],["bool",15]],[[["flush",3]],["bool",15]],[[["streamaddr",3]],["bool",15]],[[["stat",3]],["bool",15]],[[],["bool",15]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u32",15]]],[[["u32",15]]],[[],["u32",15]],[[],["u32",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,[[],[["baudr",3],["rw",3],["reg",3,["baudr","rw"]]]],[[]],[[]],[[],["xipssi",3]],[[],[["reg",3,["ctrlr0","rw"]],["rw",3],["ctrlr0",3]]],[[],[["reg",3,["ctrlr1","rw"]],["rw",3],["ctrlr1",3]]],[[],[["rw",3],["dmacr",3],["reg",3,["dmacr","rw"]]]],[[],[["rw",3],["reg",3,["dmardlr","rw"]],["dmardlr",3]]],[[],[["rw",3],["reg",3,["dmatdlr","rw"]],["dmatdlr",3]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[["xipssi",3]],["bool",15]],[[]],[[],[["icr",3],["reg",3,["icr","rw"]],["rw",3]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["imr","rw"]],["imr",3],["rw",3]]],[[]],[[],[["isr",3],["rw",3],["reg",3,["isr","rw"]]]],[[],[["msticr",3],["reg",3,["msticr","rw"]],["rw",3]]],[[],[["rw",3],["reg",3,["mwcr","rw"]],["mwcr",3]]],[[["xipssi",3]],["bool",15]],null,[[],[["reg",3,["risr","rw"]],["risr",3],["rw",3]]],[[],[["reg",3,["rxsampledly","rw"]],["rxsampledly",3],["rw",3]]],[[],[["reg",3,["rxflr","rw"]],["rxflr",3],["rw",3]]],[[],[["rxftlr",3],["rw",3],["reg",3,["rxftlr","rw"]]]],[[],[["reg",3,["rxoicr","rw"]],["rxoicr",3],["rw",3]]],[[],[["rw",3],["reg",3,["rxuicr","rw"]],["rxuicr",3]]],[[],[["rw",3],["reg",3,["ser","rw"]],["ser",3]]],[[],[["spictrlr0",3],["rw",3],["reg",3,["spictrlr0","rw"]]]],[[],[["sr",3],["reg",3,["sr","rw"]],["rw",3]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[],[["reg",3,["ssienr","rw"]],["rw",3],["ssienr",3]]],[[],["result",4]],[[],["result",4]],[[],[["reg",3,["txddriveedge","rw"]],["rw",3],["txddriveedge",3]]],[[],[["rw",3],["reg",3,["txflr","rw"]],["txflr",3]]],[[],[["reg",3,["txftlr","rw"]],["txftlr",3],["rw",3]]],[[],[["txoicr",3],["rw",3],["reg",3,["txoicr","rw"]]]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["u8",15]],[[],["rxoicr",3]],[[],["risr",3]],[[],["ssienr",3]],[[],["txftlr",3]],[[],["icr",3]],[[],["baudr",3]],[[],["txoicr",3]],[[],["rxflr",3]],[[],["rxsampledly",3]],[[],["spictrlr0",3]],[[],["rxuicr",3]],[[],["dmardlr",3]],[[],["isr",3]],[[],["txflr",3]],[[],["msticr",3]],[[],["sr",3]],[[],["ser",3]],[[],["txddriveedge",3]],[[],["ctrlr1",3]],[[],["dmacr",3]],[[],["imr",3]],[[],["mwcr",3]],[[],["rxftlr",3]],[[],["ctrlr0",3]],[[],["dmatdlr",3]],[[],["bool",15]],[[],["rxoicr",3]],[[],["risr",3]],[[],["ssienr",3]],[[],["txftlr",3]],[[],["icr",3]],[[],["baudr",3]],[[],["txoicr",3]],[[],["rxflr",3]],[[],["rxsampledly",3]],[[],["spictrlr0",3]],[[],["rxuicr",3]],[[],["dmardlr",3]],[[],["isr",3]],[[],["txflr",3]],[[],["msticr",3]],[[],["sr",3]],[[],["ser",3]],[[],["txddriveedge",3]],[[],["ctrlr1",3]],[[],["dmacr",3]],[[],["imr",3]],[[],["mwcr",3]],[[],["rxftlr",3]],[[],["ctrlr0",3]],[[],["dmatdlr",3]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[],["u8",15]],[[["rxoicr",3]],["bool",15]],[[["risr",3]],["bool",15]],[[["ssienr",3]],["bool",15]],[[["txftlr",3]],["bool",15]],[[["icr",3]],["bool",15]],[[["baudr",3]],["bool",15]],[[["txoicr",3]],["bool",15]],[[["rxflr",3]],["bool",15]],[[["rxsampledly",3]],["bool",15]],[[["spictrlr0",3]],["bool",15]],[[["rxuicr",3]],["bool",15]],[[["dmardlr",3]],["bool",15]],[[["isr",3]],["bool",15]],[[["txflr",3]],["bool",15]],[[["msticr",3]],["bool",15]],[[["sr",3]],["bool",15]],[[["ser",3]],["bool",15]],[[["txddriveedge",3]],["bool",15]],[[["ctrlr1",3]],["bool",15]],[[["dmacr",3]],["bool",15]],[[["imr",3]],["bool",15]],[[["mwcr",3]],["bool",15]],[[["rxftlr",3]],["bool",15]],[[["ctrlr0",3]],["bool",15]],[[["dmatdlr",3]],["bool",15]],[[],["u8",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["instl",3]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[["rxoicr",3]],["bool",15]],[[["risr",3]],["bool",15]],[[["ssienr",3]],["bool",15]],[[["txftlr",3]],["bool",15]],[[["icr",3]],["bool",15]],[[["baudr",3]],["bool",15]],[[["txoicr",3]],["bool",15]],[[["rxflr",3]],["bool",15]],[[["rxsampledly",3]],["bool",15]],[[["spictrlr0",3]],["bool",15]],[[["rxuicr",3]],["bool",15]],[[["dmardlr",3]],["bool",15]],[[["isr",3]],["bool",15]],[[["txflr",3]],["bool",15]],[[["msticr",3]],["bool",15]],[[["sr",3]],["bool",15]],[[["ser",3]],["bool",15]],[[["txddriveedge",3]],["bool",15]],[[["ctrlr1",3]],["bool",15]],[[["dmacr",3]],["bool",15]],[[["imr",3]],["bool",15]],[[["mwcr",3]],["bool",15]],[[["rxftlr",3]],["bool",15]],[[["ctrlr0",3]],["bool",15]],[[["dmatdlr",3]],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u16",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[["u8",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["instl",3]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u16",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["spifrf",3]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[["tmod",3]]],[[["transtype",3]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["bool",15]]],[[["u8",15]]],[[["u8",15]]],[[],["bool",15]],[[],["bool",15]],[[],["spifrf",3]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["u8",15]],[[],["u8",15]],[[],["tmod",3]],[[],["transtype",3]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["bool",15]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["u8",15]],[[],["u8",15]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["spifrf",3]],[[],["transtype",3]],[[],["tmod",3]],[[],["instl",3]],[[["spifrf",3]],["ordering",4]],[[["transtype",3]],["ordering",4]],[[["tmod",3]],["ordering",4]],[[["instl",3]],["ordering",4]],[[["spifrf",3]],["bool",15]],[[["transtype",3]],["bool",15]],[[["tmod",3]],["bool",15]],[[["instl",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["spifrf",3]],["bool",15]],[[["transtype",3]],["bool",15]],[[["tmod",3]],["bool",15]],[[["instl",3]],["bool",15]],[[["spifrf",3]],[["option",4,["ordering"]],["ordering",4]]],[[["transtype",3]],[["option",4,["ordering"]],["ordering",4]]],[[["tmod",3]],[["option",4,["ordering"]],["ordering",4]]],[[["instl",3]],[["option",4,["ordering"]],["ordering",4]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],null,null,[[]],[[]],[[],["xosc",3]],[[],[["reg",3,["count","rw"]],["count",3],["rw",3]]],[[],[["reg",3,["ctrl","rw"]],["rw",3],["ctrl",3]]],[[],[["reg",3,["u32","rw"]],["rw",3],["u32",15]]],[[["xosc",3]],["bool",15]],[[]],[[]],[[["xosc",3]],["bool",15]],null,[[],[["rw",3],["startup",3],["reg",3,["startup","rw"]]]],[[],[["reg",3,["status","rw"]],["status",3],["rw",3]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],null,null,null,null,null,null,null,null,null,[[],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["status",3]],[[],["ctrl",3]],[[],["startup",3]],[[],["count",3]],[[],["u8",15]],[[],["status",3]],[[],["ctrl",3]],[[],["startup",3]],[[],["count",3]],[[],["u16",15]],[[],["enable",3]],[[],["bool",15]],[[["status",3]],["bool",15]],[[["ctrl",3]],["bool",15]],[[["startup",3]],["bool",15]],[[["count",3]],["bool",15]],[[],["statusfreqrange",3]],[[],["ctrlfreqrange",3]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[["status",3]],["bool",15]],[[["ctrl",3]],["bool",15]],[[["startup",3]],["bool",15]],[[["count",3]],["bool",15]],[[["bool",15]]],[[["u8",15]]],[[["u16",15]]],[[["enable",3]]],[[["bool",15]]],[[["statusfreqrange",3]]],[[["ctrlfreqrange",3]]],[[["bool",15]]],[[["bool",15]]],[[],["bool",15]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[],["bool",15]],null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[],["statusfreqrange",3]],[[],["enable",3]],[[],["ctrlfreqrange",3]],[[["statusfreqrange",3]],["ordering",4]],[[["enable",3]],["ordering",4]],[[["ctrlfreqrange",3]],["ordering",4]],[[["statusfreqrange",3]],["bool",15]],[[["enable",3]],["bool",15]],[[["ctrlfreqrange",3]],["bool",15]],[[]],[[]],[[]],[[]],[[]],[[]],[[["statusfreqrange",3]],["bool",15]],[[["enable",3]],["bool",15]],[[["ctrlfreqrange",3]],["bool",15]],[[["statusfreqrange",3]],[["option",4,["ordering"]],["ordering",4]]],[[["enable",3]],[["option",4,["ordering"]],["ordering",4]]],[[["ctrlfreqrange",3]],[["option",4,["ordering"]],["ordering",4]]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]]],"p":[[4,"Interrupt"],[3,"Adc"],[3,"Fifo"],[3,"Div"],[3,"Result"],[3,"Fcs"],[3,"Cs"],[3,"Int"],[3,"Busctrl"],[3,"Perfctr"],[3,"Perfsel"],[3,"BusPriorityAck"],[3,"BusPriority"],[3,"Clocks"],[3,"ClkSysCtrl"],[3,"WakeEn1"],[3,"Fc0RefKhz"],[3,"Fc0Result"],[3,"WakeEn0"],[3,"ClkAdcDiv"],[3,"Fc0MinKhz"],[3,"ClkSysResusStatus"],[3,"ClkGpout3Ctrl"],[3,"ClkRtcDiv"],[3,"ClkUsbCtrl"],[3,"SleepEn0"],[3,"ClkGpout0Ctrl"],[3,"ClkPeriCtrl"],[3,"ClkGpout2Div"],[3,"ClkUsbDiv"],[3,"Enabled1"],[3,"ClkSysDiv"],[3,"Fc0Src"],[3,"ClkGpout0Div"],[3,"Fc0Delay"],[3,"ClkSysResusCtrl"],[3,"SleepEn1"],[3,"Fc0Status"],[3,"ClkAdcCtrl"],[3,"ClkGpout1Ctrl"],[3,"ClkGpout2Ctrl"],[3,"ClkRtcCtrl"],[3,"Fc0MaxKhz"],[3,"Enabled0"],[3,"Fc0Interval"],[3,"ClkRefCtrl"],[3,"ClkGpout1Div"],[3,"ClkGpout3Div"],[3,"ClkRefDiv"],[3,"Int"],[3,"ClkRefCtrlSrc"],[3,"ClkGpout3CtrlAuxsrc"],[3,"ClkRtcCtrlAuxsrc"],[3,"ClkGpout0CtrlAuxsrc"],[3,"Fc0Src"],[3,"ClkSysCtrlAuxsrc"],[3,"ClkSysCtrlSrc"],[3,"ClkPeriCtrlAuxsrc"],[3,"ClkAdcCtrlAuxsrc"],[3,"ClkUsbCtrlAuxsrc"],[3,"ClkRefCtrlAuxsrc"],[3,"ClkGpout1CtrlAuxsrc"],[3,"ClkGpout2CtrlAuxsrc"],[3,"RW"],[3,"R"],[3,"W"],[3,"Reg"],[3,"Channel"],[3,"Dma"],[3,"Intf0"],[3,"SniffCtrl"],[3,"Ints1"],[3,"Ints0"],[3,"NChannels"],[3,"Intr"],[3,"MultiChanTrigger"],[3,"DbgCtdreq"],[3,"Intf1"],[3,"FifoLevels"],[3,"Timer"],[3,"ChanAbort"],[3,"Inte1"],[3,"Inte0"],[3,"CtrlTrig"],[3,"DataSize"],[3,"Calc"],[3,"TreqSel"],[3,"I2c"],[3,"IcCon"],[3,"IcRxflr"],[3,"IcSlvDataNackOnly"],[3,"IcFsSpklen"],[3,"IcClrRdReq"],[3,"IcClrIntr"],[3,"IcClrRxUnder"],[3,"IcSdaSetup"],[3,"IcDmaRdlr"],[3,"IcRxTl"],[3,"IcTxTl"],[3,"IcDataCmd"],[3,"IcCompParam1"],[3,"IcAckGeneralCall"],[3,"IcIntrMask"],[3,"IcClrStopDet"],[3,"IcClrRxOver"],[3,"IcFsSclLcnt"],[3,"IcClrTxOver"],[3,"IcTxAbrtSource"],[3,"IcDmaTdlr"],[3,"IcFsSclHcnt"],[3,"IcStatus"],[3,"IcClrStartDet"],[3,"IcClrTxAbrt"],[3,"IcIntrStat"],[3,"IcTxflr"],[3,"IcClrRestartDet"],[3,"IcRawIntrStat"],[3,"IcSdaHold"],[3,"IcEnable"],[3,"IcSsSclHcnt"],[3,"IcTar"],[3,"IcClrRxDone"],[3,"IcClrActivity"],[3,"IcClrGenCall"],[3,"IcDmaCr"],[3,"IcSar"],[3,"IcEnableStatus"],[3,"IcSsSclLcnt"],[3,"Speed"],[3,"Io"],[3,"Int"],[3,"Gpio"],[3,"GpioCtrl"],[3,"Int"],[3,"GpioStatus"],[3,"Gpio11CtrlFuncsel"],[3,"Irqover"],[3,"Gpio5CtrlFuncsel"],[3,"Inover"],[3,"Gpio12CtrlFuncsel"],[3,"Oeover"],[3,"Gpio18CtrlFuncsel"],[3,"Gpio16CtrlFuncsel"],[3,"Gpio20CtrlFuncsel"],[3,"Gpio8CtrlFuncsel"],[3,"Gpio24CtrlFuncsel"],[3,"Gpio2CtrlFuncsel"],[3,"Gpio3CtrlFuncsel"],[3,"Gpio1CtrlFuncsel"],[3,"Gpio6CtrlFuncsel"],[3,"Gpio0CtrlFuncsel"],[3,"Gpio21CtrlFuncsel"],[3,"Gpio28CtrlFuncsel"],[3,"Gpio9CtrlFuncsel"],[3,"Gpio22CtrlFuncsel"],[3,"Gpio29CtrlFuncsel"],[3,"Gpio7CtrlFuncsel"],[3,"Gpio17CtrlFuncsel"],[3,"Gpio19CtrlFuncsel"],[3,"Outover"],[3,"Gpio14CtrlFuncsel"],[3,"Gpio26CtrlFuncsel"],[3,"Gpio25CtrlFuncsel"],[3,"Gpio23CtrlFuncsel"],[3,"Gpio15CtrlFuncsel"],[3,"Gpio4CtrlFuncsel"],[3,"Gpio27CtrlFuncsel"],[3,"Gpio10CtrlFuncsel"],[3,"Gpio13CtrlFuncsel"],[3,"Pads"],[3,"VoltageSelect"],[3,"GpioCtrl"],[3,"Drive"],[3,"VoltageSelect"],[3,"Pio"],[3,"Irq"],[3,"StateMachine"],[3,"Flevel"],[3,"Fstat"],[3,"Intr"],[3,"SmClkdiv"],[3,"Fdebug"],[3,"SmInstr"],[3,"DbgCfginfo"],[3,"SmAddr"],[3,"Ctrl"],[3,"IrqForce"],[3,"SmPinctrl"],[3,"InstrMem"],[3,"SmExecctrl"],[3,"SmShiftctrl"],[3,"Irq"],[3,"SmExecctrlStatusSel"],[3,"Pll"],[3,"Cs"],[3,"Pwr"],[3,"FbdivInt"],[3,"Prim"],[3,"Psm"],[3,"FrceOn"],[3,"Done"],[3,"Wdsel"],[3,"FrceOff"],[3,"Pwm"],[3,"Ch2Ctr"],[3,"Ch7Div"],[3,"Ch6Ctr"],[3,"Ch3Ctr"],[3,"Ints"],[3,"Ch1Top"],[3,"Ch6Csr"],[3,"Intf"],[3,"Ch3Div"],[3,"Ch5Div"],[3,"Ch4Ctr"],[3,"Ch2Top"],[3,"Ch4Div"],[3,"Ch7Csr"],[3,"Ch5Cc"],[3,"Ch1Ctr"],[3,"Ch0Div"],[3,"En"],[3,"Ch7Top"],[3,"Inte"],[3,"Ch7Ctr"],[3,"Ch0Ctr"],[3,"Ch1Csr"],[3,"Ch4Top"],[3,"Ch6Top"],[3,"Ch2Csr"],[3,"Intr"],[3,"Ch2Div"],[3,"Ch0Top"],[3,"Ch3Csr"],[3,"Ch5Ctr"],[3,"Ch3Cc"],[3,"Ch3Top"],[3,"Ch6Div"],[3,"Ch5Csr"],[3,"Ch0Csr"],[3,"Ch6Cc"],[3,"Ch5Top"],[3,"Ch2Cc"],[3,"Ch4Csr"],[3,"Ch7Cc"],[3,"Ch4Cc"],[3,"Ch1Cc"],[3,"Ch1Div"],[3,"Ch0Cc"],[3,"Divmode"],[3,"Resets"],[3,"Peripherals"],[3,"Wdsel"],[3,"Rosc"],[3,"Status"],[3,"Phase"],[3,"Div"],[3,"Ctrl"],[3,"Count"],[3,"Freqb"],[3,"Freqa"],[3,"Randombit"],[3,"Div"],[3,"Passwd"],[3,"Enable"],[3,"FreqRange"],[3,"Rtc"],[3,"Rtc0"],[3,"Rtc1"],[3,"Int"],[3,"IrqSetup1"],[3,"Ctrl"],[3,"IrqSetup0"],[3,"ClkdivM1"],[3,"Setup1"],[3,"Setup0"],[3,"Interp"],[3,"Gpio"],[3,"Fifo"],[3,"Div"],[3,"Sio"],[3,"FifoSt"],[3,"Interp0CtrlLane1"],[3,"Interp0CtrlLane0"],[3,"Interp1Accum0Add"],[3,"Interp1CtrlLane0"],[3,"Interp0Accum0Add"],[3,"Interp1Accum1Add"],[3,"DivCsr"],[3,"Interp1CtrlLane1"],[3,"Interp0Accum1Add"],[3,"Spi"],[3,"ris"],[3,"periphid1"],[3,"sr"],[3,"pcellid1"],[3,"icr"],[3,"pcellid0"],[3,"cpsr"],[3,"imsc"],[3,"cr1"],[3,"periphid2"],[3,"dmacr"],[3,"dr"],[3,"periphid3"],[3,"pcellid3"],[3,"cr0"],[3,"mis"],[3,"periphid0"],[3,"pcellid2"],[3,"Syscfg"],[3,"Mempowerdown"],[3,"ProcInSyncBypassHi"],[3,"ProcConfig"],[3,"ProcInSyncBypass"],[3,"Dbgforce"],[3,"Sysinfo"],[3,"Platform"],[3,"ChipId"],[3,"Tbman"],[3,"Platform"],[3,"Timer"],[3,"Armed"],[3,"Pause"],[3,"Dbgpause"],[3,"Int"],[3,"Uart"],[3,"Uartifls"],[3,"Uartilpr"],[3,"Uartperiphid0"],[3,"Uartcr"],[3,"Uartpcellid1"],[3,"Uartris"],[3,"Uartdr"],[3,"Uartpcellid3"],[3,"Uartpcellid2"],[3,"Uartpcellid0"],[3,"Uartibrd"],[3,"Uartrsr"],[3,"Uartperiphid1"],[3,"Uartfr"],[3,"Uartfbrd"],[3,"Uartperiphid3"],[3,"Uartperiphid2"],[3,"Uartmis"],[3,"Uartimsc"],[3,"UartlcrH"],[3,"Uarticr"],[3,"Uartdmacr"],[3,"Usb"],[3,"EpAbortDone"],[3,"EpStatusStallNak"],[3,"UsbphyDirectOverride"],[3,"BuffCpuShouldHandle"],[3,"AddrEndp"],[3,"EpStallArm"],[3,"EpAbort"],[3,"MainCtrl"],[3,"UsbphyTrim"],[3,"UsbMuxing"],[3,"UsbphyDirect"],[3,"SofRd"],[3,"AddrEndpX"],[3,"SieStatus"],[3,"NakPoll"],[3,"BuffStatus"],[3,"SieCtrl"],[3,"Int"],[3,"SofWr"],[3,"IntEpCtrl"],[3,"UsbPwr"],[3,"VregAndChipReset"],[3,"Vreg"],[3,"Bod"],[3,"ChipReset"],[3,"Watchdog"],[3,"Reason"],[3,"Tick"],[3,"Load"],[3,"Ctrl"],[3,"XipCtrl"],[3,"Ctrl"],[3,"StreamCtr"],[3,"Flush"],[3,"StreamAddr"],[3,"Stat"],[3,"XipSsi"],[3,"Rxoicr"],[3,"Risr"],[3,"Ssienr"],[3,"Txftlr"],[3,"Icr"],[3,"Baudr"],[3,"Txoicr"],[3,"Rxflr"],[3,"RxSampleDly"],[3,"SpiCtrlr0"],[3,"Rxuicr"],[3,"Dmardlr"],[3,"Isr"],[3,"Txflr"],[3,"Msticr"],[3,"Sr"],[3,"Ser"],[3,"TxdDriveEdge"],[3,"Ctrlr1"],[3,"Dmacr"],[3,"Imr"],[3,"Mwcr"],[3,"Rxftlr"],[3,"Ctrlr0"],[3,"Dmatdlr"],[3,"SpiFrf"],[3,"TransType"],[3,"Tmod"],[3,"InstL"],[3,"Xosc"],[3,"Status"],[3,"Ctrl"],[3,"Startup"],[3,"Count"],[3,"StatusFreqRange"],[3,"Enable"],[3,"CtrlFreqRange"]]},\
"vcell":{"doc":"Just like <code>Cell</code> but with volatile read / write operations","t":[3,11,11,11,11,11,11,11,11,11,11,11],"n":["VolatileCell","as_ptr","borrow","borrow_mut","from","get","into","new","set","try_from","try_into","type_id"],"q":["vcell","","","","","","","","","","",""],"d":["Just like <code>Cell</code> but with volatile read / write operations","Returns a raw pointer to the underlying data in the cell","","","","Returns a copy of the contained value","","Creates a new <code>VolatileCell</code> containing the given value","Sets the contained value","","",""],"i":[0,1,1,1,1,1,1,1,1,1,1,1],"f":[null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]]],"p":[[3,"VolatileCell"]]},\
"void":{"doc":"Void","t":[8,8,4,11,11,11,11,11,11,11,11,11,11,11,11,5,10,10],"n":["ResultVoidErrExt","ResultVoidExt","Void","borrow","borrow_mut","clone","eq","fmt","fmt","from","into","partial_cmp","try_from","try_into","type_id","unreachable","void_unwrap","void_unwrap_err"],"q":["void","","","","","","","","","","","","","","","","",""],"d":["Extensions to <code>Result&lt;Void, E&gt;</code>","Extensions to <code>Result&lt;T, Void&gt;</code>","The empty type for cases which can’t occur.","","","","","","","","","","","","","A safe version of <code>intrinsincs::unreachable</code>.","Get the value out of a wrapper.","Get the error out of a wrapper."],"i":[0,0,0,1,1,1,1,1,1,1,1,1,1,1,1,0,2,3],"f":[null,null,null,[[]],[[]],[[],["void",4]],[[],["bool",15]],[[["formatter",3]],["result",6]],[[["formatter",3]],["result",6]],[[]],[[]],[[],[["ordering",4],["option",4,["ordering"]]]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[["void",4]]],[[]],[[]]],"p":[[4,"Void"],[8,"ResultVoidExt"],[8,"ResultVoidErrExt"]]},\
"volatile_register":{"doc":"Volatile access to memory mapped hardware registers","t":[3,3,3,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11,11],"n":["RO","RW","WO","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","from","from","from","into","into","into","modify","read","read","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","write","write"],"q":["volatile_register","","","","","","","","","","","","","","","","","","","","","","","","","","","",""],"d":["Read-Only register","Read-Write register","Write-Only register","","","","","","","","","","","","","Performs a read-modify-write operation","Reads the value of the register","Reads the value of the register","","","","","","","","","","Writes a <code>value</code> into the register","Writes <code>value</code> into the register"],"i":[0,0,0,1,2,3,1,2,3,1,2,3,1,2,3,2,1,2,1,2,3,1,2,3,1,2,3,2,3],"f":[null,null,null,[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["result",4]],[[],["typeid",3]],[[],["typeid",3]],[[],["typeid",3]],[[]],[[]]],"p":[[3,"RO"],[3,"RW"],[3,"WO"]]}\
}');
if (window.initSearch) {window.initSearch(searchIndex)};