// Seed: 9439965
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1 : -1 'b0] id_9 = 1'b0 == id_3;
endmodule
module module_1 #(
    parameter id_1  = 32'd26,
    parameter id_27 = 32'd84
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    _id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  output wire id_36;
  inout wire id_35;
  output wire id_34;
  input wire id_33;
  input wire id_32;
  input wire id_31;
  output wire id_30;
  output wire id_29;
  output wire id_28;
  module_0 modCall_1 (
      id_20,
      id_3,
      id_21,
      id_35,
      id_2,
      id_26,
      id_14,
      id_4
  );
  output wire _id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output logic [7:0] id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire _id_1;
  assign id_12[""] = id_31;
  assign (weak1, strong0) id_12[1'b0==id_1] = 1'b0;
  logic [1  ==  1 : 1  ==  id_27] id_38;
  wire id_39;
endmodule
