INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/1/Desktop/7sem/UPTSU/project_2_new/project_2_new.srcs/sim_1/new/JK_wrapper_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity JK_wrapper_testbench
