

================================================================
== Vivado HLS Report for 'p_memcpy_1'
================================================================
* Date:           Wed May 31 17:58:33 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        curve25519
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      2.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   39|   39|   39|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   38|   38|         2|          -|          -|    19|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.66ns
ST_1: StgValue_4 (3)  [1/1] 0.66ns  loc: curve25519/src/curve25519-donna.c:61
:0  br label %1


 <State 2>: 1.24ns
ST_2: i (5)  [1/1] 0.00ns
:0  %i = phi i5 [ 0, %0 ], [ %i_28, %2 ]

ST_2: exitcond (6)  [1/1] 0.39ns  loc: curve25519/src/curve25519-donna.c:61
:1  %exitcond = icmp eq i5 %i, -13

ST_2: empty (7)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 0)

ST_2: i_28 (8)  [1/1] 1.12ns  loc: curve25519/src/curve25519-donna.c:61
:3  %i_28 = add i5 %i, 1

ST_2: StgValue_9 (9)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:61
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp (11)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:62
:0  %tmp = zext i5 %i to i64

ST_2: src_addr (12)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:62
:1  %src_addr = getelementptr [19 x i64]* %src, i64 0, i64 %tmp

ST_2: src_load (13)  [2/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:62
:2  %src_load = load i64* %src_addr, align 8

ST_2: StgValue_13 (18)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:64
:0  ret void


 <State 3>: 2.47ns
ST_3: src_load (13)  [1/2] 1.24ns  loc: curve25519/src/curve25519-donna.c:62
:2  %src_load = load i64* %src_addr, align 8

ST_3: dst_addr (14)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:62
:3  %dst_addr = getelementptr [19 x i64]* %dst, i64 0, i64 %tmp

ST_3: StgValue_16 (15)  [1/1] 1.24ns  loc: curve25519/src/curve25519-donna.c:62
:4  store i64 %src_load, i64* %dst_addr, align 8

ST_3: StgValue_17 (16)  [1/1] 0.00ns  loc: curve25519/src/curve25519-donna.c:61
:5  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4  (br               ) [ 0111]
i           (phi              ) [ 0010]
exitcond    (icmp             ) [ 0011]
empty       (speclooptripcount) [ 0000]
i_28        (add              ) [ 0111]
StgValue_9  (br               ) [ 0000]
tmp         (zext             ) [ 0001]
src_addr    (getelementptr    ) [ 0001]
StgValue_13 (ret              ) [ 0000]
src_load    (load             ) [ 0000]
dst_addr    (getelementptr    ) [ 0000]
StgValue_16 (store            ) [ 0000]
StgValue_17 (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="src_addr_gep_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="64" slack="0"/>
<pin id="18" dir="0" index="1" bw="1" slack="0"/>
<pin id="19" dir="0" index="2" bw="5" slack="0"/>
<pin id="20" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/2 "/>
</bind>
</comp>

<comp id="23" class="1004" name="grp_access_fu_23">
<pin_list>
<pin id="24" dir="0" index="0" bw="5" slack="0"/>
<pin id="25" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="26" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 "/>
</bind>
</comp>

<comp id="28" class="1004" name="dst_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="64" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="5" slack="1"/>
<pin id="32" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="35" class="1004" name="StgValue_16_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="5" slack="0"/>
<pin id="37" dir="0" index="1" bw="64" slack="0"/>
<pin id="38" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_16/3 "/>
</bind>
</comp>

<comp id="41" class="1005" name="i_reg_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="5" slack="1"/>
<pin id="43" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="45" class="1004" name="i_phi_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="1" slack="1"/>
<pin id="47" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="5" slack="0"/>
<pin id="49" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="exitcond_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="5" slack="0"/>
<pin id="54" dir="0" index="1" bw="5" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_28_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="72" class="1005" name="i_28_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="77" class="1005" name="tmp_reg_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="1"/>
<pin id="79" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="82" class="1005" name="src_addr_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="1"/>
<pin id="84" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="22"><net_src comp="12" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="27"><net_src comp="16" pin="3"/><net_sink comp="23" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="12" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="23" pin="2"/><net_sink comp="35" pin=1"/></net>

<net id="40"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="44"><net_src comp="4" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="51"><net_src comp="41" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="45" pin="4"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="45" pin="4"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="45" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="16" pin=2"/></net>

<net id="75"><net_src comp="58" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="76"><net_src comp="72" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="80"><net_src comp="64" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="85"><net_src comp="16" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="23" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {3 }
 - Input state : 
	Port: _memcpy.1 : src | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_28 : 1
		StgValue_9 : 2
		tmp : 1
		src_addr : 2
		src_load : 3
	State 3
		StgValue_16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |   i_28_fu_58   |    0    |    15   |
|----------|----------------|---------|---------|
|   icmp   | exitcond_fu_52 |    0    |    2    |
|----------|----------------|---------|---------|
|   zext   |    tmp_fu_64   |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    17   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|  i_28_reg_72  |    5   |
|    i_reg_41   |    5   |
|src_addr_reg_82|    5   |
|   tmp_reg_77  |   64   |
+---------------+--------+
|     Total     |   79   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_23 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  0.656  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   17   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   79   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   79   |   26   |
+-----------+--------+--------+--------+
