INFO-FLOW: Workspace /home/max/work/MaxConvNet/HLS/model/solution1 opened at Sun Aug 30 13:23:14 KST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 1.28 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.37 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.5 sec.
Execute   set_part xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling conv.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted conv.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "conv.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E conv.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp
Command       clang done; 1.38 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.13 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command       clang done; 1.29 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.err.log 
Execute         source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.err.log 
Command       tidy_31 done; 0.15 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.bc
Command       clang done; 1.33 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_net.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling conv_net.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted conv_net.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "conv_net.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E conv_net.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp
Command       clang done; 1.41 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.18 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command       clang done; 1.46 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.16 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.16 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.err.log 
Command       ap_eval done; 0.17 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.err.log 
Command         ap_eval done; 0.54 sec.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_net.pp.0.cpp.err.log 
Command         ap_eval done; 0.14 sec.
Command       tidy_31 done; 0.68 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.22 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.bc
Command       clang done; 1.54 sec.
INFO: [HLS 200-10] Analyzing design file 'linear.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling linear.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted linear.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "linear.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E linear.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp
Command       clang done; 1.4 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command       clang done; 1.37 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.linear.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.bc
Command       clang done; 1.3 sec.
INFO: [HLS 200-10] Analyzing design file 'pooling.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling pooling.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted pooling.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "pooling.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E pooling.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp
Command       clang done; 1.38 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command       clang done; 1.33 sec.
INFO-FLOW: Done: GCC PP time: 2.7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.pooling.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.bc
Command       clang done; 1.4 sec.
INFO: [HLS 200-10] Analyzing design file 'relu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling relu.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted relu.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "relu.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E relu.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp
Command       clang done; 1.47 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command       clang done; 1.31 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.relu.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.bc
Command       clang done; 1.35 sec.
INFO: [HLS 200-10] Analyzing design file 'softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling softmax.cpp as C++
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted softmax.cpp 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "softmax.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E softmax.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp
Command       clang done; 1.41 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command       clang done; 1.38 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.err.log 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.bc" 
INFO-FLOW: exec /opt/xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.bc
Command       clang done; 1.4 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.g.bc -hls-opt -except-internalize MaxConvNet -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.79 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 964.066 ; gain = 523.090 ; free physical = 10195 ; free virtual = 14459
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 964.066 ; gain = 523.090 ; free physical = 10195 ; free virtual = 14459
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.71 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MaxConvNet -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.0.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
ERROR: [SYNCHK 200-79] Cannot find the top function 'MaxConvNet' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
Command         transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command       opt_and_import_c done; error code: 2; 0.8 sec.
Command     elaborate done; error code: 2; 30.14 sec.
Command   csynth_design done; error code: 2; 30.14 sec.
Command ap_source done; error code: 1; 31.74 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/max/work/MaxConvNet/HLS/model/solution1 opened at Tue Sep 01 11:12:42 KST 2020
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command         ap_part_info done; 1.3 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute           get_default_platform 
Execute           ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_chip_info -quiet -speed slow 
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.38 sec.
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 1.51 sec.
Execute     set_part xczu3eg-sbva484-1-e -tool vivado 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Execute     create_clock -period 10 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/biases.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/biases.h 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/weights.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/weights.h 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.74 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling softmax.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted softmax.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "softmax.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E softmax.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp
Command         clang done; 1.22 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.2 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.err.log 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.bc
Command         clang done; 1.2 sec.
INFO: [HLS 200-10] Analyzing design file 'relu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling relu.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted relu.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "relu.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E relu.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp
Command         clang done; 1.17 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.19 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.relu.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.bc
Command         clang done; 1.2 sec.
INFO: [HLS 200-10] Analyzing design file 'pooling.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling pooling.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted pooling.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "pooling.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E pooling.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp
Command         clang done; 1.18 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.21 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.pooling.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.bc
Command         clang done; 1.21 sec.
INFO: [HLS 200-10] Analyzing design file 'linear.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling linear.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted linear.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "linear.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E linear.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp
Command         clang done; 1.24 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.21 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.linear.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.bc
Command         clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_net.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling conv_net.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted conv_net.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "conv_net.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E conv_net.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp
Command         clang done; 1.21 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.17 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.45 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.17 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.16 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.err.log 
Command         ap_eval done; 0.16 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.err.log 
Command           ap_eval done; 0.5 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_net.pp.0.cpp.err.log 
Command           ap_eval done; 0.13 sec.
Command         tidy_31 done; 0.63 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.06 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.bc
Command         clang done; 1.31 sec.
INFO: [HLS 200-10] Analyzing design file 'conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling conv.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted conv.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "conv.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E conv.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp
Command         clang done; 1.18 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.25 sec.
INFO-FLOW: Done: GCC PP time: 2.5 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.bc
Command         clang done; 1.25 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.g.bc -hls-opt -except-internalize MaxConvNet -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.65 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 961.059 ; gain = 523.090 ; free physical = 56862 ; free virtual = 62410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 961.059 ; gain = 523.090 ; free physical = 56862 ; free virtual = 62410
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.65 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MaxConvNet -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.0.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
ERROR: [SYNCHK 200-79] Cannot find the top function 'MaxConvNet' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
Command           transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command         opt_and_import_c done; error code: 2; 0.73 sec.
Command       elaborate done; error code: 2; 26.64 sec.
Command     csynth_design done; error code: 2; 26.64 sec.
Command   ap_source done; error code: 1; 29.01 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/max/work/MaxConvNet/HLS/model/solution1 opened at Tue Sep 01 11:14:47 KST 2020
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command         ap_part_info done; 1.21 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute           get_default_platform 
Execute           ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_chip_info -quiet -speed slow 
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.3 sec.
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 1.41 sec.
Execute     set_part xczu3eg-sbva484-1-e -tool vivado 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Execute     create_clock -period 10 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/biases.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/biases.h 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/weights.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/weights.h 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.13 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling softmax.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted softmax.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "softmax.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E softmax.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp
Command         clang done; 1.17 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.err.log 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.bc
Command         clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'relu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling relu.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted relu.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "relu.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E relu.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp
Command         clang done; 1.18 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.relu.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.bc
Command         clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'pooling.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling pooling.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted pooling.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "pooling.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E pooling.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp
Command         clang done; 1.18 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.pooling.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.bc
Command         clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'linear.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling linear.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted linear.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "linear.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E linear.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp
Command         clang done; 1.19 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.linear.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.bc
Command         clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_net.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling conv_net.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted conv_net.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "conv_net.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E conv_net.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp
Command         clang done; 1.19 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.16 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.29 sec.
INFO-FLOW: Done: GCC PP time: 2.6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.16 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.15 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.err.log 
Command         ap_eval done; 0.16 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.err.log 
Command           ap_eval done; 0.49 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_net.pp.0.cpp.err.log 
Command           ap_eval done; 0.12 sec.
Command         tidy_31 done; 0.62 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.03 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.bc
Command         clang done; 1.3 sec.
INFO: [HLS 200-10] Analyzing design file 'conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling conv.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted conv.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "conv.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E conv.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp
Command         clang done; 1.18 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.17 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.bc
Command         clang done; 1.17 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.g.bc -hls-opt -except-internalize MaxConvNet -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.61 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 961.059 ; gain = 523.090 ; free physical = 55576 ; free virtual = 61684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 961.059 ; gain = 523.090 ; free physical = 55576 ; free virtual = 61684
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.61 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MaxConvNet -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.0.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
ERROR: [SYNCHK 200-79] Cannot find the top function 'MaxConvNet' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
Command           transform done; error code: 1; 
ERROR: [HLS 200-70] Synthesizability check failed.
Command         opt_and_import_c done; error code: 2; 0.67 sec.
Command       elaborate done; error code: 2; 25.71 sec.
Command     csynth_design done; error code: 2; 25.71 sec.
Command   ap_source done; error code: 1; 27.38 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/max/work/MaxConvNet/HLS/model/solution1 opened at Tue Sep 01 11:21:28 KST 2020
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command         ap_part_info done; 1.21 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute           get_default_platform 
Execute           ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_chip_info -quiet -speed slow 
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.3 sec.
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 1.42 sec.
Execute     set_part xczu3eg-sbva484-1-e -tool vivado 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Execute     create_clock -period 10 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/biases.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/biases.h 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/weights.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/weights.h 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 0.18 sec.
Command   ap_source done; error code: 1; 1.69 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /home/max/work/MaxConvNet/HLS/model/solution1 opened at Tue Sep 01 11:21:53 KST 2020
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command         ap_part_info done; 1.2 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute           get_default_platform 
Execute           ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           config_chip_info -quiet -speed slow 
Execute         add_library xilinx/zynquplus/zynquplus_fpv7 
Execute           get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         get_default_platform 
Command       set_part done; 1.28 sec.
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 1.4 sec.
Execute     set_part xczu3eg-sbva484-1-e -tool vivado 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Execute     create_clock -period 10 -name default 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute       is_xip /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute       is_xip /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/biases.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/biases.h 
Execute       is_encrypted /home/max/work/MaxConvNet/HLS/weights.h 
Execute       is_xip /home/max/work/MaxConvNet/HLS/weights.h 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 0.69 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling softmax.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted softmax.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "softmax.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E softmax.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp
Command         clang done; 1.18 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.softmax.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.softmax.pp.0.cpp.err.log 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.softmax.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.bc
Command         clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'relu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling relu.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted relu.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "relu.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E relu.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp
Command         clang done; 1.19 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.relu.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.relu.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.relu.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.relu.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.bc
Command         clang done; 1.18 sec.
INFO: [HLS 200-10] Analyzing design file 'pooling.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling pooling.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted pooling.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "pooling.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E pooling.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp
Command         clang done; 1.17 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.18 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.pooling.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.pooling.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.pooling.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.pooling.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.bc
Command         clang done; 1.19 sec.
INFO: [HLS 200-10] Analyzing design file 'linear.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling linear.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted linear.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "linear.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E linear.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp
Command         clang done; 1.19 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.21 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.linear.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.linear.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.linear.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.linear.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.bc
Command         clang done; 1.19 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_net.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling conv_net.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted conv_net.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "conv_net.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E conv_net.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp
Command         clang done; 1.23 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.16 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.34 sec.
INFO-FLOW: Done: GCC PP time: 2.7 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.16 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 0.16 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv_net.pp.0.cpp.err.log 
Command         ap_eval done; 0.16 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv_net.pp.0.cpp.err.log 
Command           ap_eval done; 0.49 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_net.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv_net.pp.0.cpp.err.log 
Command           ap_eval done; 0.12 sec.
Command         tidy_31 done; 0.62 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 1.08 sec.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.bc
Command         clang done; 1.32 sec.
INFO: [HLS 200-10] Analyzing design file 'conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling conv.cpp as C++
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         is_encrypted conv.cpp 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "conv.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E conv.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp
Command         clang done; 1.18 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp"  -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/useless.bc
Command         clang done; 1.17 sec.
INFO-FLOW: Done: GCC PP time: 2.4 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 -directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.diag.yml /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-dataflow-lawyer.conv.pp.0.cpp.err.log 
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/tidy-3.1.conv.pp.0.cpp.err.log 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.out.log 2> /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/xilinx-legacy-rewriter.conv.pp.0.cpp.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.bc
Command         clang done; 1.18 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/softmax.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/linear.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv_net.g.bc /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/conv.g.bc -hls-opt -except-internalize MaxConvNet -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.61 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 961.059 ; gain = 523.090 ; free physical = 55475 ; free virtual = 61592
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 961.059 ; gain = 523.090 ; free physical = 55475 ; free virtual = 61592
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.61 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top MaxConvNet -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.0.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 9.98 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 961.059 ; gain = 523.090 ; free physical = 55419 ; free virtual = 61537
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.1.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'maxFour' into 'pooling_p1' (pooling.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'maxFour' into 'pooling_p2' (pooling.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'vec_mat_mul_f1' into 'predict' (conv_net.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_a5' into 'predict' (conv_net.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'vec_mat_mul_f2' into 'predict' (conv_net.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_a6' into 'predict' (conv_net.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'vec_mat_mul_f3' into 'predict' (conv_net.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'softmax' into 'predict' (conv_net.cpp:113) automatically.
Command           transform done; 11.02 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 961.059 ; gain = 523.090 ; free physical = 55413 ; free virtual = 61532
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.g.1.bc to /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.o.1.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (pooling.cpp:39) in function 'pooling_p2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (pooling.cpp:19) in function 'pooling_p1' completely with a factor of 12.
INFO: [XFORM 203-102] Partitioning array 'p' (conv_net.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'maxFour' into 'pooling_p1' (pooling.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'maxFour' into 'pooling_p2' (pooling.cpp:41) automatically.
INFO: [XFORM 203-602] Inlining function 'vec_mat_mul_f1' into 'predict' (conv_net.cpp:105) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_a5' into 'predict' (conv_net.cpp:106) automatically.
INFO: [XFORM 203-602] Inlining function 'vec_mat_mul_f2' into 'predict' (conv_net.cpp:108) automatically.
INFO: [XFORM 203-602] Inlining function 'relu_a6' into 'predict' (conv_net.cpp:109) automatically.
INFO: [XFORM 203-602] Inlining function 'vec_mat_mul_f3' into 'predict' (conv_net.cpp:111) automatically.
INFO: [XFORM 203-602] Inlining function 'softmax' into 'predict' (conv_net.cpp:113) automatically.
Command           transform done; 11.54 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (relu.cpp:53:51) to (relu.cpp:53:45) in function 'relu_a4'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (relu.cpp:39:51) to (relu.cpp:39:45) in function 'relu_a3'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (relu.cpp:25:51) to (relu.cpp:25:45) in function 'relu_a2'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (relu.cpp:11:51) to (relu.cpp:11:45) in function 'relu_a1'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (relu.cpp:64:44) to (relu.cpp:64:38) in function 'predict'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (relu.cpp:73:44) to (relu.cpp:73:38) in function 'predict'... converting 3 basic blocks.
Command           transform done; 0.4 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1033.059 ; gain = 595.090 ; free physical = 55395 ; free virtual = 61517
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.o.2.bc -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.cpp:107:14) in function 'convolution_c4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.cpp:106:10) in function 'convolution_c4'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.cpp:76:14) in function 'convolution_c3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.cpp:75:10) in function 'convolution_c3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.cpp:45:14) in function 'convolution_c2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.cpp:44:10) in function 'convolution_c2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (conv.cpp:13:18) in function 'convolution_c1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (conv.cpp:12:10) in function 'convolution_c1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (conv_net.cpp:24:13) in function 'MaxConvNet' : 

more than one sub loop.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'b' (conv_net.cpp:28:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'g' (conv_net.cpp:40:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 1024 on port 'r1' (conv_net.cpp:51:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'in_b_buffer' (conv_net.cpp:28:9)
INFO: [HLS 200-472] Inferring partial write operation for 'img' (conv_net.cpp:32:10)
INFO: [HLS 200-472] Inferring partial write operation for 'in_b_buffer' (conv_net.cpp:40:9)
INFO: [HLS 200-472] Inferring partial write operation for 'img' (conv_net.cpp:44:10)
INFO: [HLS 200-472] Inferring partial write operation for 'in_b_buffer' (conv_net.cpp:51:9)
INFO: [HLS 200-472] Inferring partial write operation for 'img' (conv_net.cpp:55:10)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (relu.cpp:54:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (relu.cpp:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (relu.cpp:26:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (relu.cpp:12:8)
INFO: [HLS 200-472] Inferring partial write operation for 'layer12_out' (linear.cpp:32:13)
INFO: [HLS 200-472] Inferring partial write operation for 'layer13_out' (relu.cpp:65:9)
INFO: [HLS 200-472] Inferring partial write operation for 'layer14_out' (linear.cpp:48:13)
INFO: [HLS 200-472] Inferring partial write operation for 'layer15_out' (relu.cpp:74:9)
INFO: [HLS 200-472] Inferring partial write operation for 'layer16_out' (linear.cpp:64:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (pooling.cpp:41:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (pooling.cpp:21:17)
INFO: [HLS 200-472] Inferring partial write operation for 'OUT' (linear.cpp:14:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (conv.cpp:110:2)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (conv.cpp:120:26)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (conv.cpp:79:2)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (conv.cpp:89:26)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (conv.cpp:48:2)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (conv.cpp:58:26)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (conv.cpp:16:2)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (conv.cpp:26:26)
Command           transform done; 8.99 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:09 ; elapsed = 00:01:10 . Memory (MB): peak = 1073.059 ; gain = 635.090 ; free physical = 55291 ; free virtual = 61414
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 42.57 sec.
Command       elaborate done; 67.87 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'MaxConvNet' ...
Execute         ap_set_top_model MaxConvNet 
Execute         get_model_list MaxConvNet -filter all-wo-channel -topdown 
Execute         preproc_iomode -model MaxConvNet 
Execute         preproc_iomode -model predict 
Execute         preproc_iomode -model flatten 
Execute         preproc_iomode -model pooling_p2 
Execute         preproc_iomode -model relu_a4 
Execute         preproc_iomode -model convolution_c4 
Execute         preproc_iomode -model relu_a3 
Execute         preproc_iomode -model convolution_c3 
Execute         preproc_iomode -model pooling_p1 
Execute         preproc_iomode -model relu_a2 
Execute         preproc_iomode -model convolution_c2 
Execute         preproc_iomode -model relu_a1 
Execute         preproc_iomode -model convolution_c112 
Execute         get_model_list MaxConvNet -filter all-wo-channel 
INFO-FLOW: Model list for configure: convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet
INFO-FLOW: Configuring Module : convolution_c112 ...
Execute         set_default_model convolution_c112 
Execute         apply_spec_resource_limit convolution_c112 
INFO-FLOW: Configuring Module : relu_a1 ...
Execute         set_default_model relu_a1 
Execute         apply_spec_resource_limit relu_a1 
INFO-FLOW: Configuring Module : convolution_c2 ...
Execute         set_default_model convolution_c2 
Execute         apply_spec_resource_limit convolution_c2 
INFO-FLOW: Configuring Module : relu_a2 ...
Execute         set_default_model relu_a2 
Execute         apply_spec_resource_limit relu_a2 
INFO-FLOW: Configuring Module : pooling_p1 ...
Execute         set_default_model pooling_p1 
Execute         apply_spec_resource_limit pooling_p1 
INFO-FLOW: Configuring Module : convolution_c3 ...
Execute         set_default_model convolution_c3 
Execute         apply_spec_resource_limit convolution_c3 
INFO-FLOW: Configuring Module : relu_a3 ...
Execute         set_default_model relu_a3 
Execute         apply_spec_resource_limit relu_a3 
INFO-FLOW: Configuring Module : convolution_c4 ...
Execute         set_default_model convolution_c4 
Execute         apply_spec_resource_limit convolution_c4 
INFO-FLOW: Configuring Module : relu_a4 ...
Execute         set_default_model relu_a4 
Execute         apply_spec_resource_limit relu_a4 
INFO-FLOW: Configuring Module : pooling_p2 ...
Execute         set_default_model pooling_p2 
Execute         apply_spec_resource_limit pooling_p2 
INFO-FLOW: Configuring Module : flatten ...
Execute         set_default_model flatten 
Execute         apply_spec_resource_limit flatten 
INFO-FLOW: Configuring Module : predict ...
Execute         set_default_model predict 
Execute         apply_spec_resource_limit predict 
INFO-FLOW: Configuring Module : MaxConvNet ...
Execute         set_default_model MaxConvNet 
Execute         apply_spec_resource_limit MaxConvNet 
INFO-FLOW: Model list for preprocess: convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet
INFO-FLOW: Preprocessing Module: convolution_c112 ...
Execute         set_default_model convolution_c112 
Execute         cdfg_preprocess -model convolution_c112 
Execute         rtl_gen_preprocess convolution_c112 
INFO-FLOW: Preprocessing Module: relu_a1 ...
Execute         set_default_model relu_a1 
Execute         cdfg_preprocess -model relu_a1 
Execute         rtl_gen_preprocess relu_a1 
INFO-FLOW: Preprocessing Module: convolution_c2 ...
Execute         set_default_model convolution_c2 
Execute         cdfg_preprocess -model convolution_c2 
Execute         rtl_gen_preprocess convolution_c2 
INFO-FLOW: Preprocessing Module: relu_a2 ...
Execute         set_default_model relu_a2 
Execute         cdfg_preprocess -model relu_a2 
Execute         rtl_gen_preprocess relu_a2 
INFO-FLOW: Preprocessing Module: pooling_p1 ...
Execute         set_default_model pooling_p1 
Execute         cdfg_preprocess -model pooling_p1 
Execute         rtl_gen_preprocess pooling_p1 
INFO-FLOW: Preprocessing Module: convolution_c3 ...
Execute         set_default_model convolution_c3 
Execute         cdfg_preprocess -model convolution_c3 
Execute         rtl_gen_preprocess convolution_c3 
INFO-FLOW: Preprocessing Module: relu_a3 ...
Execute         set_default_model relu_a3 
Execute         cdfg_preprocess -model relu_a3 
Execute         rtl_gen_preprocess relu_a3 
INFO-FLOW: Preprocessing Module: convolution_c4 ...
Execute         set_default_model convolution_c4 
Execute         cdfg_preprocess -model convolution_c4 
Execute         rtl_gen_preprocess convolution_c4 
INFO-FLOW: Preprocessing Module: relu_a4 ...
Execute         set_default_model relu_a4 
Execute         cdfg_preprocess -model relu_a4 
Execute         rtl_gen_preprocess relu_a4 
INFO-FLOW: Preprocessing Module: pooling_p2 ...
Execute         set_default_model pooling_p2 
Execute         cdfg_preprocess -model pooling_p2 
Execute         rtl_gen_preprocess pooling_p2 
INFO-FLOW: Preprocessing Module: flatten ...
Execute         set_default_model flatten 
Execute         cdfg_preprocess -model flatten 
Execute         rtl_gen_preprocess flatten 
INFO-FLOW: Preprocessing Module: predict ...
Execute         set_default_model predict 
Execute         cdfg_preprocess -model predict 
Execute         rtl_gen_preprocess predict 
INFO-FLOW: Preprocessing Module: MaxConvNet ...
Execute         set_default_model MaxConvNet 
Execute         cdfg_preprocess -model MaxConvNet 
Execute         rtl_gen_preprocess MaxConvNet 
WARNING: [SYN 201-107] Renaming port name 'MaxConvNet/out' to 'MaxConvNet/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_c112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convolution_c112 
Execute         schedule -model convolution_c112 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 70.31 seconds; current allocated memory: 281.793 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.verbose.sched.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.sched.adb -f 
Command         db_write done; 0.38 sec.
INFO-FLOW: Finish scheduling convolution_c112.
Execute         set_default_model convolution_c112 
Execute         bind -model convolution_c112 
BIND OPTION: model=convolution_c112
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 282.302 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.verbose.bind.rpt 
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.bind.adb -f 
Command         db_write done; 0.35 sec.
INFO-FLOW: Finish binding convolution_c112.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_a1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu_a1 
Execute         schedule -model relu_a1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 282.464 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.verbose.sched.rpt 
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling relu_a1.
Execute         set_default_model relu_a1 
Execute         bind -model relu_a1 
BIND OPTION: model=relu_a1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 282.638 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding relu_a1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convolution_c2 
Execute         schedule -model convolution_c2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 282.987 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.verbose.sched.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.sched.adb -f 
Command         db_write done; 0.35 sec.
INFO-FLOW: Finish scheduling convolution_c2.
Execute         set_default_model convolution_c2 
Execute         bind -model convolution_c2 
BIND OPTION: model=convolution_c2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 283.485 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.verbose.bind.rpt 
Command         syn_report done; 0.4 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.bind.adb -f 
Command         db_write done; 0.35 sec.
INFO-FLOW: Finish binding convolution_c2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_a2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu_a2 
Execute         schedule -model relu_a2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 283.677 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.verbose.sched.rpt 
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.sched.adb -f 
INFO-FLOW: Finish scheduling relu_a2.
Execute         set_default_model relu_a2 
Execute         bind -model relu_a2 
BIND OPTION: model=relu_a2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 283.846 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.bind.adb -f 
INFO-FLOW: Finish binding relu_a2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_p1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling_p1 
Execute         schedule -model pooling_p1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 285.185 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.verbose.sched.rpt 
Command         syn_report done; 1.62 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.sched.adb -f 
Command         db_write done; 1.51 sec.
INFO-FLOW: Finish scheduling pooling_p1.
Execute         set_default_model pooling_p1 
Execute         bind -model pooling_p1 
BIND OPTION: model=pooling_p1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 3.24 seconds; current allocated memory: 287.122 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.verbose.bind.rpt 
Command         syn_report done; 1.71 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.bind.adb -f 
Command         db_write done; 1.46 sec.
INFO-FLOW: Finish binding pooling_p1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convolution_c3 
Execute         schedule -model convolution_c3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 287.596 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.verbose.sched.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.sched.adb -f 
Command         db_write done; 0.33 sec.
INFO-FLOW: Finish scheduling convolution_c3.
Execute         set_default_model convolution_c3 
Execute         bind -model convolution_c3 
BIND OPTION: model=convolution_c3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 288.136 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.verbose.bind.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.bind.adb -f 
Command         db_write done; 0.34 sec.
INFO-FLOW: Finish binding convolution_c3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_a3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu_a3 
Execute         schedule -model relu_a3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 288.299 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.verbose.sched.rpt 
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.sched.adb -f 
INFO-FLOW: Finish scheduling relu_a3.
Execute         set_default_model relu_a3 
Execute         bind -model relu_a3 
BIND OPTION: model=relu_a3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 288.469 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.bind.adb -f 
INFO-FLOW: Finish binding relu_a3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution_c4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model convolution_c4 
Execute         schedule -model convolution_c4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 288.811 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.verbose.sched.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.sched.adb -f 
Command         db_write done; 0.33 sec.
INFO-FLOW: Finish scheduling convolution_c4.
Execute         set_default_model convolution_c4 
Execute         bind -model convolution_c4 
BIND OPTION: model=convolution_c4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 289.296 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.verbose.bind.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.bind.adb -f 
Command         db_write done; 0.33 sec.
INFO-FLOW: Finish binding convolution_c4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_a4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu_a4 
Execute         schedule -model relu_a4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 289.453 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.verbose.sched.rpt 
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.sched.adb -f 
INFO-FLOW: Finish scheduling relu_a4.
Execute         set_default_model relu_a4 
Execute         bind -model relu_a4 
BIND OPTION: model=relu_a4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 289.614 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.verbose.bind.rpt 
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.bind.adb -f 
INFO-FLOW: Finish binding relu_a4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling_p2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling_p2 
Execute         schedule -model pooling_p2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 290.096 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.verbose.sched.rpt 
Command         syn_report done; 0.5 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.sched.adb -f 
Command         db_write done; 0.46 sec.
INFO-FLOW: Finish scheduling pooling_p2.
Execute         set_default_model pooling_p2 
Execute         bind -model pooling_p2 
BIND OPTION: model=pooling_p2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 290.751 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.verbose.bind.rpt 
Command         syn_report done; 0.52 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.bind.adb -f 
Command         db_write done; 0.47 sec.
INFO-FLOW: Finish binding pooling_p2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model flatten 
Execute         schedule -model flatten 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 290.947 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.verbose.sched.rpt 
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling flatten.
Execute         set_default_model flatten 
Execute         bind -model flatten 
BIND OPTION: model=flatten
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 291.127 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding flatten.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model predict 
Execute         schedule -model predict 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 291.629 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.verbose.sched.rpt 
Command         syn_report done; 0.53 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.sched.adb -f 
Command         db_write done; 0.52 sec.
INFO-FLOW: Finish scheduling predict.
Execute         set_default_model predict 
Execute         bind -model predict 
BIND OPTION: model=predict
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.67 sec.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 292.958 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.verbose.bind.rpt 
Command         syn_report done; 0.91 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.bind.adb -f 
Command         db_write done; 0.49 sec.
INFO-FLOW: Finish binding predict.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MaxConvNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model MaxConvNet 
Execute         schedule -model MaxConvNet 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy..in_b'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..in_g'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..in_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.51 seconds; current allocated memory: 293.877 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.verbose.sched.rpt 
Command         syn_report done; 0.59 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.sched.adb -f 
Command         db_write done; 0.53 sec.
INFO-FLOW: Finish scheduling MaxConvNet.
Execute         set_default_model MaxConvNet 
Execute         bind -model MaxConvNet 
BIND OPTION: model=MaxConvNet
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 294.858 MB.
Execute         syn_report -verbosereport -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.verbose.bind.rpt 
Command         syn_report done; 0.98 sec.
Execute         db_write -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.bind.adb -f 
Command         db_write done; 0.56 sec.
INFO-FLOW: Finish binding MaxConvNet.
Execute         get_model_list MaxConvNet -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess convolution_c112 
Execute         rtl_gen_preprocess relu_a1 
Execute         rtl_gen_preprocess convolution_c2 
Execute         rtl_gen_preprocess relu_a2 
Execute         rtl_gen_preprocess pooling_p1 
Execute         rtl_gen_preprocess convolution_c3 
Execute         rtl_gen_preprocess relu_a3 
Execute         rtl_gen_preprocess convolution_c4 
Execute         rtl_gen_preprocess relu_a4 
Execute         rtl_gen_preprocess pooling_p2 
Execute         rtl_gen_preprocess flatten 
Execute         rtl_gen_preprocess predict 
Execute         rtl_gen_preprocess MaxConvNet 
INFO-FLOW: Model list for RTL generation: convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_c112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convolution_c112 -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convolution_c112_biases_C1' to 'convolution_c112_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_c112_weights_C1' to 'convolution_c112_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MaxConvNet_mac_muladd_12s_8ns_32ns_32_1_1' to 'MaxConvNet_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MaxConvNet_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_c112'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 296.177 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl convolution_c112 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/convolution_c112 -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl convolution_c112 -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/convolution_c112 
Execute         gen_rtl convolution_c112 -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/convolution_c112 
Execute         syn_report -csynth -model convolution_c112 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/convolution_c112_csynth.rpt 
Execute         syn_report -rtlxml -model convolution_c112 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/convolution_c112_csynth.xml 
Execute         syn_report -verbosereport -model convolution_c112 -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.verbose.rpt 
Command         syn_report done; 0.4 sec.
Execute         db_write -model convolution_c112 -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.adb 
Command         db_write done; 0.36 sec.
Execute         gen_tb_info convolution_c112 -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_a1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu_a1 -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_a1'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 298.617 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu_a1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/relu_a1 -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl relu_a1 -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/relu_a1 
Execute         gen_rtl relu_a1 -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/relu_a1 
Execute         syn_report -csynth -model relu_a1 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/relu_a1_csynth.rpt 
Execute         syn_report -rtlxml -model relu_a1 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/relu_a1_csynth.xml 
Execute         syn_report -verbosereport -model relu_a1 -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model relu_a1 -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.adb 
Command         db_write done; 0.11 sec.
Execute         gen_tb_info relu_a1 -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_c2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convolution_c2 -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convolution_c2_biases_C2' to 'convolution_c2_bieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_c2_weights_C2' to 'convolution_c2_wefYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MaxConvNet_mac_muladd_14s_22ns_32ns_32_1_1' to 'MaxConvNet_mac_mug8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MaxConvNet_mac_mug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_c2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 300.186 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl convolution_c2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/convolution_c2 -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl convolution_c2 -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/convolution_c2 
Execute         gen_rtl convolution_c2 -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/convolution_c2 
Execute         syn_report -csynth -model convolution_c2 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/convolution_c2_csynth.rpt 
Execute         syn_report -rtlxml -model convolution_c2 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/convolution_c2_csynth.xml 
Execute         syn_report -verbosereport -model convolution_c2 -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.verbose.rpt 
Command         syn_report done; 0.4 sec.
Execute         db_write -model convolution_c2 -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.adb 
Command         db_write done; 0.37 sec.
Execute         gen_tb_info convolution_c2 -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_a2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu_a2 -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_a2'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 302.637 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu_a2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/relu_a2 -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl relu_a2 -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/relu_a2 
Execute         gen_rtl relu_a2 -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/relu_a2 
Execute         syn_report -csynth -model relu_a2 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/relu_a2_csynth.rpt 
Execute         syn_report -rtlxml -model relu_a2 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/relu_a2_csynth.xml 
Execute         syn_report -verbosereport -model relu_a2 -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model relu_a2 -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info relu_a2 -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_p1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling_p1 -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_p1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 306.040 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling_p1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/pooling_p1 -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl pooling_p1 -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/pooling_p1 
Execute         gen_rtl pooling_p1 -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/pooling_p1 
Execute         syn_report -csynth -model pooling_p1 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/pooling_p1_csynth.rpt 
Execute         syn_report -rtlxml -model pooling_p1 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/pooling_p1_csynth.xml 
Execute         syn_report -verbosereport -model pooling_p1 -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.verbose.rpt 
Command         syn_report done; 1.73 sec.
Execute         db_write -model pooling_p1 -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.adb 
Command         db_write done; 1.58 sec.
Execute         gen_tb_info pooling_p1 -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_c3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convolution_c3 -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convolution_c3_biases_C3' to 'convolution_c3_bihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_c3_weights_C3' to 'convolution_c3_weibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MaxConvNet_mac_muladd_13s_22ns_32ns_32_1_1' to 'MaxConvNet_mac_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MaxConvNet_mac_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_c3'.
INFO: [HLS 200-111]  Elapsed time: 3.54 seconds; current allocated memory: 314.822 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl convolution_c3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/convolution_c3 -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl convolution_c3 -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/convolution_c3 
Execute         gen_rtl convolution_c3 -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/convolution_c3 
Execute         syn_report -csynth -model convolution_c3 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/convolution_c3_csynth.rpt 
Execute         syn_report -rtlxml -model convolution_c3 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/convolution_c3_csynth.xml 
Execute         syn_report -verbosereport -model convolution_c3 -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.verbose.rpt 
Command         syn_report done; 0.42 sec.
Execute         db_write -model convolution_c3 -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.adb 
Command         db_write done; 0.42 sec.
Execute         gen_tb_info convolution_c3 -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_a3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu_a3 -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_a3'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 317.302 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu_a3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/relu_a3 -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl relu_a3 -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/relu_a3 
Execute         gen_rtl relu_a3 -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/relu_a3 
Execute         syn_report -csynth -model relu_a3 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/relu_a3_csynth.rpt 
Execute         syn_report -rtlxml -model relu_a3 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/relu_a3_csynth.xml 
Execute         syn_report -verbosereport -model relu_a3 -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model relu_a3 -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.adb 
Command         db_write done; 0.17 sec.
Execute         gen_tb_info relu_a3 -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution_c4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model convolution_c4 -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'convolution_c4_biases_C4' to 'convolution_c4_bikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'convolution_c4_weights_C4' to 'convolution_c4_welbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MaxConvNet_mac_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution_c4'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 318.806 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl convolution_c4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/convolution_c4 -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl convolution_c4 -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/convolution_c4 
Execute         gen_rtl convolution_c4 -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/convolution_c4 
Execute         syn_report -csynth -model convolution_c4 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/convolution_c4_csynth.rpt 
Execute         syn_report -rtlxml -model convolution_c4 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/convolution_c4_csynth.xml 
Execute         syn_report -verbosereport -model convolution_c4 -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.verbose.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -model convolution_c4 -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.adb 
Command         db_write done; 0.42 sec.
Execute         gen_tb_info convolution_c4 -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_a4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu_a4 -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_a4'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 321.180 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu_a4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/relu_a4 -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl relu_a4 -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/relu_a4 
Execute         gen_rtl relu_a4 -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/relu_a4 
Execute         syn_report -csynth -model relu_a4 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/relu_a4_csynth.rpt 
Execute         syn_report -rtlxml -model relu_a4 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/relu_a4_csynth.xml 
Execute         syn_report -verbosereport -model relu_a4 -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.verbose.rpt 
Execute         db_write -model relu_a4 -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info relu_a4 -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling_p2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling_p2 -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling_p2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 322.777 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling_p2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/pooling_p2 -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl pooling_p2 -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/pooling_p2 
Execute         gen_rtl pooling_p2 -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/pooling_p2 
Execute         syn_report -csynth -model pooling_p2 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/pooling_p2_csynth.rpt 
Execute         syn_report -rtlxml -model pooling_p2 -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/pooling_p2_csynth.xml 
Execute         syn_report -verbosereport -model pooling_p2 -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.verbose.rpt 
Command         syn_report done; 0.53 sec.
Execute         db_write -model pooling_p2 -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.adb 
Command         db_write done; 0.55 sec.
Execute         gen_tb_info pooling_p2 -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model flatten -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten'.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 325.623 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl flatten -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/flatten -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl flatten -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/flatten 
Execute         gen_rtl flatten -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/flatten 
Execute         syn_report -csynth -model flatten -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/flatten_csynth.rpt 
Execute         syn_report -rtlxml -model flatten -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/flatten_csynth.xml 
Execute         syn_report -verbosereport -model flatten -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model flatten -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.adb 
Command         db_write done; 0.2 sec.
Execute         gen_tb_info flatten -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'predict' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model predict -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'MaxConvNet_mac_muladd_22ns_12s_32ns_32_1_1' to 'MaxConvNet_mac_mumb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MaxConvNet_mac_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MaxConvNet_mac_mumb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'predict'.
Command         create_rtl_model done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 328.421 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl predict -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/predict -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl predict -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/predict 
Execute         gen_rtl predict -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/predict 
Execute         syn_report -csynth -model predict -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/predict_csynth.rpt 
Execute         syn_report -rtlxml -model predict -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/predict_csynth.xml 
Execute         syn_report -verbosereport -model predict -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.verbose.rpt 
Command         syn_report done; 0.9 sec.
Execute         db_write -model predict -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.adb 
Command         db_write done; 0.63 sec.
Execute         gen_tb_info predict -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MaxConvNet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model MaxConvNet -vendor xilinx -mg_file /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxConvNet/b' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxConvNet/g' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxConvNet/r1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxConvNet/out_r' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxConvNet/in_b' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxConvNet/in_g' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxConvNet/in_r' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'MaxConvNet/out_t' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'MaxConvNet' to 's_axilite & ap_ctrl_hs' (register).
INFO: [RTGEN 206-100] Bundling port 'return', 'in_b', 'in_g', 'in_r' and 'out_t' to AXI-Lite port ctl.
INFO: [SYN 201-210] Renamed object name 'MaxConvNet_in_b_buffer' to 'MaxConvNet_in_b_bncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'MaxConvNet'.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 334.766 MB.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         gen_rtl MaxConvNet -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/systemc/MaxConvNet -synmodules convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet 
Execute         gen_rtl MaxConvNet -istop -style xilinx -f -lang vhdl -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/vhdl/MaxConvNet 
Execute         gen_rtl MaxConvNet -istop -style xilinx -f -lang vlog -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/verilog/MaxConvNet 
Execute         syn_report -csynth -model MaxConvNet -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/MaxConvNet_csynth.rpt 
Execute         syn_report -rtlxml -model MaxConvNet -o /home/max/work/MaxConvNet/HLS/model/solution1/syn/report/MaxConvNet_csynth.xml 
Execute         syn_report -verbosereport -model MaxConvNet -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.verbose.rpt 
Command         syn_report done; 1.01 sec.
Execute         db_write -model MaxConvNet -f -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.adb 
Command         db_write done; 0.68 sec.
Execute         gen_tb_info MaxConvNet -p /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet 
Execute         export_constraint_db -f -tool general -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.constraint.tcl 
Execute         syn_report -designview -model MaxConvNet -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.design.xml 
Command         syn_report done; 0.37 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model MaxConvNet -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model MaxConvNet -o /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks MaxConvNet 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain MaxConvNet 
INFO-FLOW: Model list for RTL component generation: convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet
INFO-FLOW: Handling components in module [convolution_c112] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.compgen.tcl 
INFO-FLOW: Found component MaxConvNet_mac_mudEe.
INFO-FLOW: Append model MaxConvNet_mac_mudEe
INFO-FLOW: Found component convolution_c112_bkb.
INFO-FLOW: Append model convolution_c112_bkb
INFO-FLOW: Found component convolution_c112_cud.
INFO-FLOW: Append model convolution_c112_cud
INFO-FLOW: Handling components in module [relu_a1] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_c2] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.compgen.tcl 
INFO-FLOW: Found component MaxConvNet_mac_mug8j.
INFO-FLOW: Append model MaxConvNet_mac_mug8j
INFO-FLOW: Found component convolution_c2_bieOg.
INFO-FLOW: Append model convolution_c2_bieOg
INFO-FLOW: Found component convolution_c2_wefYi.
INFO-FLOW: Append model convolution_c2_wefYi
INFO-FLOW: Handling components in module [relu_a2] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.compgen.tcl 
INFO-FLOW: Handling components in module [pooling_p1] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_c3] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.compgen.tcl 
INFO-FLOW: Found component MaxConvNet_mac_mujbC.
INFO-FLOW: Append model MaxConvNet_mac_mujbC
INFO-FLOW: Found component convolution_c3_bihbi.
INFO-FLOW: Append model convolution_c3_bihbi
INFO-FLOW: Found component convolution_c3_weibs.
INFO-FLOW: Append model convolution_c3_weibs
INFO-FLOW: Handling components in module [relu_a3] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.compgen.tcl 
INFO-FLOW: Handling components in module [convolution_c4] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.compgen.tcl 
INFO-FLOW: Found component convolution_c4_bikbM.
INFO-FLOW: Append model convolution_c4_bikbM
INFO-FLOW: Found component convolution_c4_welbW.
INFO-FLOW: Append model convolution_c4_welbW
INFO-FLOW: Handling components in module [relu_a4] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.compgen.tcl 
INFO-FLOW: Handling components in module [pooling_p2] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.compgen.tcl 
INFO-FLOW: Handling components in module [flatten] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.compgen.tcl 
INFO-FLOW: Handling components in module [predict] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.compgen.tcl 
INFO-FLOW: Found component MaxConvNet_mac_mumb6.
INFO-FLOW: Append model MaxConvNet_mac_mumb6
INFO-FLOW: Found component predict_biases_F1.
INFO-FLOW: Append model predict_biases_F1
INFO-FLOW: Found component predict_weights_F1.
INFO-FLOW: Append model predict_weights_F1
INFO-FLOW: Found component predict_biases_F2.
INFO-FLOW: Append model predict_biases_F2
INFO-FLOW: Found component predict_weights_F2.
INFO-FLOW: Append model predict_weights_F2
INFO-FLOW: Found component predict_biases_F3.
INFO-FLOW: Append model predict_biases_F3
INFO-FLOW: Found component predict_weights_F3.
INFO-FLOW: Append model predict_weights_F3
INFO-FLOW: Found component predict_layer1_out.
INFO-FLOW: Append model predict_layer1_out
INFO-FLOW: Found component predict_layer2_out.
INFO-FLOW: Append model predict_layer2_out
INFO-FLOW: Found component predict_layer3_out.
INFO-FLOW: Append model predict_layer3_out
INFO-FLOW: Found component predict_layer4_out.
INFO-FLOW: Append model predict_layer4_out
INFO-FLOW: Found component predict_layer5_out.
INFO-FLOW: Append model predict_layer5_out
INFO-FLOW: Found component predict_layer6_out.
INFO-FLOW: Append model predict_layer6_out
INFO-FLOW: Found component predict_layer7_out.
INFO-FLOW: Append model predict_layer7_out
INFO-FLOW: Found component predict_layer8_out.
INFO-FLOW: Append model predict_layer8_out
INFO-FLOW: Found component predict_layer9_out.
INFO-FLOW: Append model predict_layer9_out
INFO-FLOW: Found component predict_layer10_out.
INFO-FLOW: Append model predict_layer10_out
INFO-FLOW: Found component predict_layer11_out.
INFO-FLOW: Append model predict_layer11_out
INFO-FLOW: Found component predict_layer12_out.
INFO-FLOW: Append model predict_layer12_out
INFO-FLOW: Found component predict_layer13_out.
INFO-FLOW: Append model predict_layer13_out
INFO-FLOW: Found component predict_layer14_out.
INFO-FLOW: Append model predict_layer14_out
INFO-FLOW: Found component predict_layer15_out.
INFO-FLOW: Append model predict_layer15_out
INFO-FLOW: Found component predict_layer16_out.
INFO-FLOW: Append model predict_layer16_out
INFO-FLOW: Handling components in module [MaxConvNet] ... 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.tcl 
INFO-FLOW: Found component MaxConvNet_img.
INFO-FLOW: Append model MaxConvNet_img
INFO-FLOW: Found component MaxConvNet_in_b_bncg.
INFO-FLOW: Append model MaxConvNet_in_b_bncg
INFO-FLOW: Found component MaxConvNet_ctl_s_axi.
INFO-FLOW: Append model MaxConvNet_ctl_s_axi
INFO-FLOW: Found component MaxConvNet_b_m_axi.
INFO-FLOW: Append model MaxConvNet_b_m_axi
INFO-FLOW: Found component MaxConvNet_g_m_axi.
INFO-FLOW: Append model MaxConvNet_g_m_axi
INFO-FLOW: Found component MaxConvNet_r1_m_axi.
INFO-FLOW: Append model MaxConvNet_r1_m_axi
INFO-FLOW: Found component MaxConvNet_out_r_m_axi.
INFO-FLOW: Append model MaxConvNet_out_r_m_axi
INFO-FLOW: Append model convolution_c112
INFO-FLOW: Append model relu_a1
INFO-FLOW: Append model convolution_c2
INFO-FLOW: Append model relu_a2
INFO-FLOW: Append model pooling_p1
INFO-FLOW: Append model convolution_c3
INFO-FLOW: Append model relu_a3
INFO-FLOW: Append model convolution_c4
INFO-FLOW: Append model relu_a4
INFO-FLOW: Append model pooling_p2
INFO-FLOW: Append model flatten
INFO-FLOW: Append model predict
INFO-FLOW: Append model MaxConvNet
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: MaxConvNet_mac_mudEe convolution_c112_bkb convolution_c112_cud MaxConvNet_mac_mug8j convolution_c2_bieOg convolution_c2_wefYi MaxConvNet_mac_mujbC convolution_c3_bihbi convolution_c3_weibs convolution_c4_bikbM convolution_c4_welbW MaxConvNet_mac_mumb6 predict_biases_F1 predict_weights_F1 predict_biases_F2 predict_weights_F2 predict_biases_F3 predict_weights_F3 predict_layer1_out predict_layer2_out predict_layer3_out predict_layer4_out predict_layer5_out predict_layer6_out predict_layer7_out predict_layer8_out predict_layer9_out predict_layer10_out predict_layer11_out predict_layer12_out predict_layer13_out predict_layer14_out predict_layer15_out predict_layer16_out MaxConvNet_img MaxConvNet_in_b_bncg MaxConvNet_ctl_s_axi MaxConvNet_b_m_axi MaxConvNet_g_m_axi MaxConvNet_r1_m_axi MaxConvNet_out_r_m_axi convolution_c112 relu_a1 convolution_c2 relu_a2 pooling_p1 convolution_c3 relu_a3 convolution_c4 relu_a4 pooling_p2 flatten predict MaxConvNet
INFO-FLOW: To file: write model MaxConvNet_mac_mudEe
INFO-FLOW: To file: write model convolution_c112_bkb
INFO-FLOW: To file: write model convolution_c112_cud
INFO-FLOW: To file: write model MaxConvNet_mac_mug8j
INFO-FLOW: To file: write model convolution_c2_bieOg
INFO-FLOW: To file: write model convolution_c2_wefYi
INFO-FLOW: To file: write model MaxConvNet_mac_mujbC
INFO-FLOW: To file: write model convolution_c3_bihbi
INFO-FLOW: To file: write model convolution_c3_weibs
INFO-FLOW: To file: write model convolution_c4_bikbM
INFO-FLOW: To file: write model convolution_c4_welbW
INFO-FLOW: To file: write model MaxConvNet_mac_mumb6
INFO-FLOW: To file: write model predict_biases_F1
INFO-FLOW: To file: write model predict_weights_F1
INFO-FLOW: To file: write model predict_biases_F2
INFO-FLOW: To file: write model predict_weights_F2
INFO-FLOW: To file: write model predict_biases_F3
INFO-FLOW: To file: write model predict_weights_F3
INFO-FLOW: To file: write model predict_layer1_out
INFO-FLOW: To file: write model predict_layer2_out
INFO-FLOW: To file: write model predict_layer3_out
INFO-FLOW: To file: write model predict_layer4_out
INFO-FLOW: To file: write model predict_layer5_out
INFO-FLOW: To file: write model predict_layer6_out
INFO-FLOW: To file: write model predict_layer7_out
INFO-FLOW: To file: write model predict_layer8_out
INFO-FLOW: To file: write model predict_layer9_out
INFO-FLOW: To file: write model predict_layer10_out
INFO-FLOW: To file: write model predict_layer11_out
INFO-FLOW: To file: write model predict_layer12_out
INFO-FLOW: To file: write model predict_layer13_out
INFO-FLOW: To file: write model predict_layer14_out
INFO-FLOW: To file: write model predict_layer15_out
INFO-FLOW: To file: write model predict_layer16_out
INFO-FLOW: To file: write model MaxConvNet_img
INFO-FLOW: To file: write model MaxConvNet_in_b_bncg
INFO-FLOW: To file: write model MaxConvNet_ctl_s_axi
INFO-FLOW: To file: write model MaxConvNet_b_m_axi
INFO-FLOW: To file: write model MaxConvNet_g_m_axi
INFO-FLOW: To file: write model MaxConvNet_r1_m_axi
INFO-FLOW: To file: write model MaxConvNet_out_r_m_axi
INFO-FLOW: To file: write model convolution_c112
INFO-FLOW: To file: write model relu_a1
INFO-FLOW: To file: write model convolution_c2
INFO-FLOW: To file: write model relu_a2
INFO-FLOW: To file: write model pooling_p1
INFO-FLOW: To file: write model convolution_c3
INFO-FLOW: To file: write model relu_a3
INFO-FLOW: To file: write model convolution_c4
INFO-FLOW: To file: write model relu_a4
INFO-FLOW: To file: write model pooling_p2
INFO-FLOW: To file: write model flatten
INFO-FLOW: To file: write model predict
INFO-FLOW: To file: write model MaxConvNet
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model MaxConvNet -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.29 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/max/work/MaxConvNet/HLS/model/solution1
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convolution_c112_bkb_rom' using distributed ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convolution_c112_cud_rom' using auto ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convolution_c2_bieOg_rom' using distributed ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convolution_c2_wefYi_rom' using auto ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command         ap_source done; 0.72 sec.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convolution_c3_bihbi_rom' using distributed ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convolution_c3_weibs_rom' using auto ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command         ap_source done; 0.31 sec.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convolution_c4_bikbM_rom' using distributed ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'convolution_c4_welbW_rom' using auto ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command         ap_source done; 0.29 sec.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'predict_biases_F1_rom' using auto ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'predict_weights_F1_rom' using auto ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'predict_biases_F2_rom' using auto ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'predict_weights_F2_rom' using auto ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'predict_biases_F3_rom' using distributed ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'predict_weights_F3_rom' using auto ROMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer1_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer2_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer3_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer4_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer5_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer6_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer7_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer8_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer9_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer10_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer11_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer12_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer13_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer14_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer15_out_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'predict_layer16_out_ram (RAM)' using distributed RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command         ap_source done; 4.63 sec.
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'MaxConvNet_img_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'MaxConvNet_in_b_bncg_ram (RAM)' using block RAMs.
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           source ./ctl.slave.tcl 
Execute           is_m_axi_addr64 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command         ap_source done; 0.17 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/max/work/MaxConvNet/HLS/model/solution1
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=MaxConvNet xml_exists=0
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.tcl 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute           ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.compgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.constraint.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=8
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=54 #gSsdmPorts=0
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.dataonly.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.dataonly.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.dataonly.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.constraint.tcl 
Execute         sc_get_clocks MaxConvNet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.tbgen.tcl 
Execute         source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 1201.059 ; gain = 763.090 ; free physical = 55105 ; free virtual = 61291
INFO: [VHDL 208-304] Generating VHDL RTL for MaxConvNet.
INFO: [VLOG 209-307] Generating Verilog RTL for MaxConvNet.
Command       autosyn done; 44.95 sec.
Command     csynth_design done; 112.82 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c112.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a1.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c2.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a2.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p1.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c3.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a3.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/convolution_c4.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/relu_a4.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/pooling_p2.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/flatten.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/predict.compgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.constraint.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/max/work/MaxConvNet/HLS/model/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/max/work/MaxConvNet/HLS/model/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.dataonly.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.compgen.dataonly.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=MaxConvNet
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=MaxConvNet
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.rtl_wrap.cfg.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.constraint.tcl 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/MaxConvNet.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/max/work/MaxConvNet/HLS/model/solution1/impl/ip/pack.sh
Command     export_design done; 13.11 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/max/work/MaxConvNet/HLS/model/solution1 opened at Tue Sep 01 11:27:27 KST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 1.41 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.51 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Command   open_solution done; 1.64 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute     is_xip /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute     is_xip /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute     is_xip /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute     is_xip /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/biases.h 
Execute     is_xip /home/max/work/MaxConvNet/HLS/biases.h 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/weights.h 
Execute     is_xip /home/max/work/MaxConvNet/HLS/weights.h 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.6 sec.
Command ap_source done; 2.25 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/max/work/MaxConvNet/HLS/model/solution1 opened at Tue Sep 01 11:28:58 KST 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 1.34 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.44 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Command   open_solution done; 1.58 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source /home/max/work/MaxConvNet/HLS/model/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/conv_net_tb.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute     is_xip /home/max/work/MaxConvNet/HLS/horse_g.txt 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute     is_xip /home/max/work/MaxConvNet/HLS/horse_b.txt 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute     is_xip /home/max/work/MaxConvNet/HLS/horse_r.txt 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/softmax.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/relu.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/pooling.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/linear.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/conv_net.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute     is_xip /home/max/work/MaxConvNet/HLS/conv_net.h 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute     is_xip /home/max/work/MaxConvNet/HLS/conv.cpp 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/biases.h 
Execute     is_xip /home/max/work/MaxConvNet/HLS/biases.h 
Execute     is_encrypted /home/max/work/MaxConvNet/HLS/weights.h 
Execute     is_xip /home/max/work/MaxConvNet/HLS/weights.h 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command ap_source done; 1.63 sec.
Execute cleanup_all 
