# Clock-Gating
Power reduction technique on a Boolean example using Cadence Virtuoso.
