// Seed: 613927738
module module_0 (
    output wor id_0,
    output wor id_1,
    output supply1 id_2,
    output wire id_3
);
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output supply1 id_2,
    input wor id_3,
    input wand id_4
);
  specify
    (id_6 => id_7) = (id_4 < id_0  : 1  : id_4 !=? ~&id_4, 1  : 1  : 1);
    (id_8 => id_9) = (id_7, 1);
    (id_10 => id_11) = 1;
    specparam id_12 = id_12;
  endspecify module_0(
      id_2, id_2, id_2, id_1
  );
endmodule
