#designing 4 bit adder using already designed full adder. make this top level module

"""

module four_bit_adder(S,C4,A,B,C0);
input [3:0]B;
input [3:0]A,
input C0;
output [3:0]S;
output C4;
wire C1,C2,C3;
fulladder instance1(S[0],C1,A[0],B[0],C0);
fulladder ins2(S[1],C2,A[1],B[1],C1);
fulladder ins3(S[2],C3,A[2],B[2],C2);
fulladder ins4(S[3],C4,A[3],B[3],C3);
endmodule

"""