--------------------------------------------------------------------------------
Release 14.3 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -e 3 -s 3 -n
3 -xml ns3gyrotest.twx ns3gyrotest.ncd -o ns3gyrotest.twr ns3gyrotest.pcf -ucf
ns3gyrotest.ucf

Design file:              ns3gyrotest.ncd
Physical constraint file: ns3gyrotest.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3091197 paths analyzed, 207 endpoints analyzed, 18 failing endpoints
 18 timing errors detected. (18 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.598ns.
--------------------------------------------------------------------------------

Paths for end point M2/lcdd_0 (OLOGIC_X0Y34.D1), 183841 paths
--------------------------------------------------------------------------------
Slack:                  -1.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/lcdcount_0 (FF)
  Destination:          M2/lcdd_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.959ns (Levels of Logic = 15)
  Clock Path Skew:      0.396ns (0.697 - 0.301)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/lcdcount_0 to M2/lcdd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   M2/lcdcount<3>
                                                       M2/lcdcount_0
    SLICE_X0Y36.A5       net (fanout=1)        0.355   M2/lcdcount<0>
    SLICE_X0Y36.COUT     Topcya                0.395   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>_INV_0
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.AMUX     Tcina                 0.177   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X1Y38.B1       net (fanout=1)        0.615   M2/lcdcount[23]_GND_4_o_add_2_OUT<8>
    SLICE_X1Y38.B        Tilo                  0.259   M2/lcdcount<13>
                                                       M2/Mmux__n034471
    SLICE_X3Y38.B2       net (fanout=1)        0.624   M2/_n0344<15>
    SLICE_X3Y38.B        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>113
    SLICE_X3Y38.A5       net (fanout=1)        0.187   M2/_n1372<0>113
    SLICE_X3Y38.A        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>114
    SLICE_X2Y38.B2       net (fanout=12)       0.483   M2/_n1372<0>11
    SLICE_X2Y38.B        Tilo                  0.203   M2/_n0344<2>
                                                       M2/_n1346<0>1
    SLICE_X2Y36.C6       net (fanout=4)        0.493   M2/_n1346
    SLICE_X2Y36.C        Tilo                  0.204   M2/lcdreset
                                                       M2/Mmux__n03691101
    SLICE_X5Y38.A4       net (fanout=1)        0.834   M2/Mmux__n0369110
    SLICE_X5Y38.A        Tilo                  0.259   M2/elcd
                                                       M2/Mmux__n03691105
    SLICE_X5Y39.D5       net (fanout=8)        0.403   M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X5Y39.D        Tilo                  0.259   M2/_n0378<18>
                                                       M2/Mmux__n0378101
    SLICE_X5Y36.C3       net (fanout=5)        0.693   M2/_n0378<18>
    SLICE_X5Y36.C        Tilo                  0.259   M2/_n1554<0>1
                                                       M2/Mmux__n0357110_SW0
    SLICE_X4Y39.A6       net (fanout=1)        0.468   N22
    SLICE_X4Y39.A        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux__n0357110
    SLICE_X4Y39.B5       net (fanout=10)       0.391   M2/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>
    SLICE_X4Y39.B        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT11431
    SLICE_X3Y40.B6       net (fanout=1)        0.716   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1143
    SLICE_X3Y40.B        Tilo                  0.259   M1/_n0602_inv
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1142
    SLICE_X3Y40.A5       net (fanout=1)        0.187   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1141
    SLICE_X3Y40.A        Tilo                  0.259   M1/_n0602_inv
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1143
    OLOGIC_X0Y34.D1      net (fanout=1)        0.703   M2/lcdd[7]_lcdstate[3]_mux_153_OUT<0>
    OLOGIC_X0Y34.CLK0    Todck                 0.803   M2/lcdd<0>
                                                       M2/lcdd_0
    -------------------------------------------------  ---------------------------
    Total                                     11.959ns (4.801ns logic, 7.158ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/lcdcount_0 (FF)
  Destination:          M2/lcdd_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.926ns (Levels of Logic = 15)
  Clock Path Skew:      0.396ns (0.697 - 0.301)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/lcdcount_0 to M2/lcdd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   M2/lcdcount<3>
                                                       M2/lcdcount_0
    SLICE_X0Y36.A5       net (fanout=1)        0.355   M2/lcdcount<0>
    SLICE_X0Y36.COUT     Topcya                0.395   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>_INV_0
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.BMUX     Tcinb                 0.260   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X1Y39.C5       net (fanout=1)        0.353   M2/lcdcount[23]_GND_4_o_add_2_OUT<9>
    SLICE_X1Y39.CMUX     Tilo                  0.313   M2/lcdcount<16>
                                                       M2/Mmux__n034461
    SLICE_X3Y38.B3       net (fanout=2)        0.716   M2/_n0344<14>
    SLICE_X3Y38.B        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>113
    SLICE_X3Y38.A5       net (fanout=1)        0.187   M2/_n1372<0>113
    SLICE_X3Y38.A        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>114
    SLICE_X2Y38.B2       net (fanout=12)       0.483   M2/_n1372<0>11
    SLICE_X2Y38.B        Tilo                  0.203   M2/_n0344<2>
                                                       M2/_n1346<0>1
    SLICE_X2Y36.C6       net (fanout=4)        0.493   M2/_n1346
    SLICE_X2Y36.C        Tilo                  0.204   M2/lcdreset
                                                       M2/Mmux__n03691101
    SLICE_X5Y38.A4       net (fanout=1)        0.834   M2/Mmux__n0369110
    SLICE_X5Y38.A        Tilo                  0.259   M2/elcd
                                                       M2/Mmux__n03691105
    SLICE_X5Y39.D5       net (fanout=8)        0.403   M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X5Y39.D        Tilo                  0.259   M2/_n0378<18>
                                                       M2/Mmux__n0378101
    SLICE_X5Y36.C3       net (fanout=5)        0.693   M2/_n0378<18>
    SLICE_X5Y36.C        Tilo                  0.259   M2/_n1554<0>1
                                                       M2/Mmux__n0357110_SW0
    SLICE_X4Y39.A6       net (fanout=1)        0.468   N22
    SLICE_X4Y39.A        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux__n0357110
    SLICE_X4Y39.B5       net (fanout=10)       0.391   M2/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>
    SLICE_X4Y39.B        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT11431
    SLICE_X3Y40.B6       net (fanout=1)        0.716   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1143
    SLICE_X3Y40.B        Tilo                  0.259   M1/_n0602_inv
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1142
    SLICE_X3Y40.A5       net (fanout=1)        0.187   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1141
    SLICE_X3Y40.A        Tilo                  0.259   M1/_n0602_inv
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1143
    OLOGIC_X0Y34.D1      net (fanout=1)        0.703   M2/lcdd[7]_lcdstate[3]_mux_153_OUT<0>
    OLOGIC_X0Y34.CLK0    Todck                 0.803   M2/lcdd<0>
                                                       M2/lcdd_0
    -------------------------------------------------  ---------------------------
    Total                                     11.926ns (4.938ns logic, 6.988ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/lcdcount_0 (FF)
  Destination:          M2/lcdd_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.911ns (Levels of Logic = 17)
  Clock Path Skew:      0.396ns (0.697 - 0.301)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/lcdcount_0 to M2/lcdd_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   M2/lcdcount<3>
                                                       M2/lcdcount_0
    SLICE_X0Y36.A5       net (fanout=1)        0.355   M2/lcdcount<0>
    SLICE_X0Y36.COUT     Topcya                0.395   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>_INV_0
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X0Y39.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X0Y39.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<15>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<15>
    SLICE_X0Y40.CIN      net (fanout=1)        0.082   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<15>
    SLICE_X0Y40.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<19>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<19>
    SLICE_X0Y41.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<19>
    SLICE_X0Y41.CMUX     Tcinc                 0.272   M2/lcdcount[23]_GND_4_o_add_2_OUT<23>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_xor<23>
    SLICE_X2Y41.D5       net (fanout=1)        0.409   M2/lcdcount[23]_GND_4_o_add_2_OUT<22>
    SLICE_X2Y41.DMUX     Tilo                  0.261   M2/lcdcount<23>
                                                       M2/Mmux__n0344121
    SLICE_X3Y38.A4       net (fanout=2)        0.815   M2/_n0344<1>
    SLICE_X3Y38.A        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>114
    SLICE_X2Y38.B2       net (fanout=12)       0.483   M2/_n1372<0>11
    SLICE_X2Y38.B        Tilo                  0.203   M2/_n0344<2>
                                                       M2/_n1346<0>1
    SLICE_X2Y36.C6       net (fanout=4)        0.493   M2/_n1346
    SLICE_X2Y36.C        Tilo                  0.204   M2/lcdreset
                                                       M2/Mmux__n03691101
    SLICE_X5Y38.A4       net (fanout=1)        0.834   M2/Mmux__n0369110
    SLICE_X5Y38.A        Tilo                  0.259   M2/elcd
                                                       M2/Mmux__n03691105
    SLICE_X5Y39.D5       net (fanout=8)        0.403   M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X5Y39.D        Tilo                  0.259   M2/_n0378<18>
                                                       M2/Mmux__n0378101
    SLICE_X5Y36.C3       net (fanout=5)        0.693   M2/_n0378<18>
    SLICE_X5Y36.C        Tilo                  0.259   M2/_n1554<0>1
                                                       M2/Mmux__n0357110_SW0
    SLICE_X4Y39.A6       net (fanout=1)        0.468   N22
    SLICE_X4Y39.A        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux__n0357110
    SLICE_X4Y39.B5       net (fanout=10)       0.391   M2/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>
    SLICE_X4Y39.B        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT11431
    SLICE_X3Y40.B6       net (fanout=1)        0.716   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1143
    SLICE_X3Y40.B        Tilo                  0.259   M1/_n0602_inv
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1142
    SLICE_X3Y40.A5       net (fanout=1)        0.187   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1141
    SLICE_X3Y40.A        Tilo                  0.259   M1/_n0602_inv
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1143
    OLOGIC_X0Y34.D1      net (fanout=1)        0.703   M2/lcdd[7]_lcdstate[3]_mux_153_OUT<0>
    OLOGIC_X0Y34.CLK0    Todck                 0.803   M2/lcdd<0>
                                                       M2/lcdd_0
    -------------------------------------------------  ---------------------------
    Total                                     11.911ns (4.867ns logic, 7.044ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point M2/lcdd_1 (OLOGIC_X0Y37.D1), 99001 paths
--------------------------------------------------------------------------------
Slack:                  -1.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/lcdcount_0 (FF)
  Destination:          M2/lcdd_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.516ns (Levels of Logic = 14)
  Clock Path Skew:      0.394ns (0.695 - 0.301)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/lcdcount_0 to M2/lcdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   M2/lcdcount<3>
                                                       M2/lcdcount_0
    SLICE_X0Y36.A5       net (fanout=1)        0.355   M2/lcdcount<0>
    SLICE_X0Y36.COUT     Topcya                0.395   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>_INV_0
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.AMUX     Tcina                 0.177   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X1Y38.B1       net (fanout=1)        0.615   M2/lcdcount[23]_GND_4_o_add_2_OUT<8>
    SLICE_X1Y38.B        Tilo                  0.259   M2/lcdcount<13>
                                                       M2/Mmux__n034471
    SLICE_X3Y38.B2       net (fanout=1)        0.624   M2/_n0344<15>
    SLICE_X3Y38.B        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>113
    SLICE_X3Y38.A5       net (fanout=1)        0.187   M2/_n1372<0>113
    SLICE_X3Y38.A        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>114
    SLICE_X2Y38.B2       net (fanout=12)       0.483   M2/_n1372<0>11
    SLICE_X2Y38.B        Tilo                  0.203   M2/_n0344<2>
                                                       M2/_n1346<0>1
    SLICE_X2Y36.C6       net (fanout=4)        0.493   M2/_n1346
    SLICE_X2Y36.C        Tilo                  0.204   M2/lcdreset
                                                       M2/Mmux__n03691101
    SLICE_X5Y38.A4       net (fanout=1)        0.834   M2/Mmux__n0369110
    SLICE_X5Y38.A        Tilo                  0.259   M2/elcd
                                                       M2/Mmux__n03691105
    SLICE_X5Y39.D5       net (fanout=8)        0.403   M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X5Y39.D        Tilo                  0.259   M2/_n0378<18>
                                                       M2/Mmux__n0378101
    SLICE_X5Y36.C3       net (fanout=5)        0.693   M2/_n0378<18>
    SLICE_X5Y36.C        Tilo                  0.259   M2/_n1554<0>1
                                                       M2/Mmux__n0357110_SW0
    SLICE_X4Y39.A6       net (fanout=1)        0.468   N22
    SLICE_X4Y39.A        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux__n0357110
    SLICE_X3Y39.B6       net (fanout=10)       0.533   M2/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>
    SLICE_X3Y39.B        Tilo                  0.259   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1191
                                                       M2/lcdstate[3]_GND_4_o_equal_120_o<3>1
    SLICE_X3Y36.C6       net (fanout=7)        0.659   M2/lcdstate[3]_GND_4_o_equal_120_o
    SLICE_X3Y36.C        Tilo                  0.259   M2/lcdcount<3>
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1191
    OLOGIC_X0Y37.D1      net (fanout=1)        0.567   M2/lcdd[7]_lcdstate[3]_mux_153_OUT<1>
    OLOGIC_X0Y37.CLK0    Todck                 0.803   M2/lcdd<1>
                                                       M2/lcdd_1
    -------------------------------------------------  ---------------------------
    Total                                     11.516ns (4.596ns logic, 6.920ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/lcdcount_0 (FF)
  Destination:          M2/lcdd_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.483ns (Levels of Logic = 14)
  Clock Path Skew:      0.394ns (0.695 - 0.301)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/lcdcount_0 to M2/lcdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   M2/lcdcount<3>
                                                       M2/lcdcount_0
    SLICE_X0Y36.A5       net (fanout=1)        0.355   M2/lcdcount<0>
    SLICE_X0Y36.COUT     Topcya                0.395   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>_INV_0
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.BMUX     Tcinb                 0.260   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X1Y39.C5       net (fanout=1)        0.353   M2/lcdcount[23]_GND_4_o_add_2_OUT<9>
    SLICE_X1Y39.CMUX     Tilo                  0.313   M2/lcdcount<16>
                                                       M2/Mmux__n034461
    SLICE_X3Y38.B3       net (fanout=2)        0.716   M2/_n0344<14>
    SLICE_X3Y38.B        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>113
    SLICE_X3Y38.A5       net (fanout=1)        0.187   M2/_n1372<0>113
    SLICE_X3Y38.A        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>114
    SLICE_X2Y38.B2       net (fanout=12)       0.483   M2/_n1372<0>11
    SLICE_X2Y38.B        Tilo                  0.203   M2/_n0344<2>
                                                       M2/_n1346<0>1
    SLICE_X2Y36.C6       net (fanout=4)        0.493   M2/_n1346
    SLICE_X2Y36.C        Tilo                  0.204   M2/lcdreset
                                                       M2/Mmux__n03691101
    SLICE_X5Y38.A4       net (fanout=1)        0.834   M2/Mmux__n0369110
    SLICE_X5Y38.A        Tilo                  0.259   M2/elcd
                                                       M2/Mmux__n03691105
    SLICE_X5Y39.D5       net (fanout=8)        0.403   M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X5Y39.D        Tilo                  0.259   M2/_n0378<18>
                                                       M2/Mmux__n0378101
    SLICE_X5Y36.C3       net (fanout=5)        0.693   M2/_n0378<18>
    SLICE_X5Y36.C        Tilo                  0.259   M2/_n1554<0>1
                                                       M2/Mmux__n0357110_SW0
    SLICE_X4Y39.A6       net (fanout=1)        0.468   N22
    SLICE_X4Y39.A        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux__n0357110
    SLICE_X3Y39.B6       net (fanout=10)       0.533   M2/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>
    SLICE_X3Y39.B        Tilo                  0.259   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1191
                                                       M2/lcdstate[3]_GND_4_o_equal_120_o<3>1
    SLICE_X3Y36.C6       net (fanout=7)        0.659   M2/lcdstate[3]_GND_4_o_equal_120_o
    SLICE_X3Y36.C        Tilo                  0.259   M2/lcdcount<3>
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1191
    OLOGIC_X0Y37.D1      net (fanout=1)        0.567   M2/lcdd[7]_lcdstate[3]_mux_153_OUT<1>
    OLOGIC_X0Y37.CLK0    Todck                 0.803   M2/lcdd<1>
                                                       M2/lcdd_1
    -------------------------------------------------  ---------------------------
    Total                                     11.483ns (4.733ns logic, 6.750ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/lcdcount_0 (FF)
  Destination:          M2/lcdd_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.468ns (Levels of Logic = 16)
  Clock Path Skew:      0.394ns (0.695 - 0.301)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/lcdcount_0 to M2/lcdd_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   M2/lcdcount<3>
                                                       M2/lcdcount_0
    SLICE_X0Y36.A5       net (fanout=1)        0.355   M2/lcdcount<0>
    SLICE_X0Y36.COUT     Topcya                0.395   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>_INV_0
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X0Y39.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X0Y39.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<15>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<15>
    SLICE_X0Y40.CIN      net (fanout=1)        0.082   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<15>
    SLICE_X0Y40.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<19>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<19>
    SLICE_X0Y41.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<19>
    SLICE_X0Y41.CMUX     Tcinc                 0.272   M2/lcdcount[23]_GND_4_o_add_2_OUT<23>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_xor<23>
    SLICE_X2Y41.D5       net (fanout=1)        0.409   M2/lcdcount[23]_GND_4_o_add_2_OUT<22>
    SLICE_X2Y41.DMUX     Tilo                  0.261   M2/lcdcount<23>
                                                       M2/Mmux__n0344121
    SLICE_X3Y38.A4       net (fanout=2)        0.815   M2/_n0344<1>
    SLICE_X3Y38.A        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>114
    SLICE_X2Y38.B2       net (fanout=12)       0.483   M2/_n1372<0>11
    SLICE_X2Y38.B        Tilo                  0.203   M2/_n0344<2>
                                                       M2/_n1346<0>1
    SLICE_X2Y36.C6       net (fanout=4)        0.493   M2/_n1346
    SLICE_X2Y36.C        Tilo                  0.204   M2/lcdreset
                                                       M2/Mmux__n03691101
    SLICE_X5Y38.A4       net (fanout=1)        0.834   M2/Mmux__n0369110
    SLICE_X5Y38.A        Tilo                  0.259   M2/elcd
                                                       M2/Mmux__n03691105
    SLICE_X5Y39.D5       net (fanout=8)        0.403   M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X5Y39.D        Tilo                  0.259   M2/_n0378<18>
                                                       M2/Mmux__n0378101
    SLICE_X5Y36.C3       net (fanout=5)        0.693   M2/_n0378<18>
    SLICE_X5Y36.C        Tilo                  0.259   M2/_n1554<0>1
                                                       M2/Mmux__n0357110_SW0
    SLICE_X4Y39.A6       net (fanout=1)        0.468   N22
    SLICE_X4Y39.A        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux__n0357110
    SLICE_X3Y39.B6       net (fanout=10)       0.533   M2/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>
    SLICE_X3Y39.B        Tilo                  0.259   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1191
                                                       M2/lcdstate[3]_GND_4_o_equal_120_o<3>1
    SLICE_X3Y36.C6       net (fanout=7)        0.659   M2/lcdstate[3]_GND_4_o_equal_120_o
    SLICE_X3Y36.C        Tilo                  0.259   M2/lcdcount<3>
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1191
    OLOGIC_X0Y37.D1      net (fanout=1)        0.567   M2/lcdd[7]_lcdstate[3]_mux_153_OUT<1>
    OLOGIC_X0Y37.CLK0    Todck                 0.803   M2/lcdd<1>
                                                       M2/lcdd_1
    -------------------------------------------------  ---------------------------
    Total                                     11.468ns (4.662ns logic, 6.806ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point M2/lcdd_2 (OLOGIC_X0Y36.D1), 99005 paths
--------------------------------------------------------------------------------
Slack:                  -1.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/lcdcount_0 (FF)
  Destination:          M2/lcdd_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.414ns (Levels of Logic = 14)
  Clock Path Skew:      0.394ns (0.695 - 0.301)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/lcdcount_0 to M2/lcdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   M2/lcdcount<3>
                                                       M2/lcdcount_0
    SLICE_X0Y36.A5       net (fanout=1)        0.355   M2/lcdcount<0>
    SLICE_X0Y36.COUT     Topcya                0.395   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>_INV_0
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.AMUX     Tcina                 0.177   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X1Y38.B1       net (fanout=1)        0.615   M2/lcdcount[23]_GND_4_o_add_2_OUT<8>
    SLICE_X1Y38.B        Tilo                  0.259   M2/lcdcount<13>
                                                       M2/Mmux__n034471
    SLICE_X3Y38.B2       net (fanout=1)        0.624   M2/_n0344<15>
    SLICE_X3Y38.B        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>113
    SLICE_X3Y38.A5       net (fanout=1)        0.187   M2/_n1372<0>113
    SLICE_X3Y38.A        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>114
    SLICE_X2Y38.B2       net (fanout=12)       0.483   M2/_n1372<0>11
    SLICE_X2Y38.B        Tilo                  0.203   M2/_n0344<2>
                                                       M2/_n1346<0>1
    SLICE_X2Y36.C6       net (fanout=4)        0.493   M2/_n1346
    SLICE_X2Y36.C        Tilo                  0.204   M2/lcdreset
                                                       M2/Mmux__n03691101
    SLICE_X5Y38.A4       net (fanout=1)        0.834   M2/Mmux__n0369110
    SLICE_X5Y38.A        Tilo                  0.259   M2/elcd
                                                       M2/Mmux__n03691105
    SLICE_X5Y39.D5       net (fanout=8)        0.403   M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X5Y39.D        Tilo                  0.259   M2/_n0378<18>
                                                       M2/Mmux__n0378101
    SLICE_X5Y36.C3       net (fanout=5)        0.693   M2/_n0378<18>
    SLICE_X5Y36.C        Tilo                  0.259   M2/_n1554<0>1
                                                       M2/Mmux__n0357110_SW0
    SLICE_X4Y39.A6       net (fanout=1)        0.468   N22
    SLICE_X4Y39.A        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux__n0357110
    SLICE_X3Y39.B6       net (fanout=10)       0.533   M2/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>
    SLICE_X3Y39.B        Tilo                  0.259   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1191
                                                       M2/lcdstate[3]_GND_4_o_equal_120_o<3>1
    SLICE_X2Y40.D4       net (fanout=7)        0.493   M2/lcdstate[3]_GND_4_o_equal_120_o
    SLICE_X2Y40.D        Tilo                  0.203   M1/addrlcd
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1242
    OLOGIC_X0Y36.D1      net (fanout=1)        0.687   M2/lcdd[7]_lcdstate[3]_mux_153_OUT<2>
    OLOGIC_X0Y36.CLK0    Todck                 0.803   M2/lcdd<2>
                                                       M2/lcdd_2
    -------------------------------------------------  ---------------------------
    Total                                     11.414ns (4.540ns logic, 6.874ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/lcdcount_0 (FF)
  Destination:          M2/lcdd_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.381ns (Levels of Logic = 14)
  Clock Path Skew:      0.394ns (0.695 - 0.301)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/lcdcount_0 to M2/lcdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   M2/lcdcount<3>
                                                       M2/lcdcount_0
    SLICE_X0Y36.A5       net (fanout=1)        0.355   M2/lcdcount<0>
    SLICE_X0Y36.COUT     Topcya                0.395   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>_INV_0
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.BMUX     Tcinb                 0.260   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X1Y39.C5       net (fanout=1)        0.353   M2/lcdcount[23]_GND_4_o_add_2_OUT<9>
    SLICE_X1Y39.CMUX     Tilo                  0.313   M2/lcdcount<16>
                                                       M2/Mmux__n034461
    SLICE_X3Y38.B3       net (fanout=2)        0.716   M2/_n0344<14>
    SLICE_X3Y38.B        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>113
    SLICE_X3Y38.A5       net (fanout=1)        0.187   M2/_n1372<0>113
    SLICE_X3Y38.A        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>114
    SLICE_X2Y38.B2       net (fanout=12)       0.483   M2/_n1372<0>11
    SLICE_X2Y38.B        Tilo                  0.203   M2/_n0344<2>
                                                       M2/_n1346<0>1
    SLICE_X2Y36.C6       net (fanout=4)        0.493   M2/_n1346
    SLICE_X2Y36.C        Tilo                  0.204   M2/lcdreset
                                                       M2/Mmux__n03691101
    SLICE_X5Y38.A4       net (fanout=1)        0.834   M2/Mmux__n0369110
    SLICE_X5Y38.A        Tilo                  0.259   M2/elcd
                                                       M2/Mmux__n03691105
    SLICE_X5Y39.D5       net (fanout=8)        0.403   M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X5Y39.D        Tilo                  0.259   M2/_n0378<18>
                                                       M2/Mmux__n0378101
    SLICE_X5Y36.C3       net (fanout=5)        0.693   M2/_n0378<18>
    SLICE_X5Y36.C        Tilo                  0.259   M2/_n1554<0>1
                                                       M2/Mmux__n0357110_SW0
    SLICE_X4Y39.A6       net (fanout=1)        0.468   N22
    SLICE_X4Y39.A        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux__n0357110
    SLICE_X3Y39.B6       net (fanout=10)       0.533   M2/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>
    SLICE_X3Y39.B        Tilo                  0.259   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1191
                                                       M2/lcdstate[3]_GND_4_o_equal_120_o<3>1
    SLICE_X2Y40.D4       net (fanout=7)        0.493   M2/lcdstate[3]_GND_4_o_equal_120_o
    SLICE_X2Y40.D        Tilo                  0.203   M1/addrlcd
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1242
    OLOGIC_X0Y36.D1      net (fanout=1)        0.687   M2/lcdd[7]_lcdstate[3]_mux_153_OUT<2>
    OLOGIC_X0Y36.CLK0    Todck                 0.803   M2/lcdd<2>
                                                       M2/lcdd_2
    -------------------------------------------------  ---------------------------
    Total                                     11.381ns (4.677ns logic, 6.704ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  -1.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/lcdcount_0 (FF)
  Destination:          M2/lcdd_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.366ns (Levels of Logic = 16)
  Clock Path Skew:      0.394ns (0.695 - 0.301)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/lcdcount_0 to M2/lcdd_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AMUX     Tshcko                0.461   M2/lcdcount<3>
                                                       M2/lcdcount_0
    SLICE_X0Y36.A5       net (fanout=1)        0.355   M2/lcdcount<0>
    SLICE_X0Y36.COUT     Topcya                0.395   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_lut<0>_INV_0
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<3>
    SLICE_X0Y37.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<7>
    SLICE_X0Y38.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X0Y39.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<11>
    SLICE_X0Y39.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<15>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<15>
    SLICE_X0Y40.CIN      net (fanout=1)        0.082   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<15>
    SLICE_X0Y40.COUT     Tbyp                  0.076   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<19>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<19>
    SLICE_X0Y41.CIN      net (fanout=1)        0.003   M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_cy<19>
    SLICE_X0Y41.CMUX     Tcinc                 0.272   M2/lcdcount[23]_GND_4_o_add_2_OUT<23>
                                                       M2/Madd_lcdcount[23]_GND_4_o_add_2_OUT_xor<23>
    SLICE_X2Y41.D5       net (fanout=1)        0.409   M2/lcdcount[23]_GND_4_o_add_2_OUT<22>
    SLICE_X2Y41.DMUX     Tilo                  0.261   M2/lcdcount<23>
                                                       M2/Mmux__n0344121
    SLICE_X3Y38.A4       net (fanout=2)        0.815   M2/_n0344<1>
    SLICE_X3Y38.A        Tilo                  0.259   M2/_n1320
                                                       M2/_n1372<0>114
    SLICE_X2Y38.B2       net (fanout=12)       0.483   M2/_n1372<0>11
    SLICE_X2Y38.B        Tilo                  0.203   M2/_n0344<2>
                                                       M2/_n1346<0>1
    SLICE_X2Y36.C6       net (fanout=4)        0.493   M2/_n1346
    SLICE_X2Y36.C        Tilo                  0.204   M2/lcdreset
                                                       M2/Mmux__n03691101
    SLICE_X5Y38.A4       net (fanout=1)        0.834   M2/Mmux__n0369110
    SLICE_X5Y38.A        Tilo                  0.259   M2/elcd
                                                       M2/Mmux__n03691105
    SLICE_X5Y39.D5       net (fanout=8)        0.403   M2/lcdstate[3]_lcdstate[3]_mux_33_OUT<0>
    SLICE_X5Y39.D        Tilo                  0.259   M2/_n0378<18>
                                                       M2/Mmux__n0378101
    SLICE_X5Y36.C3       net (fanout=5)        0.693   M2/_n0378<18>
    SLICE_X5Y36.C        Tilo                  0.259   M2/_n1554<0>1
                                                       M2/Mmux__n0357110_SW0
    SLICE_X4Y39.A6       net (fanout=1)        0.468   N22
    SLICE_X4Y39.A        Tilo                  0.205   M2/Mmux__n0369111
                                                       M2/Mmux__n0357110
    SLICE_X3Y39.B6       net (fanout=10)       0.533   M2/lcdstate[3]_lcdstate[3]_mux_107_OUT<0>
    SLICE_X3Y39.B        Tilo                  0.259   M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1191
                                                       M2/lcdstate[3]_GND_4_o_equal_120_o<3>1
    SLICE_X2Y40.D4       net (fanout=7)        0.493   M2/lcdstate[3]_GND_4_o_equal_120_o
    SLICE_X2Y40.D        Tilo                  0.203   M1/addrlcd
                                                       M2/Mmux_lcdcount[23]_lcdstate[3]_mux_154_OUT1242
    OLOGIC_X0Y36.D1      net (fanout=1)        0.687   M2/lcdd[7]_lcdstate[3]_mux_153_OUT<2>
    OLOGIC_X0Y36.CLK0    Todck                 0.803   M2/lcdd<2>
                                                       M2/lcdd_2
    -------------------------------------------------  ---------------------------
    Total                                     11.366ns (4.606ns logic, 6.760ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   11.598|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 18  Score: 11548  (Setup/Max: 11548, Hold: 0)

Constraints cover 3091197 paths, 0 nets, and 855 connections

Design statistics:
   Minimum period:  11.598ns   (Maximum frequency:  86.222MHz)


Analysis completed Thu Mar 28 20:57:54 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 179 MB



