{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478575360221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478575360221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 19:22:40 2016 " "Processing started: Mon Nov 07 19:22:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478575360221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1478575360221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Processor -c Processor " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1478575360221 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1478575361378 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processor.sdc " "Synopsys Design Constraints File file not found: 'Processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1478575361378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1478575361378 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr0~1  from: dataa  to: combout " "Cell: controller\|WideOr0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr0~1  from: datac  to: combout " "Cell: controller\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr0~2  from: datab  to: combout " "Cell: controller\|WideOr0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr0~2  from: datac  to: combout " "Cell: controller\|WideOr0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr0~2  from: datad  to: combout " "Cell: controller\|WideOr0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr0~2  from: dataf  to: combout " "Cell: controller\|WideOr0~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr1~0  from: dataa  to: combout " "Cell: controller\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr1~0  from: datad  to: combout " "Cell: controller\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr1~1  from: dataa  to: combout " "Cell: controller\|WideOr1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr1~1  from: datab  to: combout " "Cell: controller\|WideOr1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr1~1  from: datad  to: combout " "Cell: controller\|WideOr1~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr1~1  from: datae  to: combout " "Cell: controller\|WideOr1~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr1~1  from: dataf  to: combout " "Cell: controller\|WideOr1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr1~2  from: datab  to: combout " "Cell: controller\|WideOr1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr1~2  from: datad  to: combout " "Cell: controller\|WideOr1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr2~1  from: datab  to: combout " "Cell: controller\|WideOr2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr2~1  from: datac  to: combout " "Cell: controller\|WideOr2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr2~1  from: datad  to: combout " "Cell: controller\|WideOr2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr2~2  from: datae  to: combout " "Cell: controller\|WideOr2~2  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr3~0  from: dataa  to: combout " "Cell: controller\|WideOr3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr3~0  from: datab  to: combout " "Cell: controller\|WideOr3~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr3~0  from: datac  to: combout " "Cell: controller\|WideOr3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr3~0  from: datae  to: combout " "Cell: controller\|WideOr3~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr3~0  from: dataf  to: combout " "Cell: controller\|WideOr3~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr3~1  from: datac  to: combout " "Cell: controller\|WideOr3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr3~1  from: datad  to: combout " "Cell: controller\|WideOr3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|WideOr3~1  from: dataf  to: combout " "Cell: controller\|WideOr3~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1478575361393 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1478575361393 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1478575361393 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1478575361393 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 1 " "(High) Rule A108: Design should not contain latches. Found 1 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ALU:alu\|branch_result " "Node  \"ALU:alu\|branch_result\"" {  } { { "ALU.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/ALU.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361658 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1478575361658 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ClockDivider:clk_divider\|c0 " "Node  \"ClockDivider:clk_divider\|c0\"" {  } { { "ClockDivider.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/ClockDivider.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1050 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361658 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1478575361658 ""}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 1 " "(Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " ClockDivider:clk_divider\|c0 " "Node  \"ClockDivider:clk_divider\|c0\"" {  } { { "ClockDivider.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/ClockDivider.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1050 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""}  } {  } 0 308022 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1478575361674 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " KEY\[0\] " "Node  \"KEY\[0\]\"" {  } { { "Project2.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Project2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1478575361674 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 47 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 47 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[12\] " "Node  \"Register:pc\|dataOut\[12\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|c0~CLKENA0 " "Node  \"ClockDivider:clk_divider\|c0~CLKENA0\"" {  } { { "ClockDivider.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/ClockDivider.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 3272 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputCLKENA0 " "Node  \"CLOCK_50~inputCLKENA0\"" {  } { { "Project2.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Project2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 3274 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|LessThan0~7 " "Node  \"ClockDivider:clk_divider\|LessThan0~7\"" {  } { { "ClockDivider.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/ClockDivider.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 2379 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Project2.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Project2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 3273 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[9\] " "Node  \"Register:pc\|dataOut\[9\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|WideOr3~2 " "Node  \"SCProcController:controller\|WideOr3~2\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[8\] " "Node  \"Register:pc\|dataOut\[8\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " RegFile:reg_file\|data\[6\]\[31\]~9 " "Node  \"RegFile:reg_file\|data\[6\]\[31\]~9\"" {  } { { "RegFile.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/RegFile.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 2013 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[2\] " "Node  \"Register:pc\|dataOut\[2\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|pc_sel\[1\]~0 " "Node  \"SCProcController:controller\|pc_sel\[1\]~0\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1260 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~7 " "Node  \"InstMemory:instMem\|data~7\"" {  } { { "InstMemory.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[10\] " "Node  \"Register:pc\|dataOut\[10\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs1\[3\]~4 " "Node  \"SCProcController:controller\|rs1\[3\]~4\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1253 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[6\] " "Node  \"Register:pc\|dataOut\[6\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 974 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " RegFile:reg_file\|data\[4\]\[31\]~1 " "Node  \"RegFile:reg_file\|data\[4\]\[31\]~1\"" {  } { { "RegFile.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/RegFile.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1802 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[7\] " "Node  \"Register:pc\|dataOut\[7\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[5\] " "Node  \"Register:pc\|dataOut\[5\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[4\] " "Node  \"Register:pc\|dataOut\[4\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " RegFile:reg_file\|data\[15\]\[31\]~17 " "Node  \"RegFile:reg_file\|data\[15\]\[31\]~17\"" {  } { { "RegFile.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/RegFile.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 2021 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[3\] " "Node  \"Register:pc\|dataOut\[3\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs2\[0\]~2 " "Node  \"SCProcController:controller\|rs2\[0\]~2\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1208 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[11\] " "Node  \"Register:pc\|dataOut\[11\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs1\[1\]~2 " "Node  \"SCProcController:controller\|rs1\[1\]~2\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1247 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " RegFile:reg_file\|data\[14\]\[31\]~11 " "Node  \"RegFile:reg_file\|data\[14\]\[31\]~11\"" {  } { { "RegFile.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/RegFile.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 2015 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " RegFile:reg_file\|data\[9\]\[31\]~6 " "Node  \"RegFile:reg_file\|data\[9\]\[31\]~6\"" {  } { { "RegFile.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/RegFile.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 2010 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " RegFile:reg_file\|data\[10\]\[31\]~10 " "Node  \"RegFile:reg_file\|data\[10\]\[31\]~10\"" {  } { { "RegFile.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/RegFile.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 2014 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs1\[0\]~1 " "Node  \"SCProcController:controller\|rs1\[0\]~1\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1246 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " RegFile:reg_file\|data\[8\]\[31\]~2 " "Node  \"RegFile:reg_file\|data\[8\]\[31\]~2\"" {  } { { "RegFile.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/RegFile.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1803 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_NODES_INFO" " RegFile:reg_file\|data\[11\]\[31\]~15 " "Node  \"RegFile:reg_file\|data\[11\]\[31\]~15\"" {  } { { "RegFile.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/RegFile.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 2019 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361674 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1478575361674 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1478575361674 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|c0~CLKENA0 " "Node  \"ClockDivider:clk_divider\|c0~CLKENA0\"" {  } { { "ClockDivider.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/ClockDivider.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 3272 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " KEY\[0\]~inputCLKENA0 " "Node  \"KEY\[0\]~inputCLKENA0\"" {  } { { "Project2.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Project2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 3273 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|pc_sel\[1\]~0 " "Node  \"SCProcController:controller\|pc_sel\[1\]~0\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1260 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[6\] " "Node  \"Register:pc\|dataOut\[6\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 974 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[5\] " "Node  \"Register:pc\|dataOut\[5\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs1\[0\]~1 " "Node  \"SCProcController:controller\|rs1\[0\]~1\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1246 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs2\[2\]~0 " "Node  \"SCProcController:controller\|rs2\[2\]~0\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1185 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs1\[2\]~3 " "Node  \"SCProcController:controller\|rs1\[2\]~3\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1252 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs2\[3\]~1 " "Node  \"SCProcController:controller\|rs2\[3\]~1\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1195 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[4\] " "Node  \"Register:pc\|dataOut\[4\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs1\[1\]~2 " "Node  \"SCProcController:controller\|rs1\[1\]~2\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1247 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs2\[0\]~2 " "Node  \"SCProcController:controller\|rs2\[0\]~2\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1208 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs1\[3\]~4 " "Node  \"SCProcController:controller\|rs1\[3\]~4\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1253 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rs2\[1\]~3 " "Node  \"SCProcController:controller\|rs2\[1\]~3\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1218 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[3\] " "Node  \"Register:pc\|dataOut\[3\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[7\] " "Node  \"Register:pc\|dataOut\[7\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|WideOr2~2 " "Node  \"SCProcController:controller\|WideOr2~2\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|WideOr3~2 " "Node  \"SCProcController:controller\|WideOr3~2\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1276 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[2\] " "Node  \"Register:pc\|dataOut\[2\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[8\] " "Node  \"Register:pc\|dataOut\[8\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[9\] " "Node  \"Register:pc\|dataOut\[9\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|WideOr5~4 " "Node  \"SCProcController:controller\|WideOr5~4\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1317 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[12\] " "Node  \"Register:pc\|dataOut\[12\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~7 " "Node  \"InstMemory:instMem\|data~7\"" {  } { { "InstMemory.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1165 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " SCProcController:controller\|rf_wrt_data_sel\[0\]~0 " "Node  \"SCProcController:controller\|rf_wrt_data_sel\[0\]~0\"" {  } { { "SCProcController.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/SCProcController.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1788 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " ALU:alu\|Mux2~1 " "Node  \"ALU:alu\|Mux2~1\"" {  } { { "ALU.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/ALU.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1299 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " InstMemory:instMem\|data~33 " "Node  \"InstMemory:instMem\|data~33\"" {  } { { "InstMemory.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/InstMemory.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 1194 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[10\] " "Node  \"Register:pc\|dataOut\[10\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " Register:pc\|dataOut\[11\] " "Node  \"Register:pc\|dataOut\[11\]\"" {  } { { "Register.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/Register.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_NODES_INFO" " RegFile:reg_file\|data\[7\]\[31\]~14 " "Node  \"RegFile:reg_file\|data\[7\]\[31\]~14\"" {  } { { "RegFile.v" "" { Text "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/RegFile.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "//VBOXSVR/CS3220-Group/Proj2/SCProcChenkaiShao/" { { 0 { 0 ""} 0 2018 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478575361690 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1478575361690 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1478575361690 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "97 4 " "Design Assistant information: finished post-fitting analysis of current design -- generated 97 information messages and 4 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1478575361690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478575361799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 19:22:41 2016 " "Processing ended: Mon Nov 07 19:22:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478575361799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478575361799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478575361799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1478575361799 ""}
