#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8ab3d1a820 .scope module, "registerfile_test" "registerfile_test" 2 2;
 .timescale 0 0;
v0x7f8ab3d3d910_0 .var "clk", 0 0;
v0x7f8ab3d3d9a0_0 .net "out1", 63 0, L_0x7f8ab3d3e180;  1 drivers
v0x7f8ab3d3da30_0 .net "out2", 63 0, L_0x7f8ab3d3e5e0;  1 drivers
v0x7f8ab3d3dac0_0 .var "read1", 4 0;
v0x7f8ab3d3db50_0 .var "read2", 4 0;
v0x7f8ab3d3dc20_0 .var "rst", 0 0;
v0x7f8ab3d3dcd0_0 .var "writedat", 63 0;
v0x7f8ab3d3dd80_0 .var "writeenable", 0 0;
v0x7f8ab3d3de30_0 .var "writeto", 4 0;
S_0x7f8ab3d12670 .scope module, "DUT" "registerfile" 2 13, 3 2 0, S_0x7f8ab3d1a820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 5 "read1"
    .port_info 3 /INPUT 5 "read2"
    .port_info 4 /INPUT 5 "writeto"
    .port_info 5 /INPUT 64 "writedat"
    .port_info 6 /INPUT 1 "writeenable"
    .port_info 7 /OUTPUT 64 "out1"
    .port_info 8 /OUTPUT 64 "out2"
v0x7f8ab3d00040 .array "RF", 0 63, 31 0;
v0x7f8ab3d000d0_0 .net *"_s0", 31 0, L_0x7f8ab3d3df60;  1 drivers
v0x7f8ab3d3cbf0_0 .net *"_s10", 31 0, L_0x7f8ab3d3e420;  1 drivers
v0x7f8ab3d3ccb0_0 .net *"_s12", 7 0, L_0x7f8ab3d3e4c0;  1 drivers
L_0x1071d3098 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f8ab3d3cd60_0 .net *"_s15", 2 0, L_0x1071d3098;  1 drivers
L_0x1071d30e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ab3d3ce50_0 .net *"_s19", 31 0, L_0x1071d30e0;  1 drivers
v0x7f8ab3d3cf00_0 .net *"_s2", 7 0, L_0x7f8ab3d3e000;  1 drivers
L_0x1071d3008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f8ab3d3cfb0_0 .net *"_s5", 2 0, L_0x1071d3008;  1 drivers
L_0x1071d3050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8ab3d3d060_0 .net *"_s9", 31 0, L_0x1071d3050;  1 drivers
v0x7f8ab3d3d170_0 .net "clk", 0 0, v0x7f8ab3d3d910_0;  1 drivers
v0x7f8ab3d3d210_0 .net "out1", 63 0, L_0x7f8ab3d3e180;  alias, 1 drivers
v0x7f8ab3d3d2c0_0 .net "out2", 63 0, L_0x7f8ab3d3e5e0;  alias, 1 drivers
v0x7f8ab3d3d370_0 .net "read1", 4 0, v0x7f8ab3d3dac0_0;  1 drivers
v0x7f8ab3d3d420_0 .net "read2", 4 0, v0x7f8ab3d3db50_0;  1 drivers
v0x7f8ab3d3d4d0_0 .net "rst", 0 0, v0x7f8ab3d3dc20_0;  1 drivers
v0x7f8ab3d3d570_0 .net "writedat", 63 0, v0x7f8ab3d3dcd0_0;  1 drivers
v0x7f8ab3d3d620_0 .net "writeenable", 0 0, v0x7f8ab3d3dd80_0;  1 drivers
v0x7f8ab3d3d7b0_0 .net "writeto", 4 0, v0x7f8ab3d3de30_0;  1 drivers
E_0x7f8ab3d168a0 .event posedge, v0x7f8ab3d3d4d0_0;
E_0x7f8ab3d16ac0 .event posedge, v0x7f8ab3d3d170_0;
L_0x7f8ab3d3df60 .array/port v0x7f8ab3d00040, L_0x7f8ab3d3e000;
L_0x7f8ab3d3e000 .concat [ 5 3 0 0], v0x7f8ab3d3dac0_0, L_0x1071d3008;
L_0x7f8ab3d3e180 .delay 64 (2,2,2) L_0x7f8ab3d3e180/d;
L_0x7f8ab3d3e180/d .concat [ 32 32 0 0], L_0x7f8ab3d3df60, L_0x1071d3050;
L_0x7f8ab3d3e420 .array/port v0x7f8ab3d00040, L_0x7f8ab3d3e4c0;
L_0x7f8ab3d3e4c0 .concat [ 5 3 0 0], v0x7f8ab3d3db50_0, L_0x1071d3098;
L_0x7f8ab3d3e5e0 .delay 64 (2,2,2) L_0x7f8ab3d3e5e0/d;
L_0x7f8ab3d3e5e0/d .concat [ 32 32 0 0], L_0x7f8ab3d3e420, L_0x1071d30e0;
    .scope S_0x7f8ab3d12670;
T_0 ;
    %wait E_0x7f8ab3d16ac0;
    %load/vec4 v0x7f8ab3d3d620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f8ab3d3d570_0;
    %pad/u 32;
    %load/vec4 v0x7f8ab3d3d7b0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
T_0.0 ;
    %vpi_call 3 18 "$display", "regfile: %h, %h, %h, %h, %h, %h, %h, %h,", &A<v0x7f8ab3d00040, 0>, &A<v0x7f8ab3d00040, 1>, &A<v0x7f8ab3d00040, 2>, &A<v0x7f8ab3d00040, 3>, &A<v0x7f8ab3d00040, 4>, &A<v0x7f8ab3d00040, 5>, &A<v0x7f8ab3d00040, 6>, &A<v0x7f8ab3d00040, 7> {0 0 0};
    %vpi_call 3 20 "$display", "         %h, %h, %h, %h, %h, %h, %h, %h,", &A<v0x7f8ab3d00040, 8>, &A<v0x7f8ab3d00040, 9>, &A<v0x7f8ab3d00040, 10>, &A<v0x7f8ab3d00040, 11>, &A<v0x7f8ab3d00040, 12>, &A<v0x7f8ab3d00040, 13>, &A<v0x7f8ab3d00040, 14>, &A<v0x7f8ab3d00040, 15> {0 0 0};
    %vpi_call 3 22 "$display", "         %h, %h, %h, %h, %h, %h, %h, %h,", &A<v0x7f8ab3d00040, 16>, &A<v0x7f8ab3d00040, 17>, &A<v0x7f8ab3d00040, 18>, &A<v0x7f8ab3d00040, 19>, &A<v0x7f8ab3d00040, 20>, &A<v0x7f8ab3d00040, 21>, &A<v0x7f8ab3d00040, 22>, &A<v0x7f8ab3d00040, 23> {0 0 0};
    %vpi_call 3 24 "$display", "         %h, %h, %h, %h, %h, %h, %h, %h,", &A<v0x7f8ab3d00040, 24>, &A<v0x7f8ab3d00040, 25>, &A<v0x7f8ab3d00040, 26>, &A<v0x7f8ab3d00040, 27>, &A<v0x7f8ab3d00040, 28>, &A<v0x7f8ab3d00040, 29>, &A<v0x7f8ab3d00040, 30>, &A<v0x7f8ab3d00040, 31> {0 0 0};
    %vpi_call 3 26 "$display", "         %h, %h, %h, %h, %h, %h, %h, %h,", &A<v0x7f8ab3d00040, 32>, &A<v0x7f8ab3d00040, 33>, &A<v0x7f8ab3d00040, 34>, &A<v0x7f8ab3d00040, 35>, &A<v0x7f8ab3d00040, 36>, &A<v0x7f8ab3d00040, 37>, &A<v0x7f8ab3d00040, 38>, &A<v0x7f8ab3d00040, 39> {0 0 0};
    %vpi_call 3 28 "$display", "         %h, %h, %h, %h, %h, %h, %h, %h,", &A<v0x7f8ab3d00040, 40>, &A<v0x7f8ab3d00040, 41>, &A<v0x7f8ab3d00040, 42>, &A<v0x7f8ab3d00040, 43>, &A<v0x7f8ab3d00040, 44>, &A<v0x7f8ab3d00040, 45>, &A<v0x7f8ab3d00040, 46>, &A<v0x7f8ab3d00040, 47> {0 0 0};
    %vpi_call 3 30 "$display", "         %h, %h, %h, %h, %h, %h, %h, %h,", &A<v0x7f8ab3d00040, 48>, &A<v0x7f8ab3d00040, 49>, &A<v0x7f8ab3d00040, 50>, &A<v0x7f8ab3d00040, 51>, &A<v0x7f8ab3d00040, 52>, &A<v0x7f8ab3d00040, 53>, &A<v0x7f8ab3d00040, 54>, &A<v0x7f8ab3d00040, 55> {0 0 0};
    %vpi_call 3 32 "$display", "         %h, %h, %h, %h, %h, %h, %h, %h,", &A<v0x7f8ab3d00040, 56>, &A<v0x7f8ab3d00040, 57>, &A<v0x7f8ab3d00040, 58>, &A<v0x7f8ab3d00040, 59>, &A<v0x7f8ab3d00040, 60>, &A<v0x7f8ab3d00040, 61>, &A<v0x7f8ab3d00040, 62>, &A<v0x7f8ab3d00040, 63> {0 0 0};
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8ab3d12670;
T_1 ;
    %wait E_0x7f8ab3d168a0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8ab3d00040, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8ab3d1a820;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ab3d3d910_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7f8ab3d1a820;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7f8ab3d3d910_0;
    %inv;
    %assign/vec4 v0x7f8ab3d3d910_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8ab3d1a820;
T_4 ;
    %vpi_call 2 24 "$display", "Register File" {0 0 0};
    %vpi_call 2 25 "$display", " " {0 0 0};
    %vpi_call 2 26 "$display", "Test 1 writeto = 00000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ab3d3dc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ab3d3dd80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8ab3d3de30_0, 0;
    %pushi/vec4 402866048, 0, 64;
    %store/vec4 v0x7f8ab3d3dcd0_0, 0, 64;
    %delay 100, 0;
    %vpi_call 2 35 "$display", " " {0 0 0};
    %vpi_call 2 36 "$display", "Test 2 writeto = 11111" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ab3d3dc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8ab3d3dd80_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x7f8ab3d3de30_0, 0;
    %pushi/vec4 3230073343, 0, 55;
    %concati/vec4 384, 0, 9;
    %store/vec4 v0x7f8ab3d3dcd0_0, 0, 64;
    %delay 100, 0;
    %vpi_call 2 45 "$display", " " {0 0 0};
    %vpi_call 2 46 "$display", "Test 3 read1 = 00000, read2 = 11111" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8ab3d3dac0_0, 0;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x7f8ab3d3db50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8ab3d3dd80_0, 0;
    %delay 100, 0;
    %vpi_call 2 52 "$display", "out1 = %b", v0x7f8ab3d3d9a0_0 {0 0 0};
    %vpi_call 2 53 "$display", "out2 = %b", v0x7f8ab3d3da30_0 {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_test.v";
    "register.v";
