module d_ff_tb();
	reg d,clk;
	wire q;
	
	d_ff DUT (.d(d),.clk(clk),.q(q));
	
	initial 
	begin
	d=0;
	#5;
	end
	
	initial
	begin
	clk=1;
	forever #10 clk=~clk;
	end
	
	
	initial 
	begin
	
	d=0;
	#10;
	d=1;
	#10;
	d=0;
	#10;
	d=1;
	#10;
	d=1;
	#10;
	d=0;
	#10;
	d=1;
	#10;
	d=0;
	#50 $finish;
	end
	
endmodule
