#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028ab3852ad0 .scope module, "reg_file" "reg_file" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDR";
    .port_info 4 /INPUT 3 "OUT1ADD";
    .port_info 5 /INPUT 3 "OUT2ADD";
    .port_info 6 /INPUT 1 "WRITEEN";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
    .port_info 9 /INPUT 1 "BUSYWAIT";
o0000028ab3886fd8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000028ab3853420 .functor NOT 1, o0000028ab3886fd8, C4<0>, C4<0>, C4<0>;
o0000028ab3887008 .functor BUFZ 1, C4<z>; HiZ drive
L_0000028ab383bef0 .functor AND 1, o0000028ab3887008, L_0000028ab3853420, C4<1>, C4<1>;
v0000028ab3879120_0 .net "BUSYWAIT", 0 0, o0000028ab3886fd8;  0 drivers
v0000028ab3879a80_0 .net "CLK", 0 0, o0000028ab3887008;  0 drivers
o0000028ab3887038 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000028ab3879b20_0 .net "IN", 7 0, o0000028ab3887038;  0 drivers
o0000028ab3887068 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000028ab38798a0_0 .net "INADDR", 2 0, o0000028ab3887068;  0 drivers
v0000028ab38794e0_0 .var "OUT1", 7 0;
o0000028ab38870c8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000028ab3879260_0 .net "OUT1ADD", 2 0, o0000028ab38870c8;  0 drivers
v0000028ab3879580_0 .var "OUT2", 7 0;
o0000028ab3887128 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000028ab3878f40_0 .net "OUT2ADD", 2 0, o0000028ab3887128;  0 drivers
o0000028ab3887158 .functor BUFZ 1, C4<z>; HiZ drive
v0000028ab38799e0_0 .net "RESET", 0 0, o0000028ab3887158;  0 drivers
o0000028ab3887188 .functor BUFZ 1, C4<z>; HiZ drive
v0000028ab3879080_0 .net "WRITEEN", 0 0, o0000028ab3887188;  0 drivers
v0000028ab3879620_0 .net *"_ivl_3", 0 0, L_0000028ab3853420;  1 drivers
v0000028ab38796c0_0 .net *"_ivl_6", 0 0, L_0000028ab383bef0;  1 drivers
v0000028ab3879bc0_0 .var/i "k", 31 0;
v0000028ab3879c60 .array "regArr", 0 7, 7 0;
E_0000028ab3878790 .event posedge, L_0000028ab383bef0;
v0000028ab3879c60_0 .array/port v0000028ab3879c60, 0;
v0000028ab3879c60_1 .array/port v0000028ab3879c60, 1;
v0000028ab3879c60_2 .array/port v0000028ab3879c60, 2;
E_0000028ab3878510/0 .event anyedge, v0000028ab3879260_0, v0000028ab3879c60_0, v0000028ab3879c60_1, v0000028ab3879c60_2;
v0000028ab3879c60_3 .array/port v0000028ab3879c60, 3;
v0000028ab3879c60_4 .array/port v0000028ab3879c60, 4;
v0000028ab3879c60_5 .array/port v0000028ab3879c60, 5;
v0000028ab3879c60_6 .array/port v0000028ab3879c60, 6;
E_0000028ab3878510/1 .event anyedge, v0000028ab3879c60_3, v0000028ab3879c60_4, v0000028ab3879c60_5, v0000028ab3879c60_6;
v0000028ab3879c60_7 .array/port v0000028ab3879c60, 7;
E_0000028ab3878510/2 .event anyedge, v0000028ab3879c60_7, v0000028ab3878f40_0;
E_0000028ab3878510 .event/or E_0000028ab3878510/0, E_0000028ab3878510/1, E_0000028ab3878510/2;
    .scope S_0000028ab3852ad0;
T_0 ;
    %wait E_0000028ab3878510;
    %load/vec4 v0000028ab3879260_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000028ab3879c60, 4;
    %assign/vec4 v0000028ab38794e0_0, 2;
    %load/vec4 v0000028ab3878f40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000028ab3879c60, 4;
    %assign/vec4 v0000028ab3879580_0, 2;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028ab3852ad0;
T_1 ;
    %wait E_0000028ab3878790;
    %load/vec4 v0000028ab3879080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %delay 1, 0;
    %load/vec4 v0000028ab3879b20_0;
    %load/vec4 v0000028ab38798a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000028ab3879c60, 4, 0;
T_1.0 ;
    %load/vec4 v0000028ab38799e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000028ab3879bc0_0, 0, 32;
T_1.4 ;
    %load/vec4 v0000028ab3879bc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000028ab3879bc0_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v0000028ab3879c60, 0, 4;
    %load/vec4 v0000028ab3879bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000028ab3879bc0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "registerFile.v";
