# MatrixProcessor
System Verilog Matrix Processor

Final project for EE4321 at Texas State University

This processing engine is designed for 4x4 matrices with 16-bit depth and 16-bit integers
System Architecture is 256-bits with a 32-bit address bus
The Matrix ALU has the following functions:
  Multiplication
  Addition
  Subtraction
  Transposition
  Scaling
The Integer ALU has the following functions:
  Addition
  Subtraction
  Multiplication
  Division
