{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 13:30:38 2019 " "Info: Processing started: Mon Oct 28 13:30:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Adder4bit -c Adder4bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Adder4bit -c Adder4bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "Q\[1\] Result\[4\] 12.338 ns Longest " "Info: Longest tpd from source pin \"Q\[1\]\" to destination pin \"Result\[4\]\" is 12.338 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Q\[1\] 1 PIN PIN_A3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A3; Fanout = 2; PIN Node = 'Q\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q[1] } "NODE_NAME" } } { "Adder4bit.v" "" { Text "H:/DigitalProgrammingLab3.3/Adder4bit.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.304 ns) + CELL(0.521 ns) 7.698 ns FullAdder:FA1\|or1~1 2 COMB LCCOMB_X1_Y4_N2 2 " "Info: 2: + IC(6.304 ns) + CELL(0.521 ns) = 7.698 ns; Loc. = LCCOMB_X1_Y4_N2; Fanout = 2; COMB Node = 'FullAdder:FA1\|or1~1'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.825 ns" { Q[1] FullAdder:FA1|or1~1 } "NODE_NAME" } } { "Adder4bit.v" "" { Text "H:/DigitalProgrammingLab3.3/Adder4bit.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 8.172 ns FullAdder:FA2\|or1~68 3 COMB LCCOMB_X1_Y4_N28 2 " "Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 8.172 ns; Loc. = LCCOMB_X1_Y4_N28; Fanout = 2; COMB Node = 'FullAdder:FA2\|or1~68'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { FullAdder:FA1|or1~1 FullAdder:FA2|or1~68 } "NODE_NAME" } } { "Adder4bit.v" "" { Text "H:/DigitalProgrammingLab3.3/Adder4bit.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 8.642 ns FullAdder:FA3\|or1~125 4 COMB LCCOMB_X1_Y4_N26 1 " "Info: 4: + IC(0.292 ns) + CELL(0.178 ns) = 8.642 ns; Loc. = LCCOMB_X1_Y4_N26; Fanout = 1; COMB Node = 'FullAdder:FA3\|or1~125'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { FullAdder:FA2|or1~68 FullAdder:FA3|or1~125 } "NODE_NAME" } } { "Adder4bit.v" "" { Text "H:/DigitalProgrammingLab3.3/Adder4bit.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(2.840 ns) 12.338 ns Result\[4\] 5 PIN PIN_W3 0 " "Info: 5: + IC(0.856 ns) + CELL(2.840 ns) = 12.338 ns; Loc. = PIN_W3; Fanout = 0; PIN Node = 'Result\[4\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.696 ns" { FullAdder:FA3|or1~125 Result[4] } "NODE_NAME" } } { "Adder4bit.v" "" { Text "H:/DigitalProgrammingLab3.3/Adder4bit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.590 ns ( 37.20 % ) " "Info: Total cell delay = 4.590 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.748 ns ( 62.80 % ) " "Info: Total interconnect delay = 7.748 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "12.338 ns" { Q[1] FullAdder:FA1|or1~1 FullAdder:FA2|or1~68 FullAdder:FA3|or1~125 Result[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "12.338 ns" { Q[1] Q[1]~combout FullAdder:FA1|or1~1 FullAdder:FA2|or1~68 FullAdder:FA3|or1~125 Result[4] } { 0.000ns 0.000ns 6.304ns 0.296ns 0.292ns 0.856ns } { 0.000ns 0.873ns 0.521ns 0.178ns 0.178ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Allocated 230 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 13:30:39 2019 " "Info: Processing ended: Mon Oct 28 13:30:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
