Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : /ncsu/cadence2012/edi/tools/lib/libstdc++.so.6: version `GLIBCXX_3.4.9' not found (required by /ncsu/cadence2012/oa/lib/linux_rhel40_gcc44x_32/opt/liboaPlugIn.so)

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Wed Mar  5 00:03:39 2014 (mem=46.5M) ---
--- Running on soultrain.ece.ncsu.edu (x86_64 w/Linux 2.6.18-348.6.1.el5) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "run_cts.tcl" ...
Reading config file - ./counter_placed.enc.dat/counter.conf

Loading Lef file /afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_3_v2009_07/lef/NangateOpenCellLibrary.lef...
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Wed Mar  5 00:03:40 2014
viaInitial ends at Wed Mar  5 00:03:40 2014
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './counter_placed.enc.dat/counter.v.gz'

*** Memory Usage v0.159.2.6.2.1 (Current mem = 221.609M, initial mem = 46.473M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=221.6M) ***
Set top cell to counter.
Reading max timing library '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_3_v2009_07/liberty/NangateOpenCellLibrary_slow_conditional_ecsm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI222_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI222_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 128760) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 128786) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 128924) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 128941) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 129010) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 129027) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134192) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134218) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134356) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134373) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134442) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134459) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330053) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330079) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330105) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330131) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330177) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330194) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330211) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330228) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
 read 134 cells in library 'NangateOpenCellLibrary' 
Reading min timing library '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_3_v2009_07/liberty/NangateOpenCellLibrary_fast_conditional_ecsm.lib' ...
 read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.07min, mem=22.4M, fe_cpu=0.21min, fe_mem=244.0M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell counter ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 24 stdCell insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 244.273M, initial mem = 46.473M) ***
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=245.2M) ***
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X2 BUF_X1 BUF_X4 BUF_X8 CLKBUF_X1 CLKBUF_X3 CLKBUF_X2
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X2 INV_X1 INV_X16 INV_X32 INV_X4 INV_X8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUF_X16 BUF_X32
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
Loading preference file ./counter_placed.enc.dat/enc.pref.tcl ...
Loading mode file ./counter_placed.enc.dat/counter.mode ...
Reading floorplan file - ./counter_placed.enc.dat/counter.fp.gz (mem = 246.3M).
Set FPlanBox to (0 0 180180 180080)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.0, mem = 246.3M) ***
loading place ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - ./counter_placed.enc.dat/counter.place.gz.
** Reading stdCellPlacement "./counter_placed.enc.dat/counter.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=246.3M) ***
Total net length = 4.517e+02 (1.478e+02 3.039e+02) (ext = 3.578e+02)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0, w/ 0:00:00.0 init)
loading route ...
Reading routing file - ./counter_placed.enc.dat/counter.route.gz.
Reading Cadence  routing data (Created by Encounter v09.11-s084_1 on Wed Mar  5 00:01:46 2014 Format: 9.3)...
*** Total 36 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=246.3M) ***
source ./counter_placed.enc.dat/counter_power_constraints.tcl
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=245.8M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 245.9M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=246.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (180180 180080)
coreBox:    (80180 80080) (100180 100080)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.9 metal3 tracks

Phase 1a route (0:00:00.0 247.6M):
Est net length = 4.515e+02um = 1.530e+02H + 2.985e+02V
Usage: (0.3%H 0.4%V) = (1.751e+02um 3.942e+02um) = (135 261)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 248.9M):
Usage: (0.3%H 0.4%V) = (1.751e+02um 3.942e+02um) = (135 261)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 248.9M):
Usage: (0.3%H 0.4%V) = (1.751e+02um 3.942e+02um) = (135 261)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 248.9M):
Usage: (0.3%H 0.4%V) = (1.751e+02um 3.942e+02um) = (135 261)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 249.4M):
Usage: (0.3%H 0.4%V) = (1.751e+02um 3.942e+02um) = (135 261)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.3%H 0.4%V) = (1.751e+02um 3.942e+02um) = (135 261)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	2	 0.07%
  8:	0	 0.00%	2	 0.07%
  9:	0	 0.00%	4	 0.15%
 10:	0	 0.00%	2	 0.07%
 11:	0	 0.00%	13	 0.48%
 12:	0	 0.00%	136	 5.06%
 13:	232	 8.63%	103	 3.83%
 14:	711	26.45%	81	 3.01%
 15:	182	 6.77%	59	 2.19%
 16:	109	 4.06%	158	 5.88%
 17:	117	 4.35%	0	 0.00%
 18:	523	19.46%	0	 0.00%
 19:	174	 6.47%	0	 0.00%
 20:	640	23.81%	2128	79.17%

Global route (cpu=0.0s real=0.0s 248.1M)
Phase 1l route (0:00:00.0 248.1M):


*** After '-updateRemainTrks' operation: 

Usage: (0.3%H 0.4%V) = (1.770e+02um 3.900e+02um) = (137 258)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.04%
  7:	0	 0.00%	1	 0.04%
  8:	0	 0.00%	2	 0.07%
  9:	0	 0.00%	1	 0.04%
 10:	0	 0.00%	5	 0.19%
 11:	0	 0.00%	12	 0.45%
 12:	0	 0.00%	137	 5.10%
 13:	233	 8.67%	103	 3.83%
 14:	710	26.41%	81	 3.01%
 15:	183	 6.81%	59	 2.19%
 16:	108	 4.02%	158	 5.88%
 17:	117	 4.35%	0	 0.00%
 18:	523	19.46%	0	 0.00%
 19:	174	 6.47%	0	 0.00%
 20:	640	23.81%	2128	79.17%



*** Completed Phase 1 route (0:00:00.0 246.7M) ***


Total length: 4.820e+02um, number of vias: 153
M1(H) length: 8.195e+00um, number of vias: 86
M2(V) length: 2.799e+02um, number of vias: 62
M3(H) length: 1.509e+02um, number of vias: 5
M4(V) length: 4.305e+01um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 246.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=246.7M) ***
Peak Memory Usage was 252.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=246.7M) ***

Extraction called for design 'counter' of instances=24 and nets=36 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design counter.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 246.691M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via1_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via2_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via3_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.804  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.560%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 266.2M **
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=266.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.804  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.560%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 266.7M **
*** Starting optFanout (266.7M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=266.7M) ***
*info: There are 5 candidate Buffer cells
*info: There are 6 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.395604
Start fixing timing ... (0:00:00.0 266.7M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 266.7M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.395604
*** Completed optFanout (0:00:00.1 266.7M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=266.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.804  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.560%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 266.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 39.560% **

*** starting 1-st reclaim pass: 20 instances 
*** starting 2-nd reclaim pass: 20 instances 
*** starting 3-rd reclaim pass: 7 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 1 **
** Density Change = 1.099% **
** Density after area reclaim = 38.462% **
*** Finished Area Reclaim (0:00:00.1) ***
density before resizing = 38.462%
density after resizing = 38.462%
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=267.0M  mem(used)=0.0M***
*** Starting trialRoute (mem=267.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (180180 180080)
coreBox:    (80180 80080) (100180 100080)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.9 metal3 tracks

Phase 1a route (0:00:00.0 268.3M):
Est net length = 4.524e+02um = 1.540e+02H + 2.985e+02V
Usage: (0.3%H 0.4%V) = (1.770e+02um 3.956e+02um) = (137 262)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 269.5M):
Usage: (0.3%H 0.4%V) = (1.770e+02um 3.956e+02um) = (137 262)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 269.5M):
Usage: (0.3%H 0.4%V) = (1.770e+02um 3.956e+02um) = (137 262)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 269.5M):
Usage: (0.3%H 0.4%V) = (1.770e+02um 3.956e+02um) = (137 262)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 270.2M):
Usage: (0.3%H 0.4%V) = (1.770e+02um 3.956e+02um) = (137 262)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.3%H 0.4%V) = (1.770e+02um 3.956e+02um) = (137 262)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  7:	0	 0.00%	2	 0.07%
  8:	0	 0.00%	2	 0.07%
  9:	0	 0.00%	4	 0.15%
 10:	0	 0.00%	3	 0.11%
 11:	0	 0.00%	12	 0.45%
 12:	1	 0.04%	136	 5.06%
 13:	232	 8.63%	103	 3.83%
 14:	710	26.41%	81	 3.01%
 15:	182	 6.77%	59	 2.19%
 16:	109	 4.06%	158	 5.88%
 17:	117	 4.35%	0	 0.00%
 18:	523	19.46%	0	 0.00%
 19:	174	 6.47%	0	 0.00%
 20:	640	23.81%	2128	79.17%

Global route (cpu=0.0s real=0.0s 268.9M)
Phase 1l route (0:00:00.0 268.9M):


*** After '-updateRemainTrks' operation: 

Usage: (0.3%H 0.4%V) = (1.789e+02um 3.914e+02um) = (139 259)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.04%
  7:	0	 0.00%	1	 0.04%
  8:	0	 0.00%	2	 0.07%
  9:	0	 0.00%	1	 0.04%
 10:	0	 0.00%	6	 0.22%
 11:	0	 0.00%	11	 0.41%
 12:	1	 0.04%	137	 5.10%
 13:	233	 8.67%	103	 3.83%
 14:	709	26.38%	81	 3.01%
 15:	183	 6.81%	59	 2.19%
 16:	108	 4.02%	158	 5.88%
 17:	117	 4.35%	0	 0.00%
 18:	523	19.46%	0	 0.00%
 19:	174	 6.47%	0	 0.00%
 20:	640	23.81%	2128	79.17%



*** Completed Phase 1 route (0:00:00.0 267.0M) ***


Total length: 4.827e+02um, number of vias: 155
M1(H) length: 8.375e+00um, number of vias: 86
M2(V) length: 2.794e+02um, number of vias: 64
M3(H) length: 1.518e+02um, number of vias: 5
M4(V) length: 4.305e+01um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 267.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=267.0M) ***
Peak Memory Usage was 272.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=267.0M) ***

Extraction called for design 'counter' of instances=24 and nets=36 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design counter.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 258.359M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 266.9M)
Number of Loop : 0
Start delay calculation (mem=266.879M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=267.008M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 267.0M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=267.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.794  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 38.462%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 267.0M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 267.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  7.794  |  7.794  |  8.494  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|    4    |    4    |    4    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 38.462%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 267.6M **
*** Finished optDesign ***
Reading Clock-Tree Specification file: clock.ctstch
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.128449(V=0.142029 H=0.11487) (ff/um) [6.42246e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0387162(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.19(um) es=0.31(um) cap=0.112(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.115(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0377947(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.115(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0376644(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=4(ohm) viaCap=0.0387162(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.247(ff/um) res=0.0375(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.187(ff/um) res=0.0375(ohm/um) viaRes=0(ohm) viaCap=0(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.128449(V=0.142029 H=0.11487) (ff/um) [6.42246e-05]
Est. Res                : 2.53571(V=1.5 H=3.57143)(ohm/um) [0.00126786]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0387162(ff)
M1(H) w=0.07(um) s=0.065(um) p=0.19(um) es=0.31(um) cap=0.112(ff/um) res=5.43(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.115(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0377947(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.115(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0376644(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=4(ohm) viaCap=0.0387162(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.28(um) es=0.42(um) cap=0.142(ff/um) res=1.5(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.176(ff/um) res=0.188(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.247(ff/um) res=0.0375(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.6(um) es=2.4(um) cap=0.187(ff/um) res=0.0375(ohm/um) viaRes=0(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clock
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=272.9M) ***
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report clock.ctsrpt 
***** Allocate Placement Memory Finished (MEM: 273.273M)

Start to trace clock trees ...
*** Begin Tracer (mem=273.3M) ***
Tracing Clock clock ...
*** End Tracer (mem=273.3M) ***
***** Allocate Obstruction Memory  Finished (MEM: 273.273M)

****** Clock Tree (clock) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 10000(ps)
Min. Delay          : 0(ps)
Buffer              : (INV_X1) (BUF_X1) (CLKBUF_X1) (INV_X2) (BUF_X2) (CLKBUF_X2) (CLKBUF_X3) (BUF_X4) (INV_X4) (BUF_X8) (INV_X8) (INV_X16) (INV_X32) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 4
Nr.          Rising  Sync Pins  : 4
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clock)
Output_Net: (clock)   
**** CK_START: TopDown Tree Construction for clock (4-leaf) (mem=273.3M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=0[89,89] N4 B2 G1 A6(6.5) L[3,3] C2/1 score=1220 cpu=0:00:00.0 mem=273M 

**** CK_END: TopDown Tree Construction for clock (cpu=0:00:00.0, real=0:00:00.0, mem=273.3M)



**** CK_START: Update Database (mem=273.3M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=273.3M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 5 insts, mean move: 0.47 um, max move: 1.40 um
	max move on inst (U15): (45.03, 40.04) --> (45.03, 41.44)
move report: rPlace moves 5 insts, mean move: 0.47 um, max move: 1.40 um
	max move on inst (U15): (45.03, 40.04) --> (45.03, 41.44)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.40 um
  inst (U15) with max move: (45.03, 40.04) -> (45.03, 41.44)
  mean    (X+Y) =         0.47 um
Total instances moved : 5
*** cpu=0:00:00.0   mem=264.9M  mem(used)=0.3M***
***** Refine Placement Finished (CPU Time: 0:00:00.1  MEM: 264.898M)
checking logic of clock tree 'clock'...

#
# Mode                : Setup
# Library Name        : NangateOpenCellLibrary(max)
# Operating Condition : slow
# Process             : 1
# Voltage             : 0.95
# Temperature         : 125
#
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): value_reg_3_/CK 89.1(ps)
Min trig. edge delay at sink(R): value_reg_3_/CK 89.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 89.1~89.1(ps)          0~10000(ps)         
Fall Phase Delay               : 115.6~115.6(ps)        0~10000(ps)         
Trig. Edge Skew                : 0(ps)                  300(ps)             
Rise Skew                      : 0(ps)                  
Fall Skew                      : 0(ps)                  
Max. Rise Buffer Tran.         : 41.3(ps)               400(ps)             
Max. Fall Buffer Tran.         : 26.8(ps)               400(ps)             
Max. Rise Sink Tran.           : 29.8(ps)               400(ps)             
Max. Fall Sink Tran.           : 13.5(ps)               400(ps)             
Min. Rise Buffer Tran.         : 41.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 26.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 29.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 13.5(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



#
# Mode                : Setup
# Library Name        : NangateOpenCellLibrary(max)
# Operating Condition : slow
# Process             : 1
# Voltage             : 0.95
# Temperature         : 125
#
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): value_reg_3_/CK 89.1(ps)
Min trig. edge delay at sink(R): value_reg_3_/CK 89.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 89.1~89.1(ps)          0~10000(ps)         
Fall Phase Delay               : 115.6~115.6(ps)        0~10000(ps)         
Trig. Edge Skew                : 0(ps)                  300(ps)             
Rise Skew                      : 0(ps)                  
Fall Skew                      : 0(ps)                  
Max. Rise Buffer Tran.         : 41.3(ps)               400(ps)             
Max. Fall Buffer Tran.         : 26.8(ps)               400(ps)             
Max. Rise Sink Tran.           : 29.8(ps)               400(ps)             
Max. Fall Sink Tran.           : 13.5(ps)               400(ps)             
Min. Rise Buffer Tran.         : 41.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 26.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 29.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 13.5(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clock' ...

Calculating pre-route downstream delay for clock tree 'clock'...
*** Look For Reconvergent Clock Component ***
The clock tree clock has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=264.9M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=264.9M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : NangateOpenCellLibrary(max)
# Operating Condition : slow
# Process             : 1
# Voltage             : 0.95
# Temperature         : 125
#
********** Clock clock Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 4
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): value_reg_3_/CK 89.1(ps)
Min trig. edge delay at sink(R): value_reg_3_/CK 89.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 89.1~89.1(ps)          0~10000(ps)         
Fall Phase Delay               : 115.6~115.6(ps)        0~10000(ps)         
Trig. Edge Skew                : 0(ps)                  300(ps)             
Rise Skew                      : 0(ps)                  
Fall Skew                      : 0(ps)                  
Max. Rise Buffer Tran.         : 41.3(ps)               400(ps)             
Max. Fall Buffer Tran.         : 26.8(ps)               400(ps)             
Max. Rise Sink Tran.           : 29.8(ps)               400(ps)             
Max. Fall Sink Tran.           : 13.5(ps)               400(ps)             
Min. Rise Buffer Tran.         : 41.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 26.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 29.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 13.5(ps)               0(ps)               


Generating Clock Analysis Report clock.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:00.1, real=0:00:00.0, mem=264.9M) ***
Redoing specifyClockTree ...
Checking spec file integrity...
*** Starting trialRoute (mem=264.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (180180 180080)
coreBox:    (80180 80080) (100180 100080)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.9 metal3 tracks

Phase 1a route (0:00:00.0 266.2M):
Est net length = 4.592e+02um = 1.481e+02H + 3.111e+02V
Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 267.4M):
Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 267.4M):
Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 267.4M):
Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 268.1M):
Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.04%
  7:	0	 0.00%	2	 0.07%
  8:	0	 0.00%	3	 0.11%
  9:	0	 0.00%	2	 0.07%
 10:	0	 0.00%	7	 0.26%
 11:	0	 0.00%	34	 1.26%
 12:	1	 0.04%	113	 4.20%
 13:	231	 8.59%	103	 3.83%
 14:	708	26.34%	87	 3.24%
 15:	186	 6.92%	53	 1.97%
 16:	110	 4.09%	155	 5.77%
 17:	118	 4.39%	0	 0.00%
 18:	520	19.35%	0	 0.00%
 19:	174	 6.47%	0	 0.00%
 20:	640	23.81%	2128	79.17%

Global route (cpu=0.0s real=0.0s 266.8M)
Phase 1l route (0:00:00.0 266.8M):


*** After '-updateRemainTrks' operation: 

Usage: (0.3%H 0.5%V) = (1.983e+02um 5.009e+02um) = (156 330)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.04%
  6:	0	 0.00%	2	 0.07%
  7:	0	 0.00%	1	 0.04%
  8:	0	 0.00%	2	 0.07%
  9:	0	 0.00%	1	 0.04%
 10:	2	 0.07%	8	 0.30%
 11:	0	 0.00%	34	 1.26%
 12:	1	 0.04%	118	 4.39%
 13:	231	 8.59%	102	 3.79%
 14:	709	26.38%	84	 3.12%
 15:	186	 6.92%	52	 1.93%
 16:	107	 3.98%	155	 5.77%
 17:	118	 4.39%	0	 0.00%
 18:	520	19.35%	0	 0.00%
 19:	174	 6.47%	0	 0.00%
 20:	640	23.81%	2128	79.17%



*** Completed Phase 1 route (0:00:00.0 264.9M) ***


Total length: 4.925e+02um, number of vias: 176
M1(H) length: 8.980e+00um, number of vias: 90
M2(V) length: 2.755e+02um, number of vias: 71
M3(H) length: 1.492e+02um, number of vias: 15
M4(V) length: 5.887e+01um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 264.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=264.9M) ***
Peak Memory Usage was 270.8M 
*** Finished trialRoute (cpu=0:00:00.0 mem=264.9M) ***

Extraction called for design 'counter' of instances=26 and nets=38 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design counter.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 264.898M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 273.4M)
Number of Loop : 0
Start delay calculation (mem=273.418M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=273.547M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 273.5M) ***
*** Starting insertRepeater (273.5M)
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
**WARN: (ENCOPT-3127):	Default driving strength is not specified. Minimum of all buffer 
			driving strengths will be considered as the default driving strength.

buffer		max len (um)		max cap (pF)
BUF_X16		815.000000		0.204800

INV_X32		1630.000000		0.409600

CLKBUF_X3		152.000000		0.038400

CLKBUF_X2		101.000000		0.025600

CLKBUF_X1		50.000000		0.012800

BUF_X8		407.000000		0.102400

BUF_X4		203.000000		0.051200

BUF_X2		101.000000		0.025600

BUF_X1		50.000000		0.012800

INV_X16		815.000000		0.204800

INV_X8		407.000000		0.102400

INV_X4		203.000000		0.051200

INV_X2		101.000000		0.025600

INV_X1		50.000000		0.012800

BUF_X32		1630.000000		0.409600

*info: rulefile "repeater.rule" 15 candidate cells
Starting fixing design rules ... (0:00:00.0 273.6M)
**WARN: (ENCOPT-6068):	The -minLenFix value of 0.95 is very high and repeater insertion may fail on some nets. Consider reducing the value to below 0.75.

Done fixing design rule (0:00:00.0 273.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.420330
*** Completed insertRepeater (0:00:00.0 273.6M)

*info: Setting hold target slack to 0.150
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 273.6M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.1499
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.150
*** CTE mode ***
*** Starting trialRoute (mem=273.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=273.6M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.812  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.033%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 273.6M **
*** Starting optimizing excluded clock nets MEM= 273.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 273.6M) ***
*** Starting optimizing excluded clock nets MEM= 273.6M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 273.6M) ***
************ Recovering area ***************
Info: 3 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 42.033% **

*** starting 1-st reclaim pass: 20 instances 
*** starting 2-nd reclaim pass: 20 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 42.033% **
*** Finished Area Reclaim (0:00:00.0) ***
density before resizing = 42.033%
density after resizing = 42.033%
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=273.7M  mem(used)=0.0M***
*** Starting trialRoute (mem=273.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (180180 180080)
coreBox:    (80180 80080) (100180 100080)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.9 metal3 tracks

Phase 1a route (0:00:00.0 274.9M):
Est net length = 4.592e+02um = 1.481e+02H + 3.111e+02V
Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 276.2M):
Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 276.2M):
Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 276.2M):
Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 276.8M):
Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.3%H 0.5%V) = (1.793e+02um 4.731e+02um) = (139 314)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  6:	0	 0.00%	1	 0.04%
  7:	0	 0.00%	2	 0.07%
  8:	0	 0.00%	3	 0.11%
  9:	0	 0.00%	2	 0.07%
 10:	0	 0.00%	7	 0.26%
 11:	0	 0.00%	34	 1.26%
 12:	1	 0.04%	113	 4.20%
 13:	231	 8.59%	103	 3.83%
 14:	708	26.34%	87	 3.24%
 15:	186	 6.92%	53	 1.97%
 16:	110	 4.09%	155	 5.77%
 17:	118	 4.39%	0	 0.00%
 18:	520	19.35%	0	 0.00%
 19:	174	 6.47%	0	 0.00%
 20:	640	23.81%	2128	79.17%

Global route (cpu=0.0s real=0.0s 275.6M)
Phase 1l route (0:00:00.0 275.6M):


*** After '-updateRemainTrks' operation: 

Usage: (0.3%H 0.5%V) = (1.983e+02um 5.009e+02um) = (156 330)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.04%
  6:	0	 0.00%	2	 0.07%
  7:	0	 0.00%	1	 0.04%
  8:	0	 0.00%	2	 0.07%
  9:	0	 0.00%	1	 0.04%
 10:	2	 0.07%	8	 0.30%
 11:	0	 0.00%	34	 1.26%
 12:	1	 0.04%	118	 4.39%
 13:	231	 8.59%	102	 3.79%
 14:	709	26.38%	84	 3.12%
 15:	186	 6.92%	52	 1.93%
 16:	107	 3.98%	155	 5.77%
 17:	118	 4.39%	0	 0.00%
 18:	520	19.35%	0	 0.00%
 19:	174	 6.47%	0	 0.00%
 20:	640	23.81%	2128	79.17%



*** Completed Phase 1 route (0:00:00.0 273.7M) ***


Total length: 4.925e+02um, number of vias: 176
M1(H) length: 8.980e+00um, number of vias: 90
M2(V) length: 2.755e+02um, number of vias: 71
M3(H) length: 1.492e+02um, number of vias: 15
M4(V) length: 5.887e+01um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 273.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=273.7M) ***
Peak Memory Usage was 279.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=273.7M) ***

Extraction called for design 'counter' of instances=26 and nets=38 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design counter.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 265.008M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 273.5M)
Number of Loop : 0
Start delay calculation (mem=273.527M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=273.656M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 273.7M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=273.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.812  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.033%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 273.7M **

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=273.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.812  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.033%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 273.7M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 273.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  7.812  |  7.812  |  8.541  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|    4    |    4    |    4    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.033%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 273.7M **
*** Finished optDesign ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 273.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.1499
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.150
*** CTE mode ***
*** Starting trialRoute (mem=273.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=273.7M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:13.9, mem=265.0M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 273.5M)
Number of Loop : 0
Start delay calculation (mem=273.527M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=273.656M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 273.7M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.150 ns
 Worst Slack : -0.152 ns 
 TNS         : -0.565 ns 
 Viol paths  : 4 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:13.9, mem=273.9M)
Setting analysis mode to setup ...
Info: 3 clock nets excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
    7.812 ns      7.812 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 7.812 ns 
 reg2reg WS  : 7.812 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : 7.812 ns 
 Viol paths  : 0 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:13.9, mem=273.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.812  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    4    |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):| -0.002  |
|           TNS (ns):| -0.004  |
|    Violating Paths:|    2    |
|          All Paths:|    4    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 42.033%
------------------------------------------------------------
Info: 3 clock nets excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:00:14.0, mem=273.9M)
Density before buffering = 0.420 (fixHold)
*info:
*Info: The following delay and buffer cells will be used for hold fixing
*Info:    cell  igArea   setupDelay f/r(inTran f/r, load)    holdDelay (inTran f/r, load)
*Info:                     nanoSecond  ( nanoSecond  PF )    nanoSecond (nanoSecond  PF )
*Info:   BUF_X16    6.0   0.464/0.308 (0.075/0.075, 0.051)   0.104/0.087 (0.075/0.075, 0.051)
*Info:   BUF_X32    9.0   0.739/0.403 (0.075/0.075, 0.102)   0.144/0.122 (0.075/0.075, 0.102)
*Info: 
*Info:   CLKBUF_X1    3.0   0.192/0.238 (0.075/0.075, 0.003)   0.058/0.045 (0.075/0.075, 0.003)
*Info:   BUF_X1    3.0   0.190/0.238 (0.075/0.075, 0.003)   0.057/0.045 (0.075/0.075, 0.003)
*Info:   CLKBUF_X2    3.0   0.200/0.227 (0.075/0.075, 0.006)   0.059/0.046 (0.075/0.075, 0.006)
*Info:   BUF_X2    3.0   0.201/0.227 (0.075/0.075, 0.006)   0.059/0.046 (0.075/0.075, 0.006)
*Info:   CLKBUF_X3    3.0   0.218/0.229 (0.075/0.075, 0.010)   0.062/0.049 (0.075/0.075, 0.010)
*Info:   BUF_X4    3.0   0.236/0.234 (0.075/0.075, 0.013)   0.066/0.052 (0.075/0.075, 0.013)
*Info:   BUF_X8    4.0   0.314/0.259 (0.075/0.075, 0.026)   0.080/0.065 (0.075/0.075, 0.026)
Worst hold path end point: U9/A2 net latch
Iter 0: Hold WNS: -0.152 Hold TNS: -0.565 #Viol Endpoints: 4 CPU: 0:00:00.4
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 87 Moves Generated: 6 Moves Failed: 0 Moves Committed: 6
Worst hold path end point: U29/A1 net in[1]
Iter 1: Hold WNS: -0.102 Hold TNS: -0.359 #Viol Endpoints: 4 CPU: 0:00:00.4
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 70 Moves Generated: 4 Moves Failed: 0 Moves Committed: 4
Worst hold path end point: U29/A1 net in[1]
Iter 2: Hold WNS: -0.027 Hold TNS: -0.066 #Viol Endpoints: 3 CPU: 0:00:00.4
*info: Moves Generated: 0 Moves Failed: 0
*info: Active Nodes: 30 Moves Generated: 3 Moves Failed: 0 Moves Committed: 3
Worst hold path end point: U29/A1 net in[1]
Iter 3: Hold WNS: -0.004 Hold TNS: -0.006 #Viol Endpoints: 2 CPU: 0:00:00.4
*info: Moves Generated: 1 Moves Failed: 0
*info: Active Nodes: 24 Moves Generated: 2 Moves Failed: 0 Moves Committed: 2
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.009 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: value_reg_2_/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase I 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 5.818 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:value_reg_1_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.009 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: value_reg_2_/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Phase II 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 5.818 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:value_reg_1_/D 
--------------------------------------------------- 
--------------------------------------------------- 
   Hold Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_hold 
	WNS: 0.009 
	TNS: 0.000 
	VP: 0 
	Worst hold path end point: value_reg_2_/D 
--------------------------------------------------- 
   Setup Timing Summary (with Target-Slack) - Before NR 
--------------------------------------------------- 
View: default_view_setup 
	WNS: 5.818 
	TNS: 0.000 
	VP: 0 
	Worst setup path end point:value_reg_1_/D 
--------------------------------------------------- 
Density after buffering = 0.692 (fixHold)
*info:
*info: Commit Summary: 
*info: Selected 15 nets for commit
*info: Added a total of 15 cells to fix/reduce hold violation
*info:
*info:            6 cells of type 'CLKBUF_X1' used
*info:            9 cells of type 'BUF_X32' used
---------------------------------------------------
   Hold Timing Violated Nets Summary
---------------------------------------------------
*info: Total 0 net(s) have violated hold timing slacks.
---------------------------------------------------
*info:
*** Finished hold time fix (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:00:14.1, mem=274.2M) ***
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=274.2M  mem(used)=0.0M***
Ripped up 0 affected routes.
Total net length = 5.208e+02 (1.678e+02 3.530e+02) (ext = 3.400e+02)
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
*** Starting trialRoute (mem=274.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 3 nets with 1 extra space.
routingBox: (0 0) (180180 180080)
coreBox:    (80180 80080) (100180 100080)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 0.9 metal3 tracks

Phase 1a route (0:00:00.0 275.5M):
Est net length = 5.037e+02um = 1.562e+02H + 3.475e+02V
Usage: (0.3%H 0.6%V) = (1.956e+02um 5.389e+02um) = (155 361)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 276.7M):
Usage: (0.3%H 0.6%V) = (1.956e+02um 5.389e+02um) = (155 361)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 276.7M):
Usage: (0.3%H 0.6%V) = (1.956e+02um 5.389e+02um) = (155 361)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 276.7M):
Usage: (0.3%H 0.6%V) = (1.956e+02um 5.389e+02um) = (155 361)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 277.4M):
Usage: (0.3%H 0.6%V) = (1.956e+02um 5.389e+02um) = (155 361)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (0.3%H 0.6%V) = (1.956e+02um 5.389e+02um) = (155 361)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	1	 0.04%
  6:	0	 0.00%	2	 0.07%
  7:	0	 0.00%	4	 0.15%
  8:	0	 0.00%	3	 0.11%
  9:	0	 0.00%	2	 0.07%
 10:	0	 0.00%	8	 0.30%
 11:	0	 0.00%	34	 1.26%
 12:	1	 0.04%	115	 4.28%
 13:	229	 8.52%	104	 3.87%
 14:	711	26.45%	81	 3.01%
 15:	185	 6.88%	55	 2.05%
 16:	118	 4.39%	151	 5.62%
 17:	119	 4.43%	0	 0.00%
 18:	511	19.01%	0	 0.00%
 19:	174	 6.47%	0	 0.00%
 20:	640	23.81%	2128	79.17%

Global route (cpu=0.0s real=0.0s 276.1M)
Phase 1l route (0:00:00.0 276.1M):


*** After '-updateRemainTrks' operation: 

Usage: (0.4%H 0.6%V) = (2.221e+02um 5.793e+02um) = (179 386)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	0	 0.00%	1	 0.04%
  4:	0	 0.00%	2	 0.07%
  6:	0	 0.00%	3	 0.11%
  7:	0	 0.00%	2	 0.07%
  8:	0	 0.00%	3	 0.11%
  9:	0	 0.00%	1	 0.04%
 10:	2	 0.07%	9	 0.33%
 11:	0	 0.00%	36	 1.34%
 12:	2	 0.07%	117	 4.35%
 13:	231	 8.59%	101	 3.76%
 14:	708	26.34%	80	 2.98%
 15:	188	 6.99%	54	 2.01%
 16:	115	 4.28%	151	 5.62%
 17:	117	 4.35%	0	 0.00%
 18:	511	19.01%	0	 0.00%
 19:	174	 6.47%	0	 0.00%
 20:	640	23.81%	2128	79.17%



*** Completed Phase 1 route (0:00:00.0 274.2M) ***


Total length: 5.459e+02um, number of vias: 236
M1(H) length: 1.350e+01um, number of vias: 120
M2(V) length: 2.697e+02um, number of vias: 87
M3(H) length: 1.537e+02um, number of vias: 21
M4(V) length: 6.531e+01um, number of vias: 4
M5(H) length: 1.120e+00um, number of vias: 4
M6(V) length: 4.256e+01um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 274.2M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=274.2M) ***
Peak Memory Usage was 280.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=274.2M) ***

Extraction called for design 'counter' of instances=41 and nets=53 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design counter.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 265.570M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 274.1M)
Number of Loop : 0
Start delay calculation (mem=274.090M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via4_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via5_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=274.090M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 274.1M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 274.1M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 274.1M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  5.996  |  5.996  |  6.667  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|    4    |    4    |    4    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.168  |  0.188  |  0.168  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|    4    |    4    |    4    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.231%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 265.6M **
*** Finished optDesign ***
Redoing specifyClockTree ...
Checking spec file integrity...
Writing Netlist "./counter_cts.enc.dat/counter.v.gz" ...
**WARN: (ENCSYC-6105):	Option '-pt' is obsolete. The option is ignored in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option.
**WARN: (ENCSYC-6108):	Option '-filePrefix' is obsolete. This option still works in this release, but to avoid this warning, and to ensure compatibility with future releases, donot use this option. Use '<filename>' option instead.
Saving clock tree spec file './counter_cts.enc.dat/counter.ctstch' ...
Saving configuration ...
Saving preference file ./counter_cts.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:01.0 mem=265.6M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=265.6M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
run_cts.tcl completed successfully (elapsed time: 0h 0m 9s actual)

*** Memory Usage v0.159.2.6.2.1 (Current mem = 265.582M, initial mem = 46.473M) ***
--- Ending "Encounter" (totcpu=0:00:14.4, real=0:00:16.0, mem=265.6M) ---
