INFO: [VRFC 10-2263] Analyzing Verilog file "C:/M.TECH IITP/project_1/project_1.srcs/sources_1/new/cond_op_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_op_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/M.TECH IITP/project_1/project_1.srcs/sim_1/new/cond_mux_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cond_mux_test
