<!DOCTYPE html>
<html class="client-nojs vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-0 vector-feature-client-preferences-disabled vector-feature-client-prefs-pinned-disabled vector-feature-night-mode-disabled skin-theme-clientpref-day vector-toc-available" lang="en" dir="ltr">
<head>
<meta charset="UTF-8">
<title>Central processing unit - Wikipedia</title>
<script>(function(){var className="client-js vector-feature-language-in-header-enabled vector-feature-language-in-main-page-header-disabled vector-feature-sticky-header-disabled vector-feature-page-tools-pinned-disabled vector-feature-toc-pinned-clientpref-1 vector-feature-main-menu-pinned-disabled vector-feature-limited-width-clientpref-1 vector-feature-limited-width-content-enabled vector-feature-custom-font-size-clientpref-0 vector-feature-client-preferences-disabled vector-feature-client-prefs-pinned-disabled vector-feature-night-mode-disabled skin-theme-clientpref-day vector-toc-available";var cookie=document.cookie.match(/(?:^|; )enwikimwclientpreferences=([^;]+)/);if(cookie){cookie[1].split('%2C').forEach(function(pref){className=className.replace(new RegExp('(^| )'+pref.replace(/-clientpref-\w+$|[^\w-]+/g,'')+'-clientpref-\\w+( |$)'),'$1'+pref+'$2');});}document.documentElement.className=className;}());RLCONF={"wgBreakFrames":false,"wgSeparatorTransformTable":["",""],
"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"45417519-ae68-4820-a6b8-8540224ec85a","wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Central_processing_unit","wgTitle":"Central processing unit","wgCurRevisionId":1219792325,"wgRevisionId":1219792325,"wgArticleId":5218,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["CS1: long volume value","All pages needing factual verification","Wikipedia articles needing factual verification from August 2019","CS1 Vietnamese-language sources (vi)","Articles with short description","Short description is different from Wikidata","All articles with vague or ambiguous time","Vague or ambiguous time from September 2016","Commons category link is on Wikidata","Central processing unit",
"Digital electronics","Electronic design","Electronic design automation"],"wgPageViewLanguage":"en","wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"Central_processing_unit","wgRelevantArticleId":5218,"wgIsProbablyEditable":true,"wgRelevantPageIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"Central_processor","wgNoticeProject":"wikipedia","wgFlaggedRevsParams":{"tags":{"status":{"levels":1}}},"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgPopupsFlags":6,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":true,"watchlist":true,"tagline":false,"nearby":true},"wgWMESchemaEditAttemptStepOversample":false,"wgWMEPageLength":100000,"wgULSCurrentAutonym":"English","wgInternalRedirectTargetUrl":"/wiki/Central_processing_unit","wgCentralAuthMobileDomain":false,"wgEditSubmitButtonLabelPublish":true,"wgULSPosition":
"interlanguage","wgULSisCompactLinksEnabled":false,"wgVector2022LanguageInHeader":true,"wgULSisLanguageSelectorEmpty":false,"wgWikibaseItemId":"Q5300","wgCheckUserClientHintsHeadersJsApi":["architecture","bitness","brands","fullVersionList","mobile","model","platform","platformVersion"],"GEHomepageSuggestedEditsEnableTopics":true,"wgGETopicsMatchModeEnabled":false,"wgGEStructuredTaskRejectionReasonTextInputEnabled":false,"wgGELevelingUpEnabledForUser":false};RLSTATE={"skins.vector.user.styles":"ready","ext.globalCssJs.user.styles":"ready","site.styles":"ready","user.styles":"ready","skins.vector.user":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","skins.vector.search.codex.styles":"ready","skins.vector.styles":"ready","skins.vector.icons":"ready","jquery.makeCollapsible.styles":"ready","ext.wikimediamessages.styles":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready",
"wikibase.client.init":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["mediawiki.action.view.redirect","ext.cite.ux-enhancements","mediawiki.page.media","site","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc","skins.vector.js","ext.centralNotice.geoIP","ext.centralNotice.startUp","ext.gadget.ReferenceTooltips","ext.gadget.switcher","ext.urlShortener.toolbar","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.echo.centralauth","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.cx.uls.quick.actions","wikibase.client.vector-2022","ext.checkUser.clientHints","ext.growthExperiments.SuggestedEditSession"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.impl(function(){return["user.options@12s5i",function($,jQuery,require,module){mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
}];});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cext.wikimediamessages.styles%7Cjquery.makeCollapsible.styles%7Cskins.vector.icons%2Cstyles%7Cskins.vector.search.codex.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector-2022">
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector-2022"></script>
<meta name="ResourceLoaderDynamicStyles" content="">
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector-2022">
<meta name="generator" content="MediaWiki 1.43.0-wmf.1">
<meta name="referrer" content="origin">
<meta name="referrer" content="origin-when-cross-origin">
<meta name="robots" content="max-image-preview:standard">
<meta name="format-detection" content="telephone=no">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/1/12/Intel_i9-14900K.webp/600px-Intel_i9-14900K.webp.png">
<meta property="og:image:width" content="1200">
<meta property="og:image:height" content="1150">
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/1/12/Intel_i9-14900K.webp/600px-Intel_i9-14900K.webp.png">
<meta property="og:image:width" content="800">
<meta property="og:image:height" content="767">
<meta property="og:image:width" content="640">
<meta property="og:image:height" content="613">
<meta name="viewport" content="width=1000">
<meta property="og:title" content="Central processing unit - Wikipedia">
<meta property="og:type" content="website">
<link rel="preconnect" href="//upload.wikimedia.org">
<link rel="alternate" media="only screen and (max-width: 720px)" href="//en.m.wikipedia.org/wiki/Central_processing_unit">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=Central_processing_unit&amp;action=edit">
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png">
<link rel="icon" href="/static/favicon/wikipedia.ico">
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)">
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd">
<link rel="canonical" href="https://en.wikipedia.org/wiki/Central_processing_unit">
<link rel="license" href="https://creativecommons.org/licenses/by-sa/4.0/deed.en">
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom">
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<link rel="dns-prefetch" href="//login.wikimedia.org">
</head>
<body class="skin-vector skin-vector-search-vue mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-Central_processing_unit rootpage-Central_processing_unit skin-vector-2022 action-view"><a class="mw-jump-link" href="#bodyContent">Jump to content</a>
<div class="vector-header-container">
	<header class="vector-header mw-header">
		<div class="vector-header-start">
			<nav class="vector-main-menu-landmark" aria-label="Site" role="navigation">
				
<div id="vector-main-menu-dropdown" class="vector-dropdown vector-main-menu-dropdown vector-button-flush-left vector-button-flush-right"  >
	<input type="checkbox" id="vector-main-menu-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-main-menu-dropdown" class="vector-dropdown-checkbox "  aria-label="Main menu"  >
	<label id="vector-main-menu-dropdown-label" for="vector-main-menu-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-menu mw-ui-icon-wikimedia-menu"></span>

<span class="vector-dropdown-label-text">Main menu</span>
	</label>
	<div class="vector-dropdown-content">


				<div id="vector-main-menu-unpinned-container" class="vector-unpinned-container">
		
<div id="vector-main-menu" class="vector-main-menu vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-main-menu-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="main-menu-pinned"
	data-pinnable-element-id="vector-main-menu"
	data-pinned-container-id="vector-main-menu-pinned-container"
	data-unpinned-container-id="vector-main-menu-unpinned-container"
>
	<div class="vector-pinnable-header-label">Main menu</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-main-menu.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-main-menu.unpin">hide</button>
</div>

	
<div id="p-navigation" class="vector-menu mw-portlet mw-portlet-navigation"  >
	<div class="vector-menu-heading">
		Navigation
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-mainpage-description" class="mw-list-item"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z"><span>Main page</span></a></li><li id="n-contents" class="mw-list-item"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia"><span>Contents</span></a></li><li id="n-currentevents" class="mw-list-item"><a href="/wiki/Portal:Current_events" title="Articles related to current events"><span>Current events</span></a></li><li id="n-randompage" class="mw-list-item"><a href="/wiki/Special:Random" title="Visit a randomly selected article [x]" accesskey="x"><span>Random article</span></a></li><li id="n-aboutsite" class="mw-list-item"><a href="/wiki/Wikipedia:About" title="Learn about Wikipedia and how it works"><span>About Wikipedia</span></a></li><li id="n-contactpage" class="mw-list-item"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia"><span>Contact us</span></a></li><li id="n-sitesupport" class="mw-list-item"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us by donating to the Wikimedia Foundation"><span>Donate</span></a></li>
		</ul>
		
	</div>
</div>

	
	
<div id="p-interaction" class="vector-menu mw-portlet mw-portlet-interaction"  >
	<div class="vector-menu-heading">
		Contribute
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="n-help" class="mw-list-item"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia"><span>Help</span></a></li><li id="n-introduction" class="mw-list-item"><a href="/wiki/Help:Introduction" title="Learn how to edit Wikipedia"><span>Learn to edit</span></a></li><li id="n-portal" class="mw-list-item"><a href="/wiki/Wikipedia:Community_portal" title="The hub for editors"><span>Community portal</span></a></li><li id="n-recentchanges" class="mw-list-item"><a href="/wiki/Special:RecentChanges" title="A list of recent changes to Wikipedia [r]" accesskey="r"><span>Recent changes</span></a></li><li id="n-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_upload_wizard" title="Add images or other media for use on Wikipedia"><span>Upload file</span></a></li>
		</ul>
		
	</div>
</div>

</div>

				</div>

	</div>
</div>

		</nav>
			
<a href="/wiki/Main_Page" class="mw-logo">
	<img class="mw-logo-icon" src="/static/images/icons/wikipedia.png" alt="" aria-hidden="true" height="50" width="50">
	<span class="mw-logo-container">
		<img class="mw-logo-wordmark" alt="Wikipedia" src="/static/images/mobile/copyright/wikipedia-wordmark-en.svg" style="width: 7.5em; height: 1.125em;">
		<img class="mw-logo-tagline" alt="The Free Encyclopedia" src="/static/images/mobile/copyright/wikipedia-tagline-en.svg" width="117" height="13" style="width: 7.3125em; height: 0.8125em;">
	</span>
</a>

		</div>
		<div class="vector-header-end">
			
<div id="p-search" role="search" class="vector-search-box-vue  vector-search-box-collapses vector-search-box-show-thumbnail vector-search-box-auto-expand-width vector-search-box">
	<a href="/wiki/Special:Search" class="cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only search-toggle" id="" title="Search Wikipedia [f]" accesskey="f"><span class="vector-icon mw-ui-icon-search mw-ui-icon-wikimedia-search"></span>

<span>Search</span>
	</a>
	<div class="vector-typeahead-search-container">
		<div class="cdx-typeahead-search cdx-typeahead-search--show-thumbnail cdx-typeahead-search--auto-expand-width">
			<form action="/w/index.php" id="searchform" class="cdx-search-input cdx-search-input--has-end-button">
				<div id="simpleSearch" class="cdx-search-input__input-wrapper"  data-search-loc="header-moved">
					<div class="cdx-text-input cdx-text-input--has-start-icon">
						<input
							class="cdx-text-input__input"
							 type="search" name="search" placeholder="Search Wikipedia" aria-label="Search Wikipedia" autocapitalize="sentences" title="Search Wikipedia [f]" accesskey="f" id="searchInput"
							>
						<span class="cdx-text-input__icon cdx-text-input__start-icon"></span>
					</div>
					<input type="hidden" name="title" value="Special:Search">
				</div>
				<button class="cdx-button cdx-search-input__end-button">Search</button>
			</form>
		</div>
	</div>
</div>

			<nav class="vector-user-links vector-user-links-wide" aria-label="Personal tools" role="navigation" >
	<div class="vector-user-links-main">
	
<div id="p-vector-user-menu-preferences" class="vector-menu mw-portlet emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	
<div id="p-vector-user-menu-userpage" class="vector-menu mw-portlet emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	<nav class="vector-client-prefs-landmark" aria-label="Appearance">
		
		
	</nav>
	
<div id="p-vector-user-menu-notifications" class="vector-menu mw-portlet emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

	
<div id="p-vector-user-menu-overflow" class="vector-menu mw-portlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			<li id="pt-createaccount-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:CreateAccount&amp;returnto=Central+processing+unit" title="You are encouraged to create an account and log in; however, it is not mandatory" class=""><span>Create account</span></a>
</li>
<li id="pt-login-2" class="user-links-collapsible-item mw-list-item user-links-collapsible-item"><a data-mw="interface" href="/w/index.php?title=Special:UserLogin&amp;returnto=Central+processing+unit" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o" class=""><span>Log in</span></a>
</li>

			
		</ul>
		
	</div>
</div>

	</div>
	
<div id="vector-user-links-dropdown" class="vector-dropdown vector-user-menu vector-button-flush-right vector-user-menu-logged-out"  title="Log in and more options" >
	<input type="checkbox" id="vector-user-links-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-user-links-dropdown" class="vector-dropdown-checkbox "  aria-label="Personal tools"  >
	<label id="vector-user-links-dropdown-label" for="vector-user-links-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-ellipsis mw-ui-icon-wikimedia-ellipsis"></span>

<span class="vector-dropdown-label-text">Personal tools</span>
	</label>
	<div class="vector-dropdown-content">


		
<div id="p-personal" class="vector-menu mw-portlet mw-portlet-personal user-links-collapsible-item"  title="User menu" >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-createaccount" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=Central+processing+unit" title="You are encouraged to create an account and log in; however, it is not mandatory"><span class="vector-icon mw-ui-icon-userAdd mw-ui-icon-wikimedia-userAdd"></span> <span>Create account</span></a></li><li id="pt-login" class="user-links-collapsible-item mw-list-item"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=Central+processing+unit" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o"><span class="vector-icon mw-ui-icon-logIn mw-ui-icon-wikimedia-logIn"></span> <span>Log in</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-user-menu-anon-editor" class="vector-menu mw-portlet mw-portlet-user-menu-anon-editor"  >
	<div class="vector-menu-heading">
		Pages for logged out editors <a href="/wiki/Help:Introduction" aria-label="Learn more about editing"><span>learn more</span></a>
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="pt-anoncontribs" class="mw-list-item"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y"><span>Contributions</span></a></li><li id="pt-anontalk" class="mw-list-item"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

	
	</div>
</div>

</nav>

		</div>
	</header>
</div>
<div class="mw-page-container">
	<div class="mw-page-container-inner">
		<div class="vector-sitenotice-container">
			<div id="siteNotice"><!-- CentralNotice --></div>
		</div>
		<div class="vector-column-start">
			<div class="vector-main-menu-container">
		<div id="mw-navigation">
			<nav id="mw-panel" class="vector-main-menu-landmark" aria-label="Site" role="navigation">
				<div id="vector-main-menu-pinned-container" class="vector-pinned-container">
				
				</div>
		</nav>
		</div>
	</div>
	<div class="vector-sticky-pinned-container">
				<nav id="mw-panel-toc" role="navigation" aria-label="Contents" data-event-name="ui.sidebar-toc" class="mw-table-of-contents-container vector-toc-landmark">
					<div id="vector-toc-pinned-container" class="vector-pinned-container">
					<div id="vector-toc" class="vector-toc vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-toc-pinnable-header vector-pinnable-header-pinned"
	data-feature-name="toc-pinned"
	data-pinnable-element-id="vector-toc"
	
	
>
	<h2 class="vector-pinnable-header-label">Contents</h2>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-toc.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-toc.unpin">hide</button>
</div>


	<ul class="vector-toc-contents" id="mw-panel-toc-list">
		<li id="toc-mw-content-text"
			class="vector-toc-list-item vector-toc-level-1">
			<a href="#" class="vector-toc-link">
				<div class="vector-toc-text">(Top)</div>
			</a>
		</li>
		<li id="toc-History"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#History">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">1</span>History</div>
		</a>
		
			<button aria-controls="toc-History-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle History subsection</span>
			</button>
		
		<ul id="toc-History-sublist" class="vector-toc-list">
			<li id="toc-Transistor_CPUs"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Transistor_CPUs">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.1</span>Transistor CPUs</div>
			</a>
			
			<ul id="toc-Transistor_CPUs-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Small-scale_integration_CPUs"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Small-scale_integration_CPUs">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.2</span>Small-scale integration CPUs</div>
			</a>
			
			<ul id="toc-Small-scale_integration_CPUs-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Large-scale_integration_CPUs"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Large-scale_integration_CPUs">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.3</span>Large-scale integration CPUs</div>
			</a>
			
			<ul id="toc-Large-scale_integration_CPUs-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Microprocessors"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Microprocessors">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">1.4</span>Microprocessors</div>
			</a>
			
			<ul id="toc-Microprocessors-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Operation"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Operation">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">2</span>Operation</div>
		</a>
		
			<button aria-controls="toc-Operation-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Operation subsection</span>
			</button>
		
		<ul id="toc-Operation-sublist" class="vector-toc-list">
			<li id="toc-Fetch"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Fetch">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.1</span>Fetch</div>
			</a>
			
			<ul id="toc-Fetch-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Decode"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Decode">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.2</span>Decode</div>
			</a>
			
			<ul id="toc-Decode-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Execute"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Execute">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">2.3</span>Execute</div>
			</a>
			
			<ul id="toc-Execute-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Structure_and_implementation"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Structure_and_implementation">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">3</span>Structure and implementation</div>
		</a>
		
			<button aria-controls="toc-Structure_and_implementation-sublist" class="cdx-button cdx-button--weight-quiet cdx-button--icon-only vector-toc-toggle">
				<span class="vector-icon vector-icon--x-small mw-ui-icon-wikimedia-expand"></span>
				<span>Toggle Structure and implementation subsection</span>
			</button>
		
		<ul id="toc-Structure_and_implementation-sublist" class="vector-toc-list">
			<li id="toc-Control_unit"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Control_unit">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.1</span>Control unit</div>
			</a>
			
			<ul id="toc-Control_unit-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Arithmetic_logic_unit"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Arithmetic_logic_unit">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.2</span>Arithmetic logic unit</div>
			</a>
			
			<ul id="toc-Arithmetic_logic_unit-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Address_generation_unit"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Address_generation_unit">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.3</span>Address generation unit</div>
			</a>
			
			<ul id="toc-Address_generation_unit-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Memory_management_unit_(MMU)"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Memory_management_unit_(MMU)">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.4</span>Memory management unit (MMU)</div>
			</a>
			
			<ul id="toc-Memory_management_unit_(MMU)-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Cache"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Cache">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.5</span>Cache</div>
			</a>
			
			<ul id="toc-Cache-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Clock_rate"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Clock_rate">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.6</span>Clock rate</div>
			</a>
			
			<ul id="toc-Clock_rate-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Clockless_CPUs"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Clockless_CPUs">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.7</span>Clockless CPUs</div>
			</a>
			
			<ul id="toc-Clockless_CPUs-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Voltage_regulator_module"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Voltage_regulator_module">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.8</span>Voltage regulator module</div>
			</a>
			
			<ul id="toc-Voltage_regulator_module-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Integer_range"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Integer_range">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.9</span>Integer range</div>
			</a>
			
			<ul id="toc-Integer_range-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Parallelism"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Parallelism">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.10</span>Parallelism</div>
			</a>
			
			<ul id="toc-Parallelism-sublist" class="vector-toc-list">
				<li id="toc-Instruction-level_parallelism"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Instruction-level_parallelism">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.10.1</span>Instruction-level parallelism</div>
			</a>
			
			<ul id="toc-Instruction-level_parallelism-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Task-level_parallelism"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Task-level_parallelism">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.10.2</span>Task-level parallelism</div>
			</a>
			
			<ul id="toc-Task-level_parallelism-sublist" class="vector-toc-list">
			</ul>
		</li>
		<li id="toc-Data_parallelism"
			class="vector-toc-list-item vector-toc-level-3">
			<a class="vector-toc-link" href="#Data_parallelism">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.10.3</span>Data parallelism</div>
			</a>
			
			<ul id="toc-Data_parallelism-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
		</li>
		<li id="toc-Hardware_performance_counter"
			class="vector-toc-list-item vector-toc-level-2">
			<a class="vector-toc-link" href="#Hardware_performance_counter">
				<div class="vector-toc-text">
				<span class="vector-toc-numb">3.11</span>Hardware performance counter</div>
			</a>
			
			<ul id="toc-Hardware_performance_counter-sublist" class="vector-toc-list">
			</ul>
		</li>
	</ul>
	</li>
	<li id="toc-Privileged_modes"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Privileged_modes">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">4</span>Privileged modes</div>
		</a>
		
		<ul id="toc-Privileged_modes-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Performance"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Performance">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">5</span>Performance</div>
		</a>
		
		<ul id="toc-Performance-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-See_also"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#See_also">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">6</span>See also</div>
		</a>
		
		<ul id="toc-See_also-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-Notes"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#Notes">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">7</span>Notes</div>
		</a>
		
		<ul id="toc-Notes-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-References"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#References">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">8</span>References</div>
		</a>
		
		<ul id="toc-References-sublist" class="vector-toc-list">
		</ul>
	</li>
	<li id="toc-External_links"
		class="vector-toc-list-item vector-toc-level-1">
		<a class="vector-toc-link" href="#External_links">
			<div class="vector-toc-text">
			<span class="vector-toc-numb">9</span>External links</div>
		</a>
		
		<ul id="toc-External_links-sublist" class="vector-toc-list">
		</ul>
	</li>
</ul>
</div>

					</div>
		</nav>
			</div>
		</div>
		<div class="mw-content-container">
			<main id="content" class="mw-body" role="main">
				<header class="mw-body-header vector-page-titlebar">
					<nav role="navigation" aria-label="Contents" class="vector-toc-landmark">
						
<div id="vector-page-titlebar-toc" class="vector-dropdown vector-page-titlebar-toc vector-button-flush-left"  >
	<input type="checkbox" id="vector-page-titlebar-toc-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-titlebar-toc" class="vector-dropdown-checkbox "  aria-label="Toggle the table of contents"  >
	<label id="vector-page-titlebar-toc-label" for="vector-page-titlebar-toc-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--icon-only " aria-hidden="true"  ><span class="vector-icon mw-ui-icon-listBullet mw-ui-icon-wikimedia-listBullet"></span>

<span class="vector-dropdown-label-text">Toggle the table of contents</span>
	</label>
	<div class="vector-dropdown-content">


							<div id="vector-page-titlebar-toc-unpinned-container" class="vector-unpinned-container">
			</div>
		
	</div>
</div>

					</nav>
					<h1 id="firstHeading" class="firstHeading mw-first-heading"><span class="mw-page-title-main">Central processing unit</span></h1>
							
<div id="p-lang-btn" class="vector-dropdown mw-portlet mw-portlet-lang"  >
	<input type="checkbox" id="p-lang-btn-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-lang-btn" class="vector-dropdown-checkbox mw-interlanguage-selector" aria-label="Go to an article in another language. Available in 107 languages"   >
	<label id="p-lang-btn-label" for="p-lang-btn-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet cdx-button--action-progressive mw-portlet-lang-heading-107" aria-hidden="true"  ><span class="vector-icon mw-ui-icon-language-progressive mw-ui-icon-wikimedia-language-progressive"></span>

<span class="vector-dropdown-label-text">107 languages</span>
	</label>
	<div class="vector-dropdown-content">

		<div class="vector-menu-content">
			
			<ul class="vector-menu-content-list">
				
				<li class="interlanguage-link interwiki-af mw-list-item"><a href="https://af.wikipedia.org/wiki/Sentrale_verwerkingseenheid" title="Sentrale verwerkingseenheid – Afrikaans" lang="af" hreflang="af" class="interlanguage-link-target"><span>Afrikaans</span></a></li><li class="interlanguage-link interwiki-als mw-list-item"><a href="https://als.wikipedia.org/wiki/Central_Processing_Unit" title="Central Processing Unit – Alemannic" lang="gsw" hreflang="gsw" class="interlanguage-link-target"><span>Alemannisch</span></a></li><li class="interlanguage-link interwiki-ar mw-list-item"><a href="https://ar.wikipedia.org/wiki/%D9%88%D8%AD%D8%AF%D8%A9_%D9%85%D8%B9%D8%A7%D9%84%D8%AC%D8%A9_%D9%85%D8%B1%D9%83%D8%B2%D9%8A%D8%A9" title="وحدة معالجة مركزية – Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target"><span>العربية</span></a></li><li class="interlanguage-link interwiki-an mw-list-item"><a href="https://an.wikipedia.org/wiki/Unidat_central_de_procesamiento" title="Unidat central de procesamiento – Aragonese" lang="an" hreflang="an" class="interlanguage-link-target"><span>Aragonés</span></a></li><li class="interlanguage-link interwiki-hyw mw-list-item"><a href="https://hyw.wikipedia.org/wiki/%D5%84%D5%B7%D5%A1%D5%AF%D5%AB%D5%B9" title="Մշակիչ – Western Armenian" lang="hyw" hreflang="hyw" class="interlanguage-link-target"><span>Արեւմտահայերէն</span></a></li><li class="interlanguage-link interwiki-ast mw-list-item"><a href="https://ast.wikipedia.org/wiki/Unid%C3%A1_central_de_procesamientu" title="Unidá central de procesamientu – Asturian" lang="ast" hreflang="ast" class="interlanguage-link-target"><span>Asturianu</span></a></li><li class="interlanguage-link interwiki-az mw-list-item"><a href="https://az.wikipedia.org/wiki/M%C9%99rk%C9%99zi_prosessor" title="Mərkəzi prosessor – Azerbaijani" lang="az" hreflang="az" class="interlanguage-link-target"><span>Azərbaycanca</span></a></li><li class="interlanguage-link interwiki-azb mw-list-item"><a href="https://azb.wikipedia.org/wiki/%D9%85%D8%B1%DA%A9%D8%B2%DB%8C_%D8%A7%DB%8C%D8%B4%D9%84%D9%85%DA%86%DB%8C" title="مرکزی ایشلمچی – South Azerbaijani" lang="azb" hreflang="azb" class="interlanguage-link-target"><span>تۆرکجه</span></a></li><li class="interlanguage-link interwiki-bn mw-list-item"><a href="https://bn.wikipedia.org/wiki/%E0%A6%95%E0%A7%87%E0%A6%A8%E0%A7%8D%E0%A6%A6%E0%A7%8D%E0%A6%B0%E0%A7%80%E0%A6%AF%E0%A6%BC_%E0%A6%AA%E0%A7%8D%E0%A6%B0%E0%A6%95%E0%A7%8D%E0%A6%B0%E0%A6%BF%E0%A6%AF%E0%A6%BC%E0%A6%BE%E0%A6%9C%E0%A6%BE%E0%A6%A4%E0%A6%95%E0%A6%B0%E0%A6%A3_%E0%A6%87%E0%A6%89%E0%A6%A8%E0%A6%BF%E0%A6%9F" title="কেন্দ্রীয় প্রক্রিয়াজাতকরণ ইউনিট – Bangla" lang="bn" hreflang="bn" class="interlanguage-link-target"><span>বাংলা</span></a></li><li class="interlanguage-link interwiki-zh-min-nan mw-list-item"><a href="https://zh-min-nan.wikipedia.org/wiki/Tiong-iong_chh%C3%B9-l%C3%AD_tan-go%C3%A2n" title="Tiong-iong chhù-lí tan-goân – Minnan" lang="nan" hreflang="nan" class="interlanguage-link-target"><span>Bân-lâm-gú</span></a></li><li class="interlanguage-link interwiki-ba mw-list-item"><a href="https://ba.wikipedia.org/wiki/%D2%AE%D2%99%D3%99%D0%BA_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Үҙәк процессор – Bashkir" lang="ba" hreflang="ba" class="interlanguage-link-target"><span>Башҡортса</span></a></li><li class="interlanguage-link interwiki-be mw-list-item"><a href="https://be.wikipedia.org/wiki/%D0%A6%D1%8D%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D1%8C%D0%BD%D1%8B_%D0%BF%D1%80%D0%B0%D1%86%D1%8D%D1%81%D0%B0%D1%80" title="Цэнтральны працэсар – Belarusian" lang="be" hreflang="be" class="interlanguage-link-target"><span>Беларуская</span></a></li><li class="interlanguage-link interwiki-be-x-old mw-list-item"><a href="https://be-tarask.wikipedia.org/wiki/%D0%A6%D1%8D%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D1%8C%D0%BD%D1%8B_%D0%BF%D1%80%D0%B0%D1%86%D1%8D%D1%81%D0%B0%D1%80" title="Цэнтральны працэсар – Belarusian (Taraškievica orthography)" lang="be-tarask" hreflang="be-tarask" class="interlanguage-link-target"><span>Беларуская (тарашкевіца)</span></a></li><li class="interlanguage-link interwiki-bg mw-list-item"><a href="https://bg.wikipedia.org/wiki/%D0%A6%D0%B5%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D0%B5%D0%BD_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D0%BE%D1%80" title="Централен процесор – Bulgarian" lang="bg" hreflang="bg" class="interlanguage-link-target"><span>Български</span></a></li><li class="interlanguage-link interwiki-bo mw-list-item"><a href="https://bo.wikipedia.org/wiki/CPU" title="CPU – Tibetan" lang="bo" hreflang="bo" class="interlanguage-link-target"><span>བོད་ཡིག</span></a></li><li class="interlanguage-link interwiki-bs mw-list-item"><a href="https://bs.wikipedia.org/wiki/Centralna_procesorska_jedinica" title="Centralna procesorska jedinica – Bosnian" lang="bs" hreflang="bs" class="interlanguage-link-target"><span>Bosanski</span></a></li><li class="interlanguage-link interwiki-ca mw-list-item"><a href="https://ca.wikipedia.org/wiki/Unitat_central_de_processament" title="Unitat central de processament – Catalan" lang="ca" hreflang="ca" class="interlanguage-link-target"><span>Català</span></a></li><li class="interlanguage-link interwiki-cs mw-list-item"><a href="https://cs.wikipedia.org/wiki/Centr%C3%A1ln%C3%AD_procesorov%C3%A1_jednotka" title="Centrální procesorová jednotka – Czech" lang="cs" hreflang="cs" class="interlanguage-link-target"><span>Čeština</span></a></li><li class="interlanguage-link interwiki-cy mw-list-item"><a href="https://cy.wikipedia.org/wiki/Uned_brosesu_ganolog" title="Uned brosesu ganolog – Welsh" lang="cy" hreflang="cy" class="interlanguage-link-target"><span>Cymraeg</span></a></li><li class="interlanguage-link interwiki-da mw-list-item"><a href="https://da.wikipedia.org/wiki/CPU" title="CPU – Danish" lang="da" hreflang="da" class="interlanguage-link-target"><span>Dansk</span></a></li><li class="interlanguage-link interwiki-de badge-Q70894304 mw-list-item" title=""><a href="https://de.wikipedia.org/wiki/Hauptprozessor" title="Hauptprozessor – German" lang="de" hreflang="de" class="interlanguage-link-target"><span>Deutsch</span></a></li><li class="interlanguage-link interwiki-et mw-list-item"><a href="https://et.wikipedia.org/wiki/Keskseade" title="Keskseade – Estonian" lang="et" hreflang="et" class="interlanguage-link-target"><span>Eesti</span></a></li><li class="interlanguage-link interwiki-el mw-list-item"><a href="https://el.wikipedia.org/wiki/%CE%9A%CE%B5%CE%BD%CF%84%CF%81%CE%B9%CE%BA%CE%AE_%CE%9C%CE%BF%CE%BD%CE%AC%CE%B4%CE%B1_%CE%95%CF%80%CE%B5%CE%BE%CE%B5%CF%81%CE%B3%CE%B1%CF%83%CE%AF%CE%B1%CF%82" title="Κεντρική Μονάδα Επεξεργασίας – Greek" lang="el" hreflang="el" class="interlanguage-link-target"><span>Ελληνικά</span></a></li><li class="interlanguage-link interwiki-es mw-list-item"><a href="https://es.wikipedia.org/wiki/Unidad_central_de_procesamiento" title="Unidad central de procesamiento – Spanish" lang="es" hreflang="es" class="interlanguage-link-target"><span>Español</span></a></li><li class="interlanguage-link interwiki-eo mw-list-item"><a href="https://eo.wikipedia.org/wiki/%C4%88efprocesoro" title="Ĉefprocesoro – Esperanto" lang="eo" hreflang="eo" class="interlanguage-link-target"><span>Esperanto</span></a></li><li class="interlanguage-link interwiki-eu mw-list-item"><a href="https://eu.wikipedia.org/wiki/Prozesatzeko_unitate_zentral" title="Prozesatzeko unitate zentral – Basque" lang="eu" hreflang="eu" class="interlanguage-link-target"><span>Euskara</span></a></li><li class="interlanguage-link interwiki-fa mw-list-item"><a href="https://fa.wikipedia.org/wiki/%D9%88%D8%A7%D8%AD%D8%AF_%D9%BE%D8%B1%D8%AF%D8%A7%D8%B2%D8%B4_%D9%85%D8%B1%DA%A9%D8%B2%DB%8C" title="واحد پردازش مرکزی – Persian" lang="fa" hreflang="fa" class="interlanguage-link-target"><span>فارسی</span></a></li><li class="interlanguage-link interwiki-fr badge-Q70894304 mw-list-item" title=""><a href="https://fr.wikipedia.org/wiki/CPU" title="CPU – French" lang="fr" hreflang="fr" class="interlanguage-link-target"><span>Français</span></a></li><li class="interlanguage-link interwiki-fur mw-list-item"><a href="https://fur.wikipedia.org/wiki/CPU" title="CPU – Friulian" lang="fur" hreflang="fur" class="interlanguage-link-target"><span>Furlan</span></a></li><li class="interlanguage-link interwiki-ga mw-list-item"><a href="https://ga.wikipedia.org/wiki/L%C3%A1raonad_pr%C3%B3ise%C3%A1la" title="Láraonad próiseála – Irish" lang="ga" hreflang="ga" class="interlanguage-link-target"><span>Gaeilge</span></a></li><li class="interlanguage-link interwiki-gl mw-list-item"><a href="https://gl.wikipedia.org/wiki/Unidade_central_de_procesamento" title="Unidade central de procesamento – Galician" lang="gl" hreflang="gl" class="interlanguage-link-target"><span>Galego</span></a></li><li class="interlanguage-link interwiki-ki mw-list-item"><a href="https://ki.wikipedia.org/wiki/Cipiyu" title="Cipiyu – Kikuyu" lang="ki" hreflang="ki" class="interlanguage-link-target"><span>Gĩkũyũ</span></a></li><li class="interlanguage-link interwiki-glk mw-list-item"><a href="https://glk.wikipedia.org/wiki/%D8%B3%DB%8C_%D9%BE%DB%8C_%DB%8C%D9%88" title="سی پی یو – Gilaki" lang="glk" hreflang="glk" class="interlanguage-link-target"><span>گیلکی</span></a></li><li class="interlanguage-link interwiki-ko mw-list-item"><a href="https://ko.wikipedia.org/wiki/%EC%A4%91%EC%95%99_%EC%B2%98%EB%A6%AC_%EC%9E%A5%EC%B9%98" title="중앙 처리 장치 – Korean" lang="ko" hreflang="ko" class="interlanguage-link-target"><span>한국어</span></a></li><li class="interlanguage-link interwiki-hy mw-list-item"><a href="https://hy.wikipedia.org/wiki/%D5%84%D5%B7%D5%A1%D5%AF%D5%AB%D5%B9" title="Մշակիչ – Armenian" lang="hy" hreflang="hy" class="interlanguage-link-target"><span>Հայերեն</span></a></li><li class="interlanguage-link interwiki-hi mw-list-item"><a href="https://hi.wikipedia.org/wiki/%E0%A4%B8%E0%A5%87%E0%A4%82%E0%A4%9F%E0%A5%8D%E0%A4%B0%E0%A4%B2_%E0%A4%AA%E0%A5%8D%E0%A4%B0%E0%A5%8B%E0%A4%B8%E0%A5%87%E0%A4%B8%E0%A4%BF%E0%A4%82%E0%A4%97_%E0%A4%AF%E0%A5%82%E0%A4%A8%E0%A4%BF%E0%A4%9F" title="सेंट्रल प्रोसेसिंग यूनिट – Hindi" lang="hi" hreflang="hi" class="interlanguage-link-target"><span>हिन्दी</span></a></li><li class="interlanguage-link interwiki-hr mw-list-item"><a href="https://hr.wikipedia.org/wiki/Procesor_(ra%C4%8Dunarstvo)" title="Procesor (računarstvo) – Croatian" lang="hr" hreflang="hr" class="interlanguage-link-target"><span>Hrvatski</span></a></li><li class="interlanguage-link interwiki-id mw-list-item"><a href="https://id.wikipedia.org/wiki/Unit_Pemroses_Sentral" title="Unit Pemroses Sentral – Indonesian" lang="id" hreflang="id" class="interlanguage-link-target"><span>Bahasa Indonesia</span></a></li><li class="interlanguage-link interwiki-ia mw-list-item"><a href="https://ia.wikipedia.org/wiki/Processor_central" title="Processor central – Interlingua" lang="ia" hreflang="ia" class="interlanguage-link-target"><span>Interlingua</span></a></li><li class="interlanguage-link interwiki-zu mw-list-item"><a href="https://zu.wikipedia.org/wiki/Isidludlungi_esimqoka" title="Isidludlungi esimqoka – Zulu" lang="zu" hreflang="zu" class="interlanguage-link-target"><span>IsiZulu</span></a></li><li class="interlanguage-link interwiki-is mw-list-item"><a href="https://is.wikipedia.org/wiki/Mi%C3%B0verk" title="Miðverk – Icelandic" lang="is" hreflang="is" class="interlanguage-link-target"><span>Íslenska</span></a></li><li class="interlanguage-link interwiki-it mw-list-item"><a href="https://it.wikipedia.org/wiki/CPU" title="CPU – Italian" lang="it" hreflang="it" class="interlanguage-link-target"><span>Italiano</span></a></li><li class="interlanguage-link interwiki-he mw-list-item"><a href="https://he.wikipedia.org/wiki/%D7%9E%D7%A2%D7%91%D7%93" title="מעבד – Hebrew" lang="he" hreflang="he" class="interlanguage-link-target"><span>עברית</span></a></li><li class="interlanguage-link interwiki-jv mw-list-item"><a href="https://jv.wikipedia.org/wiki/Piranti_Pamros%C3%A9san_Sentral" title="Piranti Pamrosésan Sentral – Javanese" lang="jv" hreflang="jv" class="interlanguage-link-target"><span>Jawa</span></a></li><li class="interlanguage-link interwiki-kn mw-list-item"><a href="https://kn.wikipedia.org/wiki/%E0%B2%95%E0%B3%87%E0%B2%82%E0%B2%A6%E0%B3%8D%E0%B2%B0_%E0%B2%B8%E0%B2%82%E0%B2%B8%E0%B3%8D%E0%B2%95%E0%B2%B0%E0%B2%A3_%E0%B2%98%E0%B2%9F%E0%B2%95" title="ಕೇಂದ್ರ ಸಂಸ್ಕರಣ ಘಟಕ – Kannada" lang="kn" hreflang="kn" class="interlanguage-link-target"><span>ಕನ್ನಡ</span></a></li><li class="interlanguage-link interwiki-ka mw-list-item"><a href="https://ka.wikipedia.org/wiki/%E1%83%AA%E1%83%94%E1%83%9C%E1%83%A2%E1%83%A0%E1%83%90%E1%83%9A%E1%83%A3%E1%83%A0%E1%83%98_%E1%83%9E%E1%83%A0%E1%83%9D%E1%83%AA%E1%83%94%E1%83%A1%E1%83%9D%E1%83%A0%E1%83%98" title="ცენტრალური პროცესორი – Georgian" lang="ka" hreflang="ka" class="interlanguage-link-target"><span>ქართული</span></a></li><li class="interlanguage-link interwiki-sw mw-list-item"><a href="https://sw.wikipedia.org/wiki/Kichakato_kikuu" title="Kichakato kikuu – Swahili" lang="sw" hreflang="sw" class="interlanguage-link-target"><span>Kiswahili</span></a></li><li class="interlanguage-link interwiki-ku mw-list-item"><a href="https://ku.wikipedia.org/wiki/Yekeya_p%C3%AAvajoy%C3%AA_ya_navend%C3%AE" title="Yekeya pêvajoyê ya navendî – Kurdish" lang="ku" hreflang="ku" class="interlanguage-link-target"><span>Kurdî</span></a></li><li class="interlanguage-link interwiki-ky mw-list-item"><a href="https://ky.wikipedia.org/wiki/%D0%91%D0%BE%D1%80%D0%B1%D0%BE%D1%80%D0%B4%D1%83%D0%BA_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Борбордук процессор – Kyrgyz" lang="ky" hreflang="ky" class="interlanguage-link-target"><span>Кыргызча</span></a></li><li class="interlanguage-link interwiki-lo mw-list-item"><a href="https://lo.wikipedia.org/wiki/%E0%BA%8A%E0%BA%B5%E0%BA%9E%E0%BA%B5%E0%BA%A2%E0%BA%B9" title="ຊີພີຢູ – Lao" lang="lo" hreflang="lo" class="interlanguage-link-target"><span>ລາວ</span></a></li><li class="interlanguage-link interwiki-la mw-list-item"><a href="https://la.wikipedia.org/wiki/Procestrum_princeps" title="Procestrum princeps – Latin" lang="la" hreflang="la" class="interlanguage-link-target"><span>Latina</span></a></li><li class="interlanguage-link interwiki-lv mw-list-item"><a href="https://lv.wikipedia.org/wiki/Centr%C4%81lais_procesors" title="Centrālais procesors – Latvian" lang="lv" hreflang="lv" class="interlanguage-link-target"><span>Latviešu</span></a></li><li class="interlanguage-link interwiki-lt mw-list-item"><a href="https://lt.wikipedia.org/wiki/Centrinis_procesorius" title="Centrinis procesorius – Lithuanian" lang="lt" hreflang="lt" class="interlanguage-link-target"><span>Lietuvių</span></a></li><li class="interlanguage-link interwiki-ln mw-list-item"><a href="https://ln.wikipedia.org/wiki/B%C9%94ng%C9%94%CC%81_(elektron%C3%ADki)" title="Bɔngɔ́ (elektroníki) – Lingala" lang="ln" hreflang="ln" class="interlanguage-link-target"><span>Lingála</span></a></li><li class="interlanguage-link interwiki-lmo mw-list-item"><a href="https://lmo.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit – Lombard" lang="lmo" hreflang="lmo" class="interlanguage-link-target"><span>Lombard</span></a></li><li class="interlanguage-link interwiki-hu mw-list-item"><a href="https://hu.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit – Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target"><span>Magyar</span></a></li><li class="interlanguage-link interwiki-mk mw-list-item"><a href="https://mk.wikipedia.org/wiki/%D0%A6%D0%B5%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D0%BD%D0%B0_%D0%BE%D0%B1%D1%80%D0%B0%D0%B1%D0%BE%D1%82%D1%83%D0%B2%D0%B0%D1%87%D0%BA%D0%B0_%D0%B5%D0%B4%D0%B8%D0%BD%D0%B8%D1%86%D0%B0" title="Централна обработувачка единица – Macedonian" lang="mk" hreflang="mk" class="interlanguage-link-target"><span>Македонски</span></a></li><li class="interlanguage-link interwiki-ml mw-list-item"><a href="https://ml.wikipedia.org/wiki/%E0%B4%B8%E0%B5%86%E0%B5%BB%E0%B4%9F%E0%B5%8D%E0%B4%B0%E0%B5%BD_%E0%B4%AA%E0%B5%8D%E0%B4%B0%E0%B5%8A%E0%B4%B8%E0%B4%B8%E0%B4%BF%E0%B4%99%E0%B5%8D_%E0%B4%AF%E0%B5%82%E0%B4%A3%E0%B4%BF%E0%B4%B1%E0%B5%8D%E0%B4%B1%E0%B5%8D" title="സെൻട്രൽ പ്രൊസസിങ് യൂണിറ്റ് – Malayalam" lang="ml" hreflang="ml" class="interlanguage-link-target"><span>മലയാളം</span></a></li><li class="interlanguage-link interwiki-arz mw-list-item"><a href="https://arz.wikipedia.org/wiki/%D8%A8%D8%B1%D9%88%D8%B3%D9%8A%D8%B3%D9%88%D8%B1" title="بروسيسور – Egyptian Arabic" lang="arz" hreflang="arz" class="interlanguage-link-target"><span>مصرى</span></a></li><li class="interlanguage-link interwiki-ms mw-list-item"><a href="https://ms.wikipedia.org/wiki/Unit_pemprosesan_pusat" title="Unit pemprosesan pusat – Malay" lang="ms" hreflang="ms" class="interlanguage-link-target"><span>Bahasa Melayu</span></a></li><li class="interlanguage-link interwiki-mn mw-list-item"><a href="https://mn.wikipedia.org/wiki/%D0%A2%D3%A9%D0%B2_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Төв процессор – Mongolian" lang="mn" hreflang="mn" class="interlanguage-link-target"><span>Монгол</span></a></li><li class="interlanguage-link interwiki-my mw-list-item"><a href="https://my.wikipedia.org/wiki/%E1%80%85%E1%80%AE%E1%80%95%E1%80%AE%E1%80%9A%E1%80%B0" title="စီပီယူ – Burmese" lang="my" hreflang="my" class="interlanguage-link-target"><span>မြန်မာဘာသာ</span></a></li><li class="interlanguage-link interwiki-nl badge-Q70894304 mw-list-item" title=""><a href="https://nl.wikipedia.org/wiki/CPU" title="CPU – Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target"><span>Nederlands</span></a></li><li class="interlanguage-link interwiki-ja mw-list-item"><a href="https://ja.wikipedia.org/wiki/CPU" title="CPU – Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target"><span>日本語</span></a></li><li class="interlanguage-link interwiki-no mw-list-item"><a href="https://no.wikipedia.org/wiki/CPU" title="CPU – Norwegian Bokmål" lang="nb" hreflang="nb" class="interlanguage-link-target"><span>Norsk bokmål</span></a></li><li class="interlanguage-link interwiki-nn mw-list-item"><a href="https://nn.wikipedia.org/wiki/CPU" title="CPU – Norwegian Nynorsk" lang="nn" hreflang="nn" class="interlanguage-link-target"><span>Norsk nynorsk</span></a></li><li class="interlanguage-link interwiki-oc mw-list-item"><a href="https://oc.wikipedia.org/wiki/Processor_central" title="Processor central – Occitan" lang="oc" hreflang="oc" class="interlanguage-link-target"><span>Occitan</span></a></li><li class="interlanguage-link interwiki-mhr mw-list-item"><a href="https://mhr.wikipedia.org/wiki/%D0%A0%D3%B1%D0%B4%D3%A7_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Рӱдӧ процессор – Eastern Mari" lang="mhr" hreflang="mhr" class="interlanguage-link-target"><span>Олык марий</span></a></li><li class="interlanguage-link interwiki-pa mw-list-item"><a href="https://pa.wikipedia.org/wiki/%E0%A8%B8%E0%A9%88%E0%A8%82%E0%A8%9F%E0%A8%B0%E0%A8%B2_%E0%A8%AA%E0%A9%8D%E0%A8%B0%E0%A9%8B%E0%A8%B8%E0%A9%88%E0%A8%B8%E0%A8%BF%E0%A9%B0%E0%A8%97_%E0%A8%AF%E0%A9%82%E0%A8%A8%E0%A8%BF%E0%A8%9F" title="ਸੈਂਟਰਲ ਪ੍ਰੋਸੈਸਿੰਗ ਯੂਨਿਟ – Punjabi" lang="pa" hreflang="pa" class="interlanguage-link-target"><span>ਪੰਜਾਬੀ</span></a></li><li class="interlanguage-link interwiki-pnb mw-list-item"><a href="https://pnb.wikipedia.org/wiki/%D9%BE%D8%B1%D9%88%D8%B3%DB%8C%D8%B3%D8%B1" title="پروسیسر – Western Punjabi" lang="pnb" hreflang="pnb" class="interlanguage-link-target"><span>پنجابی</span></a></li><li class="interlanguage-link interwiki-km mw-list-item"><a href="https://km.wikipedia.org/wiki/%E1%9E%A2%E1%9E%84%E1%9F%92%E1%9E%82%E1%9E%97%E1%9E%B6%E1%9E%96%E1%9E%8A%E1%9F%86%E1%9E%8E%E1%9E%BE%E1%9E%9A%E1%9E%80%E1%9E%B6%E1%9E%9A%E1%9E%80%E1%9E%8E%E1%9F%92%E1%9E%8F%E1%9E%B6%E1%9E%9B" title="អង្គភាពដំណើរការកណ្តាល – Khmer" lang="km" hreflang="km" class="interlanguage-link-target"><span>ភាសាខ្មែរ</span></a></li><li class="interlanguage-link interwiki-pms mw-list-item"><a href="https://pms.wikipedia.org/wiki/CPU" title="CPU – Piedmontese" lang="pms" hreflang="pms" class="interlanguage-link-target"><span>Piemontèis</span></a></li><li class="interlanguage-link interwiki-pl badge-Q70894304 mw-list-item" title=""><a href="https://pl.wikipedia.org/wiki/CPU" title="CPU – Polish" lang="pl" hreflang="pl" class="interlanguage-link-target"><span>Polski</span></a></li><li class="interlanguage-link interwiki-pnt mw-list-item"><a href="https://pnt.wikipedia.org/wiki/%CE%9A%CE%B5%CE%BD%CF%84%CF%81%CE%B9%CE%BA%CF%8C%CE%BD_%CE%BC%CE%BF%CE%BD%CE%AC%CE%B4%CE%B1_%CE%B5%CF%80%CE%B5%CE%BE%CE%B5%CF%81%CE%B3%CE%B1%CF%83%CE%AF%CE%B1%CF%82" title="Κεντρικόν μονάδα επεξεργασίας – Pontic" lang="pnt" hreflang="pnt" class="interlanguage-link-target"><span>Ποντιακά</span></a></li><li class="interlanguage-link interwiki-pt mw-list-item"><a href="https://pt.wikipedia.org/wiki/Unidade_central_de_processamento" title="Unidade central de processamento – Portuguese" lang="pt" hreflang="pt" class="interlanguage-link-target"><span>Português</span></a></li><li class="interlanguage-link interwiki-ro mw-list-item"><a href="https://ro.wikipedia.org/wiki/Unitate_central%C4%83_de_prelucrare" title="Unitate centrală de prelucrare – Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target"><span>Română</span></a></li><li class="interlanguage-link interwiki-qu mw-list-item"><a href="https://qu.wikipedia.org/wiki/Chawpi_thatkichiy_hukkay" title="Chawpi thatkichiy hukkay – Quechua" lang="qu" hreflang="qu" class="interlanguage-link-target"><span>Runa Simi</span></a></li><li class="interlanguage-link interwiki-rue mw-list-item"><a href="https://rue.wikipedia.org/wiki/%D0%A6%D0%B5%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D0%BD%D1%8B%D0%B9_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D0%BE%D1%80" title="Централный процесор – Rusyn" lang="rue" hreflang="rue" class="interlanguage-link-target"><span>Русиньскый</span></a></li><li class="interlanguage-link interwiki-ru mw-list-item"><a href="https://ru.wikipedia.org/wiki/%D0%A6%D0%B5%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D1%8C%D0%BD%D1%8B%D0%B9_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Центральный процессор – Russian" lang="ru" hreflang="ru" class="interlanguage-link-target"><span>Русский</span></a></li><li class="interlanguage-link interwiki-sah mw-list-item"><a href="https://sah.wikipedia.org/wiki/%D0%9A%D0%B8%D0%B8%D0%BD_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D1%81%D0%BE%D1%80" title="Киин процессор – Yakut" lang="sah" hreflang="sah" class="interlanguage-link-target"><span>Саха тыла</span></a></li><li class="interlanguage-link interwiki-sq mw-list-item"><a href="https://sq.wikipedia.org/wiki/Nj%C3%ABsia_qendrore_e_p%C3%ABrpunimit" title="Njësia qendrore e përpunimit – Albanian" lang="sq" hreflang="sq" class="interlanguage-link-target"><span>Shqip</span></a></li><li class="interlanguage-link interwiki-si mw-list-item"><a href="https://si.wikipedia.org/wiki/%E0%B6%B8%E0%B6%B0%E0%B7%8A%E2%80%8D%E0%B6%BA%E0%B6%B8_%E0%B7%83%E0%B7%90%E0%B6%9A%E0%B7%83%E0%B7%94%E0%B6%B8%E0%B7%8A_%E0%B6%92%E0%B6%9A%E0%B6%9A%E0%B6%BA" title="මධ්‍යම සැකසුම් ඒකකය – Sinhala" lang="si" hreflang="si" class="interlanguage-link-target"><span>සිංහල</span></a></li><li class="interlanguage-link interwiki-simple mw-list-item"><a href="https://simple.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit – Simple English" lang="en-simple" hreflang="en-simple" class="interlanguage-link-target"><span>Simple English</span></a></li><li class="interlanguage-link interwiki-sk mw-list-item"><a href="https://sk.wikipedia.org/wiki/CPU" title="CPU – Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target"><span>Slovenčina</span></a></li><li class="interlanguage-link interwiki-sl mw-list-item"><a href="https://sl.wikipedia.org/wiki/Centralni_procesor" title="Centralni procesor – Slovenian" lang="sl" hreflang="sl" class="interlanguage-link-target"><span>Slovenščina</span></a></li><li class="interlanguage-link interwiki-so mw-list-item"><a href="https://so.wikipedia.org/wiki/CPU" title="CPU – Somali" lang="so" hreflang="so" class="interlanguage-link-target"><span>Soomaaliga</span></a></li><li class="interlanguage-link interwiki-ckb mw-list-item"><a href="https://ckb.wikipedia.org/wiki/%DB%8C%DB%95%DA%A9%DB%95%DB%8C_%D9%86%D8%A7%D9%88%DB%95%D9%86%D8%AF%DB%8C%DB%8C_%D9%BE%DB%8E%D9%88%DB%95%D8%A6%D8%A7%DA%98%DB%86%DB%8C%DB%8C" title="یەکەی ناوەندیی پێوەئاژۆیی – Central Kurdish" lang="ckb" hreflang="ckb" class="interlanguage-link-target"><span>کوردی</span></a></li><li class="interlanguage-link interwiki-sr mw-list-item"><a href="https://sr.wikipedia.org/wiki/%D0%A6%D0%B5%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D0%BD%D0%B0_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D0%BE%D1%80%D1%81%D0%BA%D0%B0_%D1%98%D0%B5%D0%B4%D0%B8%D0%BD%D0%B8%D1%86%D0%B0" title="Централна процесорска јединица – Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target"><span>Српски / srpski</span></a></li><li class="interlanguage-link interwiki-su mw-list-item"><a href="https://su.wikipedia.org/wiki/CPU" title="CPU – Sundanese" lang="su" hreflang="su" class="interlanguage-link-target"><span>Sunda</span></a></li><li class="interlanguage-link interwiki-fi mw-list-item"><a href="https://fi.wikipedia.org/wiki/Suoritin" title="Suoritin – Finnish" lang="fi" hreflang="fi" class="interlanguage-link-target"><span>Suomi</span></a></li><li class="interlanguage-link interwiki-sv mw-list-item"><a href="https://sv.wikipedia.org/wiki/Processor" title="Processor – Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target"><span>Svenska</span></a></li><li class="interlanguage-link interwiki-tl mw-list-item"><a href="https://tl.wikipedia.org/wiki/CPU" title="CPU – Tagalog" lang="tl" hreflang="tl" class="interlanguage-link-target"><span>Tagalog</span></a></li><li class="interlanguage-link interwiki-ta mw-list-item"><a href="https://ta.wikipedia.org/wiki/%E0%AE%AE%E0%AF%88%E0%AE%AF%E0%AE%9A%E0%AF%8D_%E0%AE%9A%E0%AF%86%E0%AE%AF%E0%AE%B1%E0%AF%8D%E0%AE%AA%E0%AE%95%E0%AF%81%E0%AE%A4%E0%AE%BF" title="மையச் செயற்பகுதி – Tamil" lang="ta" hreflang="ta" class="interlanguage-link-target"><span>தமிழ்</span></a></li><li class="interlanguage-link interwiki-tt badge-Q17437796 badge-featuredarticle mw-list-item" title="featured article badge"><a href="https://tt.wikipedia.org/wiki/%D2%AE%D0%B7%D3%99%D0%BA_%D1%8D%D1%88%D0%BA%D3%99%D1%80%D1%82%D0%BA%D0%B5%D1%87_%D2%97%D0%B0%D0%B9%D0%BB%D0%B0%D0%BD%D0%BC%D0%B0" title="Үзәк эшкәрткеч җайланма – Tatar" lang="tt" hreflang="tt" class="interlanguage-link-target"><span>Татарча / tatarça</span></a></li><li class="interlanguage-link interwiki-th mw-list-item"><a href="https://th.wikipedia.org/wiki/%E0%B8%AB%E0%B8%99%E0%B9%88%E0%B8%A7%E0%B8%A2%E0%B8%9B%E0%B8%A3%E0%B8%B0%E0%B8%A1%E0%B8%A7%E0%B8%A5%E0%B8%9C%E0%B8%A5%E0%B8%81%E0%B8%A5%E0%B8%B2%E0%B8%87" title="หน่วยประมวลผลกลาง – Thai" lang="th" hreflang="th" class="interlanguage-link-target"><span>ไทย</span></a></li><li class="interlanguage-link interwiki-tg mw-list-item"><a href="https://tg.wikipedia.org/wiki/%D0%92%D0%BE%D2%B3%D0%B8%D0%B4%D0%B8_%D0%BF%D0%B0%D1%80%D0%B4%D0%BE%D0%B7%D0%B8%D1%88%D0%B8_%D0%BC%D0%B0%D1%80%D0%BA%D0%B0%D0%B7%D3%A3" title="Воҳиди пардозиши марказӣ – Tajik" lang="tg" hreflang="tg" class="interlanguage-link-target"><span>Тоҷикӣ</span></a></li><li class="interlanguage-link interwiki-tr mw-list-item"><a href="https://tr.wikipedia.org/wiki/Merkez%C3%AE_i%C5%9Flem_birimi" title="Merkezî işlem birimi – Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target"><span>Türkçe</span></a></li><li class="interlanguage-link interwiki-uk mw-list-item"><a href="https://uk.wikipedia.org/wiki/%D0%A6%D0%B5%D0%BD%D1%82%D1%80%D0%B0%D0%BB%D1%8C%D0%BD%D0%B8%D0%B9_%D0%BF%D1%80%D0%BE%D1%86%D0%B5%D1%81%D0%BE%D1%80" title="Центральний процесор – Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target"><span>Українська</span></a></li><li class="interlanguage-link interwiki-ur mw-list-item"><a href="https://ur.wikipedia.org/wiki/%D8%B3%DB%8C_%D9%BE%DB%8C_%DB%8C%D9%88" title="سی پی یو – Urdu" lang="ur" hreflang="ur" class="interlanguage-link-target"><span>اردو</span></a></li><li class="interlanguage-link interwiki-vi mw-list-item"><a href="https://vi.wikipedia.org/wiki/CPU" title="CPU – Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target"><span>Tiếng Việt</span></a></li><li class="interlanguage-link interwiki-war mw-list-item"><a href="https://war.wikipedia.org/wiki/Central_processing_unit" title="Central processing unit – Waray" lang="war" hreflang="war" class="interlanguage-link-target"><span>Winaray</span></a></li><li class="interlanguage-link interwiki-wuu mw-list-item"><a href="https://wuu.wikipedia.org/wiki/%E4%B8%AD%E5%A4%AE%E5%A4%84%E7%90%86%E5%99%A8" title="中央处理器 – Wu" lang="wuu" hreflang="wuu" class="interlanguage-link-target"><span>吴语</span></a></li><li class="interlanguage-link interwiki-yi mw-list-item"><a href="https://yi.wikipedia.org/wiki/%D7%A4%D7%A8%D7%90%D7%A6%D7%A2%D7%A1%D7%90%D7%A8" title="פראצעסאר – Yiddish" lang="yi" hreflang="yi" class="interlanguage-link-target"><span>ייִדיש</span></a></li><li class="interlanguage-link interwiki-zh-yue mw-list-item"><a href="https://zh-yue.wikipedia.org/wiki/%E4%B8%AD%E5%A4%AE%E8%99%95%E7%90%86%E5%99%A8" title="中央處理器 – Cantonese" lang="yue" hreflang="yue" class="interlanguage-link-target"><span>粵語</span></a></li><li class="interlanguage-link interwiki-bat-smg mw-list-item"><a href="https://bat-smg.wikipedia.org/wiki/C%C4%97ntr%C4%97nis_pruocesuorios" title="Cėntrėnis pruocesuorios – Samogitian" lang="sgs" hreflang="sgs" class="interlanguage-link-target"><span>Žemaitėška</span></a></li><li class="interlanguage-link interwiki-zh mw-list-item"><a href="https://zh.wikipedia.org/wiki/%E4%B8%AD%E5%A4%AE%E5%A4%84%E7%90%86%E5%99%A8" title="中央处理器 – Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target"><span>中文</span></a></li><li class="interlanguage-link interwiki-zgh badge-Q17580674 badge-featuredportal mw-list-item" title="featured portal badge"><a href="https://zgh.wikipedia.org/wiki/%E2%B4%B0%E2%B5%99%E2%B5%96%E2%B4%B0%E2%B5%8D_%E2%B5%8F_%E2%B5%93%E2%B5%99%E2%B5%8E%E2%B4%BD%E2%B5%8D_%E2%B4%B0%E2%B5%8F%E2%B4%B0%E2%B5%8E%E2%B5%8E%E2%B4%B0%E2%B5%99" title="ⴰⵙⵖⴰⵍ ⵏ ⵓⵙⵎⴽⵍ ⴰⵏⴰⵎⵎⴰⵙ – Standard Moroccan Tamazight" lang="zgh" hreflang="zgh" class="interlanguage-link-target"><span>ⵜⴰⵎⴰⵣⵉⵖⵜ ⵜⴰⵏⴰⵡⴰⵢⵜ</span></a></li>
			</ul>
			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q5300#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
		</div>

	</div>
</div>
</header>
				<div class="vector-page-toolbar">
					<div class="vector-page-toolbar-container">
						<div id="left-navigation">
							<nav aria-label="Namespaces">
								
<div id="p-associated-pages" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-associated-pages"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-nstab-main" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/Central_processing_unit" title="View the content page [c]" accesskey="c"><span>Article</span></a></li><li id="ca-talk" class="vector-tab-noicon mw-list-item"><a href="/wiki/Talk:Central_processing_unit" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t"><span>Talk</span></a></li>
		</ul>
		
	</div>
</div>

								
<div id="p-variants" class="vector-dropdown emptyPortlet"  >
	<input type="checkbox" id="p-variants-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-p-variants" class="vector-dropdown-checkbox " aria-label="Change language variant"   >
	<label id="p-variants-label" for="p-variants-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">English</span>
	</label>
	<div class="vector-dropdown-content">


					
<div id="p-variants" class="vector-menu mw-portlet mw-portlet-variants emptyPortlet"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			
		</ul>
		
	</div>
</div>

				
	</div>
</div>

							</nav>
						</div>
						<div id="right-navigation" class="vector-collapsible">
							<nav aria-label="Views">
								
<div id="p-views" class="vector-menu vector-menu-tabs mw-portlet mw-portlet-views"  >
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-view" class="selected vector-tab-noicon mw-list-item"><a href="/wiki/Central_processing_unit"><span>Read</span></a></li><li id="ca-edit" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=Central_processing_unit&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-history" class="vector-tab-noicon mw-list-item"><a href="/w/index.php?title=Central_processing_unit&amp;action=history" title="Past revisions of this page [h]" accesskey="h"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

							</nav>
				
							<nav class="vector-page-tools-landmark" aria-label="Page tools">
								
<div id="vector-page-tools-dropdown" class="vector-dropdown vector-page-tools-dropdown"  >
	<input type="checkbox" id="vector-page-tools-dropdown-checkbox" role="button" aria-haspopup="true" data-event-name="ui.dropdown-vector-page-tools-dropdown" class="vector-dropdown-checkbox "  aria-label="Tools"  >
	<label id="vector-page-tools-dropdown-label" for="vector-page-tools-dropdown-checkbox" class="vector-dropdown-label cdx-button cdx-button--fake-button cdx-button--fake-button--enabled cdx-button--weight-quiet" aria-hidden="true"  ><span class="vector-dropdown-label-text">Tools</span>
	</label>
	<div class="vector-dropdown-content">


									<div id="vector-page-tools-unpinned-container" class="vector-unpinned-container">
						
<div id="vector-page-tools" class="vector-page-tools vector-pinnable-element">
	<div
	class="vector-pinnable-header vector-page-tools-pinnable-header vector-pinnable-header-unpinned"
	data-feature-name="page-tools-pinned"
	data-pinnable-element-id="vector-page-tools"
	data-pinned-container-id="vector-page-tools-pinned-container"
	data-unpinned-container-id="vector-page-tools-unpinned-container"
>
	<div class="vector-pinnable-header-label">Tools</div>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-pin-button" data-event-name="pinnable-header.vector-page-tools.pin">move to sidebar</button>
	<button class="vector-pinnable-header-toggle-button vector-pinnable-header-unpin-button" data-event-name="pinnable-header.vector-page-tools.unpin">hide</button>
</div>

	
<div id="p-cactions" class="vector-menu mw-portlet mw-portlet-cactions emptyPortlet vector-has-collapsible-items"  title="More options" >
	<div class="vector-menu-heading">
		Actions
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="ca-more-view" class="selected vector-more-collapsible-item mw-list-item"><a href="/wiki/Central_processing_unit"><span>Read</span></a></li><li id="ca-more-edit" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Central_processing_unit&amp;action=edit" title="Edit this page [e]" accesskey="e"><span>Edit</span></a></li><li id="ca-more-history" class="vector-more-collapsible-item mw-list-item"><a href="/w/index.php?title=Central_processing_unit&amp;action=history"><span>View history</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-tb" class="vector-menu mw-portlet mw-portlet-tb"  >
	<div class="vector-menu-heading">
		General
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="t-whatlinkshere" class="mw-list-item"><a href="/wiki/Special:WhatLinksHere/Central_processing_unit" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j"><span>What links here</span></a></li><li id="t-recentchangeslinked" class="mw-list-item"><a href="/wiki/Special:RecentChangesLinked/Central_processing_unit" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k"><span>Related changes</span></a></li><li id="t-upload" class="mw-list-item"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u"><span>Upload file</span></a></li><li id="t-specialpages" class="mw-list-item"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q"><span>Special pages</span></a></li><li id="t-permalink" class="mw-list-item"><a href="/w/index.php?title=Central_processing_unit&amp;oldid=1219792325" title="Permanent link to this revision of this page"><span>Permanent link</span></a></li><li id="t-info" class="mw-list-item"><a href="/w/index.php?title=Central_processing_unit&amp;action=info" title="More information about this page"><span>Page information</span></a></li><li id="t-cite" class="mw-list-item"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=Central_processing_unit&amp;id=1219792325&amp;wpFormIdentifier=titleform" title="Information on how to cite this page"><span>Cite this page</span></a></li><li id="t-urlshortener" class="mw-list-item"><a href="/w/index.php?title=Special:UrlShortener&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FCentral_processing_unit"><span>Get shortened URL</span></a></li><li id="t-urlshortener-qrcode" class="mw-list-item"><a href="/w/index.php?title=Special:QrCode&amp;url=https%3A%2F%2Fen.wikipedia.org%2Fwiki%2FCentral_processing_unit"><span>Download QR code</span></a></li><li id="t-wikibase" class="mw-list-item"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q5300" title="Structured data on this page hosted by Wikidata [g]" accesskey="g"><span>Wikidata item</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-coll-print_export" class="vector-menu mw-portlet mw-portlet-coll-print_export"  >
	<div class="vector-menu-heading">
		Print/export
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li id="coll-download-as-rl" class="mw-list-item"><a href="/w/index.php?title=Special:DownloadAsPdf&amp;page=Central_processing_unit&amp;action=show-download-screen" title="Download this page as a PDF file"><span>Download as PDF</span></a></li><li id="t-print" class="mw-list-item"><a href="/w/index.php?title=Central_processing_unit&amp;printable=yes" title="Printable version of this page [p]" accesskey="p"><span>Printable version</span></a></li>
		</ul>
		
	</div>
</div>

<div id="p-wikibase-otherprojects" class="vector-menu mw-portlet mw-portlet-wikibase-otherprojects"  >
	<div class="vector-menu-heading">
		In other projects
	</div>
	<div class="vector-menu-content">
		
		<ul class="vector-menu-content-list">
			
			<li class="wb-otherproject-link wb-otherproject-commons mw-list-item"><a href="https://commons.wikimedia.org/wiki/Category:Central_processing_units" hreflang="en"><span>Wikimedia Commons</span></a></li>
		</ul>
		
	</div>
</div>

</div>

									</div>
				
	</div>
</div>

							</nav>
						</div>
					</div>
				</div>
				<div class="vector-column-end">
					<div class="vector-sticky-pinned-container">
						<nav class="vector-page-tools-landmark" aria-label="Page tools">
							<div id="vector-page-tools-pinned-container" class="vector-pinned-container">
				
							</div>
		</nav>
						<nav class="vector-client-prefs-landmark" aria-label="Appearance">
						</nav>
					</div>
				</div>
				<div id="bodyContent" class="vector-body" aria-labelledby="firstHeading" data-mw-ve-target-container>
					<div class="vector-body-before-content">
							<div class="mw-indicators">
		</div>

						<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
					</div>
					<div id="contentSub"><div id="mw-content-subtitle"><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=Central_processor&amp;redirect=no" class="mw-redirect" title="Central processor">Central processor</a>)</span></div></div>
					
					
					<div id="mw-content-text" class="mw-body-content"><div class="mw-content-ltr mw-parser-output" lang="en" dir="ltr"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Central computer component which executes instructions</div>
<style data-mw-deduplicate="TemplateStyles:r1033289096">.mw-parser-output .hatnote{font-style:italic}.mw-parser-output div.hatnote{padding-left:1.6em;margin-bottom:0.5em}.mw-parser-output .hatnote i{font-style:normal}.mw-parser-output .hatnote+link+.hatnote{margin-top:-0.5em}</style><div role="note" class="hatnote navigation-not-searchable">"CPU" redirects here. For other uses, see <a href="/wiki/CPU_(disambiguation)" class="mw-disambig" title="CPU (disambiguation)">CPU (disambiguation)</a>.</div>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Intel_i9-14900K.webp" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/1/12/Intel_i9-14900K.webp/220px-Intel_i9-14900K.webp.png" decoding="async" width="220" height="211" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/12/Intel_i9-14900K.webp/330px-Intel_i9-14900K.webp.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/12/Intel_i9-14900K.webp/440px-Intel_i9-14900K.webp.png 2x" data-file-width="600" data-file-height="575" /></a><figcaption>A central processing unit (CPU) made by <a href="/wiki/Intel" title="Intel">Intel</a>: An <a href="/wiki/Intel_Core_i9-14900K" class="mw-redirect" title="Intel Core i9-14900K">Intel Core i9-14900K</a></figcaption></figure>
<figure typeof="mw:File/Thumb"><a href="/wiki/File:Intel_Xeon_3060_Conroe_(Reshoot)_-_Flickr_-_cole8888.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/0/0b/Intel_Xeon_3060_Conroe_%28Reshoot%29_-_Flickr_-_cole8888.jpg/280px-Intel_Xeon_3060_Conroe_%28Reshoot%29_-_Flickr_-_cole8888.jpg" decoding="async" width="280" height="214" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/0b/Intel_Xeon_3060_Conroe_%28Reshoot%29_-_Flickr_-_cole8888.jpg/420px-Intel_Xeon_3060_Conroe_%28Reshoot%29_-_Flickr_-_cole8888.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/0/0b/Intel_Xeon_3060_Conroe_%28Reshoot%29_-_Flickr_-_cole8888.jpg/560px-Intel_Xeon_3060_Conroe_%28Reshoot%29_-_Flickr_-_cole8888.jpg 2x" data-file-width="32723" data-file-height="24971" /></a><figcaption>Inside a central processing unit: The <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> of Intel's <a href="/wiki/List_of_Intel_Xeon_processors_(Core-based)#ark27205" title="List of Intel Xeon processors (Core-based)">Xeon 3060</a>, first manufactured in 2006</figcaption></figure>
<p>A <b>central processing unit</b> (<b>CPU</b>), also called a <b>central processor</b>, <b>main processor</b>, or just <b>processor</b>, is the most important <a href="/wiki/Processor_(computing)" title="Processor (computing)">processor</a> in a given <a href="/wiki/Computer" title="Computer">computer</a>.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1">&#91;1&#93;</a></sup><sup id="cite_ref-2" class="reference"><a href="#cite_note-2">&#91;2&#93;</a></sup> Its <a href="/wiki/Electronic_circuit" title="Electronic circuit">electronic circuitry</a> executes <a href="/wiki/Instruction_(computing)" class="mw-redirect" title="Instruction (computing)">instructions</a> of a <a href="/wiki/Computer_program" title="Computer program">computer program</a>, such as <a href="/wiki/Arithmetic" title="Arithmetic">arithmetic</a>, logic, controlling, and <a href="/wiki/Input/output" title="Input/output">input/output</a> (I/O) operations.<sup id="cite_ref-3" class="reference"><a href="#cite_note-3">&#91;3&#93;</a></sup><sup id="cite_ref-4" class="reference"><a href="#cite_note-4">&#91;4&#93;</a></sup><sup id="cite_ref-5" class="reference"><a href="#cite_note-5">&#91;5&#93;</a></sup> This role contrasts with that of external components, such as <a href="/wiki/Main_memory" class="mw-redirect" title="Main memory">main memory</a> and I/O circuitry,<sup id="cite_ref-kuck_6-0" class="reference"><a href="#cite_note-kuck-6">&#91;6&#93;</a></sup> and specialized <a href="/wiki/Coprocessor" title="Coprocessor">coprocessors</a> such as <a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">graphics processing units</a> (GPUs).
</p><p>The form, <a href="/wiki/CPU_design" class="mw-redirect" title="CPU design">design</a>, and implementation of CPUs have changed over time, but their fundamental operation remains almost unchanged.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup> Principal components of a CPU include the <a href="/wiki/Arithmetic%E2%80%93logic_unit" class="mw-redirect" title="Arithmetic–logic unit">arithmetic–logic unit</a> (ALU) that performs <a href="/wiki/Arithmetic_operation" class="mw-redirect" title="Arithmetic operation">arithmetic</a> and <a href="/wiki/Bitwise_operation" title="Bitwise operation">logic operations</a>, <a href="/wiki/Processor_register" title="Processor register">processor registers</a> that supply <a href="/wiki/Operand" title="Operand">operands</a> to the ALU and store the results of ALU operations, and a <a href="/wiki/Control_unit" title="Control unit">control unit</a> that orchestrates the <a href="#Fetch">fetching (from memory)</a>, <a href="#Decode">decoding</a> and <a href="#Execute">execution (of instructions)</a> by directing the coordinated operations of the ALU, registers, and other components. Modern CPUs devote a lot of semiconductor area to <a href="/wiki/Cache_(computing)" title="Cache (computing)">caches</a> and <a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">instruction-level parallelism</a> to increase performance and to <a href="/wiki/CPU_modes" title="CPU modes">CPU modes</a> to support <a href="/wiki/Operating_system" title="Operating system">operating systems</a> and <a href="/wiki/Virtualization" title="Virtualization">virtualization</a>.
</p><p>Most modern CPUs are implemented on <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> (IC) <a href="/wiki/Microprocessor" title="Microprocessor">microprocessors</a>, with one or more CPUs on a single IC chip. Microprocessor chips with multiple CPUs are called <i><a href="/wiki/Multi-core_processor" title="Multi-core processor">multi-core processors</a></i>.<sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;8&#93;</a></sup> The individual physical CPUs, called <i><b>processor cores</b></i>, can also be <a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">multithreaded</a> to support CPU-level multithreading.<sup id="cite_ref-intel-pcm_9-0" class="reference"><a href="#cite_note-intel-pcm-9">&#91;9&#93;</a></sup>
</p><p>An IC that contains a CPU may also contain <a href="/wiki/Computer_memory" title="Computer memory">memory</a>, <a href="/wiki/Peripheral" title="Peripheral">peripheral</a> interfaces, and other components of a computer;<sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;10&#93;</a></sup> such integrated devices are variously called <a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a> or <a href="/wiki/System_on_a_chip" title="System on a chip">systems on a chip</a> (SoC).
</p>
<meta property="mw:PageProp/toc" />
<h2><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=1" title="Edit section: History"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></div>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Edvac.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/1/17/Edvac.jpg/220px-Edvac.jpg" decoding="async" width="220" height="285" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/1/17/Edvac.jpg/330px-Edvac.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/1/17/Edvac.jpg/440px-Edvac.jpg 2x" data-file-width="2925" data-file-height="3795" /></a><figcaption><a href="/wiki/EDVAC" title="EDVAC">EDVAC</a>, one of the first stored-program computers</figcaption></figure>
<p>Early computers such as the <a href="/wiki/ENIAC" title="ENIAC">ENIAC</a> had to be physically rewired to perform different tasks, which caused these machines to be called "fixed-program computers".<sup id="cite_ref-11" class="reference"><a href="#cite_note-11">&#91;11&#93;</a></sup> The "central processing unit" term has been in use since as early as 1955.<sup id="cite_ref-weik1955_12-0" class="reference"><a href="#cite_note-weik1955-12">&#91;12&#93;</a></sup><sup id="cite_ref-weik1961_13-0" class="reference"><a href="#cite_note-weik1961-13">&#91;13&#93;</a></sup> Since the term "CPU" is generally defined as a device for <a href="/wiki/Software" title="Software">software</a> (computer program) execution, the earliest devices that could rightly be called CPUs came with the advent of the <a href="/wiki/Stored-program_computer" title="Stored-program computer">stored-program computer</a>.
</p><p>The idea of a stored-program computer had been already present in the design of <a href="/wiki/J._Presper_Eckert" title="J. Presper Eckert">J. Presper Eckert</a> and <a href="/wiki/John_William_Mauchly" class="mw-redirect" title="John William Mauchly">John William Mauchly</a>'s <a href="/wiki/ENIAC" title="ENIAC">ENIAC</a>, but was initially omitted so that ENIAC could be finished sooner.<sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;14&#93;</a></sup> On June 30, 1945, before ENIAC was made, mathematician <a href="/wiki/John_von_Neumann" title="John von Neumann">John von Neumann</a> distributed a paper entitled <i><a href="/wiki/First_Draft_of_a_Report_on_the_EDVAC" title="First Draft of a Report on the EDVAC">First Draft of a Report on the EDVAC</a></i>. It was the outline of a stored-program computer that would eventually be completed in August 1949.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15">&#91;15&#93;</a></sup> <a href="/wiki/EDVAC" title="EDVAC">EDVAC</a> was designed to perform a certain number of instructions (or operations) of various types. Significantly, the programs written for EDVAC were to be stored in high-speed <a href="/wiki/Memory_(computers)" class="mw-redirect" title="Memory (computers)">computer memory</a> rather than specified by the physical wiring of the computer.<sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;16&#93;</a></sup> This overcame a severe limitation of ENIAC, which was the considerable time and effort required to reconfigure the computer to perform a new task.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">&#91;17&#93;</a></sup> With von Neumann's design, the program that EDVAC ran could be changed simply by changing the contents of the memory. EDVAC was not the first stored-program computer; the <a href="/wiki/Manchester_Baby" title="Manchester Baby">Manchester Baby</a>, which was a small-scale experimental stored-program computer, ran its first program on 21 June 1948<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;18&#93;</a></sup> and the <a href="/wiki/Manchester_Mark_1" title="Manchester Mark 1">Manchester Mark 1</a> ran its first program during the night of 16–17 June 1949.<sup id="cite_ref-19" class="reference"><a href="#cite_note-19">&#91;19&#93;</a></sup>
</p><p>Early CPUs were custom designs used as part of a larger and sometimes distinctive computer.<sup id="cite_ref-20" class="reference"><a href="#cite_note-20">&#91;20&#93;</a></sup> However, this method of designing custom CPUs for a particular application has largely given way to the development of multi-purpose processors produced in large quantities. This standardization began in the era of discrete <a href="/wiki/Transistor" title="Transistor">transistor</a> <a href="/wiki/Mainframe_computer" title="Mainframe computer">mainframes</a> and <a href="/wiki/Minicomputer" title="Minicomputer">minicomputers</a>, and has rapidly accelerated with the popularization of the <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> (IC). The IC has allowed increasingly complex CPUs to be designed and manufactured to tolerances on the order of <a href="/wiki/Nanometre" title="Nanometre">nanometers</a>.<sup id="cite_ref-nobel_21-0" class="reference"><a href="#cite_note-nobel-21">&#91;21&#93;</a></sup> Both the miniaturization and standardization of CPUs have increased the presence of digital devices in modern life far beyond the limited application of dedicated computing machines. Modern microprocessors appear in electronic devices ranging from automobiles<sup id="cite_ref-22" class="reference"><a href="#cite_note-22">&#91;22&#93;</a></sup> to cellphones,<sup id="cite_ref-23" class="reference"><a href="#cite_note-23">&#91;23&#93;</a></sup> and sometimes even in toys.<sup id="cite_ref-24" class="reference"><a href="#cite_note-24">&#91;24&#93;</a></sup><sup id="cite_ref-25" class="reference"><a href="#cite_note-25">&#91;25&#93;</a></sup>
</p><p>While von Neumann is most often credited with the design of the stored-program computer because of his design of EDVAC, and the design became known as the <a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">von Neumann architecture</a>, others before him, such as <a href="/wiki/Konrad_Zuse" title="Konrad Zuse">Konrad Zuse</a>, had suggested and implemented similar ideas.<sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;26&#93;</a></sup> The so-called <a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard architecture</a> of the <a href="/wiki/Harvard_Mark_I" title="Harvard Mark I">Harvard Mark I</a>, which was completed before EDVAC,<sup id="cite_ref-27" class="reference"><a href="#cite_note-27">&#91;27&#93;</a></sup><sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;28&#93;</a></sup> also used a stored-program design using <a href="/wiki/Punched_tape" title="Punched tape">punched paper tape</a> rather than electronic memory.<sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;29&#93;</a></sup> The key difference between the von Neumann and Harvard architectures is that the latter separates the storage and treatment of CPU instructions and data, while the former uses the same memory space for both.<sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;30&#93;</a></sup> Most modern CPUs are primarily von Neumann in design, but CPUs with the Harvard architecture are seen as well, especially in embedded applications; for instance, the <a href="/wiki/Atmel_AVR" class="mw-redirect" title="Atmel AVR">Atmel AVR</a> microcontrollers are Harvard-architecture processors.<sup id="cite_ref-31" class="reference"><a href="#cite_note-31">&#91;31&#93;</a></sup>
</p><p><a href="/wiki/Relay" title="Relay">Relays</a> and <a href="/wiki/Vacuum_tube" title="Vacuum tube">vacuum tubes</a> (thermionic tubes) were commonly used as switching elements;<sup id="cite_ref-32" class="reference"><a href="#cite_note-32">&#91;32&#93;</a></sup><sup id="cite_ref-33" class="reference"><a href="#cite_note-33">&#91;33&#93;</a></sup> a useful computer requires thousands or tens of thousands of switching devices. The overall speed of a system is dependent on the speed of the switches. <a href="/wiki/Vacuum-tube_computer" title="Vacuum-tube computer">Vacuum-tube computers</a> such as EDVAC tended to average eight hours between failures, whereas relay computers—such as the slower but earlier <a href="/wiki/Harvard_Mark_I" title="Harvard Mark I">Harvard Mark I</a>—failed very rarely.<sup id="cite_ref-weik1961_13-1" class="reference"><a href="#cite_note-weik1961-13">&#91;13&#93;</a></sup> In the end, tube-based CPUs became dominant because the significant speed advantages afforded generally outweighed the reliability problems. Most of these early synchronous CPUs ran at low <a href="/wiki/Clock_rate" title="Clock rate">clock rates</a> compared to modern microelectronic designs. Clock signal frequencies ranging from 100 <a href="/wiki/Hertz" title="Hertz">kHz</a> to 4&#160;MHz were very common at this time, limited largely by the speed of the switching devices they were built with.<sup id="cite_ref-34" class="reference"><a href="#cite_note-34">&#91;34&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Transistor_CPUs">Transistor CPUs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=2" title="Edit section: Transistor CPUs"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:IBM_PPC604e_200.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/a/a7/IBM_PPC604e_200.jpg/220px-IBM_PPC604e_200.jpg" decoding="async" width="220" height="220" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/a7/IBM_PPC604e_200.jpg/330px-IBM_PPC604e_200.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/a7/IBM_PPC604e_200.jpg/440px-IBM_PPC604e_200.jpg 2x" data-file-width="852" data-file-height="852" /></a><figcaption>IBM PowerPC 604e processor</figcaption></figure>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Transistor_computer" title="Transistor computer">Transistor computer</a></div>
<p>The design complexity of CPUs increased as various technologies facilitated the building of smaller and more reliable electronic devices. The first such improvement came with the advent of the <a href="/wiki/Transistor" title="Transistor">transistor</a>. Transistorized CPUs during the 1950s and 1960s no longer had to be built out of bulky, unreliable, and fragile switching elements, like <a href="/wiki/Vacuum_tube" title="Vacuum tube">vacuum tubes</a> and <a href="/wiki/Relay" title="Relay">relays</a>.<sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;35&#93;</a></sup> With this improvement, more complex and reliable CPUs were built onto one or several <a href="/wiki/Printed_circuit_board" title="Printed circuit board">printed circuit boards</a> containing discrete (individual) components.
</p><p>In 1964, <a href="/wiki/IBM" title="IBM">IBM</a> introduced its <a href="/wiki/IBM_System/360" title="IBM System/360">IBM System/360</a> computer architecture that was used in a series of computers capable of running the same programs with different speeds and performances.<sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;36&#93;</a></sup> This was significant at a time when most electronic computers were incompatible with one another, even those made by the same manufacturer. To facilitate this improvement, IBM used the concept of a <a href="/wiki/Microprogram" class="mw-redirect" title="Microprogram">microprogram</a> (often called "microcode"), which still sees widespread use in modern CPUs.<sup id="cite_ref-amdahl1964_37-0" class="reference"><a href="#cite_note-amdahl1964-37">&#91;37&#93;</a></sup> The System/360 architecture was so popular that it dominated the <a href="/wiki/Mainframe_computer" title="Mainframe computer">mainframe computer</a> market for decades and left a legacy that is continued by similar modern computers like the IBM <a href="/wiki/IBM_System_z" class="mw-redirect" title="IBM System z">zSeries</a>.<sup id="cite_ref-38" class="reference"><a href="#cite_note-38">&#91;38&#93;</a></sup><sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;39&#93;</a></sup> In 1965, <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a> (DEC) introduced another influential computer aimed at the scientific and research markets—the <a href="/wiki/PDP-8" title="PDP-8">PDP-8</a>.<sup id="cite_ref-40" class="reference"><a href="#cite_note-40">&#91;40&#93;</a></sup>
</p>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Board_with_SPARC64_VIIIfx_processors_on_display_in_Fujitsu_HQ.JPG" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/c/c8/Board_with_SPARC64_VIIIfx_processors_on_display_in_Fujitsu_HQ.JPG/220px-Board_with_SPARC64_VIIIfx_processors_on_display_in_Fujitsu_HQ.JPG" decoding="async" width="220" height="293" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/c/c8/Board_with_SPARC64_VIIIfx_processors_on_display_in_Fujitsu_HQ.JPG/330px-Board_with_SPARC64_VIIIfx_processors_on_display_in_Fujitsu_HQ.JPG 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/c/c8/Board_with_SPARC64_VIIIfx_processors_on_display_in_Fujitsu_HQ.JPG/440px-Board_with_SPARC64_VIIIfx_processors_on_display_in_Fujitsu_HQ.JPG 2x" data-file-width="3448" data-file-height="4592" /></a><figcaption>Fujitsu board with SPARC64 VIIIfx processors</figcaption></figure>
<p>Transistor-based computers had several distinct advantages over their predecessors. Aside from facilitating increased reliability and lower power consumption, transistors also allowed CPUs to operate at much higher speeds because of the short switching time of a transistor in comparison to a tube or relay.<sup id="cite_ref-41" class="reference"><a href="#cite_note-41">&#91;41&#93;</a></sup> The increased reliability and dramatically increased speed of the switching elements, which were almost exclusively transistors by this time; CPU clock rates in the tens of megahertz were easily obtained during this period.<sup id="cite_ref-pcgamer_42-0" class="reference"><a href="#cite_note-pcgamer-42">&#91;42&#93;</a></sup> Additionally, while discrete transistor and IC CPUs were in heavy usage, new high-performance designs like <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">single instruction, multiple data</a> (SIMD) <a href="/wiki/Vector_processor" title="Vector processor">vector processors</a> began to appear.<sup id="cite_ref-patterson_43-0" class="reference"><a href="#cite_note-patterson-43">&#91;43&#93;</a></sup> These early experimental designs later gave rise to the era of specialized <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> like those made by <a href="/wiki/Cray" title="Cray">Cray Inc</a> and <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu Ltd</a>.<sup id="cite_ref-patterson_43-1" class="reference"><a href="#cite_note-patterson-43">&#91;43&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Small-scale_integration_CPUs">Small-scale integration CPUs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=3" title="Edit section: Small-scale integration CPUs"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:PDP-8i_cpu.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/0/03/PDP-8i_cpu.jpg/220px-PDP-8i_cpu.jpg" decoding="async" width="220" height="165" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/03/PDP-8i_cpu.jpg/330px-PDP-8i_cpu.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/0/03/PDP-8i_cpu.jpg/440px-PDP-8i_cpu.jpg 2x" data-file-width="1600" data-file-height="1200" /></a><figcaption>CPU, <a href="/wiki/Magnetic-core_memory" title="Magnetic-core memory">core memory</a> and <a href="/wiki/External_bus" class="mw-redirect" title="External bus">external bus</a> interface of a DEC <a href="/wiki/PDP-8" title="PDP-8">PDP-8</a>/I, made of medium-scale integrated circuits</figcaption></figure>
<p>During this period, a method of manufacturing many interconnected transistors in a compact space was developed. The <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuit</a> (IC) allowed a large number of transistors to be manufactured on a single <a href="/wiki/Semiconductor" title="Semiconductor">semiconductor</a>-based <a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">die</a>, or "chip". At first, only very basic non-specialized digital circuits such as <a href="/wiki/NOR_gate" title="NOR gate">NOR gates</a> were miniaturized into ICs.<sup id="cite_ref-44" class="reference"><a href="#cite_note-44">&#91;44&#93;</a></sup> CPUs based on these "building block" ICs are generally referred to as "small-scale integration" (SSI) devices. SSI ICs, such as the ones used in the <a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">Apollo Guidance Computer</a>, usually contained up to a few dozen transistors. To build an entire CPU out of SSI ICs required thousands of individual chips, but still consumed much less space and power than earlier discrete transistor designs.<sup id="cite_ref-45" class="reference"><a href="#cite_note-45">&#91;45&#93;</a></sup>
</p><p>IBM's <a href="/wiki/System/370" class="mw-redirect" title="System/370">System/370</a>, follow-on to the System/360, used SSI ICs rather than <a href="/wiki/Solid_Logic_Technology" title="Solid Logic Technology">Solid Logic Technology</a> discrete-transistor modules.<sup id="cite_ref-46" class="reference"><a href="#cite_note-46">&#91;46&#93;</a></sup><sup id="cite_ref-47" class="reference"><a href="#cite_note-47">&#91;47&#93;</a></sup> DEC's <a href="/wiki/PDP-8" title="PDP-8">PDP-8</a>/I and KI10 <a href="/wiki/PDP-10" title="PDP-10">PDP-10</a> also switched from the individual transistors used by the PDP-8 and PDP-10 to SSI ICs,<sup id="cite_ref-48" class="reference"><a href="#cite_note-48">&#91;48&#93;</a></sup> and their extremely popular <a href="/wiki/PDP-11" title="PDP-11">PDP-11</a> line was originally built with SSI ICs, but was eventually implemented with LSI components once these became practical.
</p>
<h3><span class="mw-headline" id="Large-scale_integration_CPUs">Large-scale integration CPUs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=4" title="Edit section: Large-scale integration CPUs"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Lee Boysel published influential articles, including a 1967 "manifesto", which described how to build the equivalent of a 32-bit mainframe computer from a relatively small number of <a href="/wiki/Large-scale_integration" class="mw-redirect" title="Large-scale integration">large-scale integration</a> circuits (LSI).<sup id="cite_ref-49" class="reference"><a href="#cite_note-49">&#91;49&#93;</a></sup><sup id="cite_ref-shirriff_50-0" class="reference"><a href="#cite_note-shirriff-50">&#91;50&#93;</a></sup> The only way to build LSI chips, which are chips with a hundred or more gates, was to build them using a <a href="/wiki/Metal%E2%80%93oxide%E2%80%93semiconductor" class="mw-redirect" title="Metal–oxide–semiconductor">metal–oxide–semiconductor</a> (MOS) <a href="/wiki/Semiconductor_manufacturing_process" class="mw-redirect" title="Semiconductor manufacturing process">semiconductor manufacturing process</a> (either <a href="/wiki/PMOS_logic" title="PMOS logic">PMOS logic</a>, <a href="/wiki/NMOS_logic" title="NMOS logic">NMOS logic</a>, or <a href="/wiki/CMOS" title="CMOS">CMOS</a> logic). However, some companies continued to build processors out of bipolar <a href="/wiki/Transistor%E2%80%93transistor_logic" title="Transistor–transistor logic">transistor–transistor logic</a> (TTL) chips because bipolar junction transistors were faster than MOS chips up until the 1970s (a few companies such as <a href="/wiki/Datapoint" title="Datapoint">Datapoint</a> continued to build processors out of TTL chips until the early 1980s).<sup id="cite_ref-shirriff_50-1" class="reference"><a href="#cite_note-shirriff-50">&#91;50&#93;</a></sup> In the 1960s, MOS ICs were slower and initially considered useful only in applications that required low power.<sup id="cite_ref-51" class="reference"><a href="#cite_note-51">&#91;51&#93;</a></sup><sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;52&#93;</a></sup> Following the development of <a href="/wiki/Silicon-gate" class="mw-redirect" title="Silicon-gate">silicon-gate</a> MOS technology by <a href="/wiki/Federico_Faggin" title="Federico Faggin">Federico Faggin</a> at Fairchild Semiconductor in 1968, MOS ICs largely replaced bipolar TTL as the standard chip technology in the early 1970s.<sup id="cite_ref-53" class="reference"><a href="#cite_note-53">&#91;53&#93;</a></sup>
</p><p>As the <a href="/wiki/Microelectronic" class="mw-redirect" title="Microelectronic">microelectronic</a> technology advanced, an increasing number of transistors were placed on ICs, decreasing the number of individual ICs needed for a complete CPU. MSI and LSI ICs increased transistor counts to hundreds, and then thousands. By 1968, the number of ICs required to build a complete CPU had been reduced to 24 ICs of eight different types, with each IC containing roughly 1000 MOSFETs.<sup id="cite_ref-54" class="reference"><a href="#cite_note-54">&#91;54&#93;</a></sup> In stark contrast with its SSI and MSI predecessors, the first LSI implementation of the PDP-11 contained a CPU composed of only four LSI integrated circuits.<sup id="cite_ref-55" class="reference"><a href="#cite_note-55">&#91;55&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Microprocessors">Microprocessors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=5" title="Edit section: Microprocessors"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></div>
<style data-mw-deduplicate="TemplateStyles:r1096954695/mw-parser-output/.tmulti">.mw-parser-output .tmulti .multiimageinner{display:flex;flex-direction:column}.mw-parser-output .tmulti .trow{display:flex;flex-direction:row;clear:left;flex-wrap:wrap;width:100%;box-sizing:border-box}.mw-parser-output .tmulti .tsingle{margin:1px;float:left}.mw-parser-output .tmulti .theader{clear:both;font-weight:bold;text-align:center;align-self:center;background-color:transparent;width:100%}.mw-parser-output .tmulti .thumbcaption{background-color:transparent}.mw-parser-output .tmulti .text-align-left{text-align:left}.mw-parser-output .tmulti .text-align-right{text-align:right}.mw-parser-output .tmulti .text-align-center{text-align:center}@media all and (max-width:720px){.mw-parser-output .tmulti .thumbinner{width:100%!important;box-sizing:border-box;max-width:none!important;align-items:center}.mw-parser-output .tmulti .trow{justify-content:center}.mw-parser-output .tmulti .tsingle{float:none!important;max-width:100%!important;box-sizing:border-box;text-align:center}.mw-parser-output .tmulti .tsingle .thumbcaption{text-align:left}.mw-parser-output .tmulti .trow>.thumbcaption{text-align:center}}</style><div class="thumb tmulti tright"><div class="thumbinner multiimageinner" style="width:224px;max-width:224px"><div class="trow"><div class="tsingle" style="width:222px;max-width:222px"><div class="thumbimage"><span typeof="mw:File"><a href="/wiki/File:80486dx2-large.jpg" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/0/02/80486dx2-large.jpg/220px-80486dx2-large.jpg" decoding="async" width="220" height="164" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/02/80486dx2-large.jpg/330px-80486dx2-large.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/0/02/80486dx2-large.jpg/440px-80486dx2-large.jpg 2x" data-file-width="1341" data-file-height="1002" /></a></span></div><div class="thumbcaption"><a href="/wiki/Die_(integrated_circuit)" title="Die (integrated circuit)">Die</a> of an <a href="/wiki/Intel_80486DX2" class="mw-redirect" title="Intel 80486DX2">Intel 80486DX2</a> microprocessor (actual size: 12 × 6.75&#160;mm) in its packaging</div></div></div><div class="trow"><div class="tsingle" style="width:222px;max-width:222px"><div class="thumbimage"><span typeof="mw:File"><a href="/wiki/File:EBIntel_Corei5.JPG" class="mw-file-description"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/5/52/EBIntel_Corei5.JPG/220px-EBIntel_Corei5.JPG" decoding="async" width="220" height="176" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/5/52/EBIntel_Corei5.JPG/330px-EBIntel_Corei5.JPG 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/5/52/EBIntel_Corei5.JPG/440px-EBIntel_Corei5.JPG 2x" data-file-width="3716" data-file-height="2974" /></a></span></div><div class="thumbcaption"><a href="/wiki/Intel" title="Intel">Intel</a> Core i5 CPU on a <a href="/wiki/Sony_Vaio_E_series" title="Sony Vaio E series">Vaio E series</a> laptop motherboard (on the right, beneath the <a href="/wiki/Heat_pipe" title="Heat pipe">heat pipe</a>)</div></div></div></div></div>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Laptop-intel-core2duo-t5500.jpg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/3/36/Laptop-intel-core2duo-t5500.jpg/220px-Laptop-intel-core2duo-t5500.jpg" decoding="async" width="220" height="293" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/36/Laptop-intel-core2duo-t5500.jpg/330px-Laptop-intel-core2duo-t5500.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/36/Laptop-intel-core2duo-t5500.jpg/440px-Laptop-intel-core2duo-t5500.jpg 2x" data-file-width="1536" data-file-height="2048" /></a><figcaption>Inside of a laptop, with the CPU removed from socket</figcaption></figure>
<p>Since microprocessors were first introduced they have almost completely overtaken all other central processing unit implementation methods. The first commercially available microprocessor, made in 1971, was the <a href="/wiki/Intel_4004" title="Intel 4004">Intel 4004</a>, and the first widely used microprocessor, made in 1974, was the <a href="/wiki/Intel_8080" title="Intel 8080">Intel 8080</a>. Mainframe and minicomputer manufacturers of the time launched proprietary IC development programs to upgrade their older <a href="/wiki/Computer_architecture" title="Computer architecture">computer architectures</a>, and eventually produced <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set</a> compatible microprocessors that were backward-compatible with their older hardware and software. Combined with the advent and eventual success of the ubiquitous <a href="/wiki/Personal_computer" title="Personal computer">personal computer</a>, the term <i>CPU</i> is now applied almost exclusively<sup id="cite_ref-56" class="reference"><a href="#cite_note-56">&#91;a&#93;</a></sup> to microprocessors. Several CPUs (denoted <i>cores</i>) can be combined in a single processing chip.<sup id="cite_ref-57" class="reference"><a href="#cite_note-57">&#91;56&#93;</a></sup>
</p><p><span class="anchor" id="DISCRETE-PROCESSOR"></span>
Previous generations of CPUs were implemented as <a href="/wiki/Discrete_components" class="mw-redirect" title="Discrete components">discrete components</a> and numerous small <a href="/wiki/Integrated_circuit" title="Integrated circuit">integrated circuits</a> (ICs) on one or more circuit boards.<sup id="cite_ref-58" class="reference"><a href="#cite_note-58">&#91;57&#93;</a></sup> Microprocessors, on the other hand, are CPUs manufactured on a very small number of ICs; usually just one.<sup id="cite_ref-Osborne80_59-0" class="reference"><a href="#cite_note-Osborne80-59">&#91;58&#93;</a></sup> The overall smaller CPU size, as a result of being implemented on a single die, means faster switching time because of physical factors like decreased gate <a href="/wiki/Parasitic_capacitance" title="Parasitic capacitance">parasitic capacitance</a>.<sup id="cite_ref-60" class="reference"><a href="#cite_note-60">&#91;59&#93;</a></sup><sup id="cite_ref-61" class="reference"><a href="#cite_note-61">&#91;60&#93;</a></sup> This has allowed synchronous microprocessors to have clock rates ranging from tens of megahertz to several gigahertz. Additionally, the ability to construct exceedingly small transistors on an IC has increased the complexity and number of transistors in a single CPU many fold. This widely observed trend is described by <a href="/wiki/Moore%27s_law" title="Moore&#39;s law">Moore's law</a>, which had proven to be a fairly accurate predictor of the growth of CPU (and other IC) complexity until 2016.<sup id="cite_ref-62" class="reference"><a href="#cite_note-62">&#91;61&#93;</a></sup><sup id="cite_ref-MooresLaw_63-0" class="reference"><a href="#cite_note-MooresLaw-63">&#91;62&#93;</a></sup>
</p><p>While the complexity, size, construction and general form of CPUs have changed enormously since 1950,<sup id="cite_ref-64" class="reference"><a href="#cite_note-64">&#91;63&#93;</a></sup> the basic design and function has not changed much at all. Almost all common CPUs today can be very accurately described as von Neumann stored-program machines.<sup id="cite_ref-65" class="reference"><a href="#cite_note-65">&#91;64&#93;</a></sup><sup id="cite_ref-67" class="reference"><a href="#cite_note-67">&#91;b&#93;</a></sup> As Moore's law no longer holds, concerns have arisen about the limits of integrated circuit transistor technology. Extreme miniaturization of <a href="/wiki/Logic_gate" title="Logic gate">electronic gates</a> is causing the effects of phenomena like <a href="/wiki/Electromigration" title="Electromigration">electromigration</a> and <a href="/wiki/Subthreshold_leakage" class="mw-redirect" title="Subthreshold leakage">subthreshold leakage</a> to become much more significant.<sup id="cite_ref-68" class="reference"><a href="#cite_note-68">&#91;66&#93;</a></sup><sup id="cite_ref-69" class="reference"><a href="#cite_note-69">&#91;67&#93;</a></sup> These newer concerns are among the many factors causing researchers to investigate new methods of computing such as the <a href="/wiki/Quantum_computer" class="mw-redirect" title="Quantum computer">quantum computer</a>, as well as to expand the use of <a href="/wiki/Parallel_computing" title="Parallel computing">parallelism</a> and other methods that extend the usefulness of the classical von Neumann model.
</p>
<h2><span class="mw-headline" id="Operation">Operation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=6" title="Edit section: Operation"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The fundamental operation of most CPUs, regardless of the physical form they take, is to execute a sequence of stored <a href="/wiki/Instruction_(computing)" class="mw-redirect" title="Instruction (computing)">instructions</a> that is called a program. The instructions to be executed are kept in some kind of <a href="/wiki/Memory_(computers)" class="mw-redirect" title="Memory (computers)">computer memory</a>. Nearly all CPUs follow the fetch, decode and execute steps in their operation, which are collectively known as the <a href="/wiki/Instruction_cycle" title="Instruction cycle">instruction cycle</a>.
</p><p>After the execution of an instruction, the entire process repeats, with the next instruction cycle normally fetching the next-in-sequence instruction because of the incremented value in the <a href="/wiki/Program_counter" title="Program counter">program counter</a>. If a jump instruction was executed, the program counter will be modified to contain the address of the instruction that was jumped to and program execution continues normally. In more complex CPUs, multiple instructions can be fetched, decoded and executed simultaneously. This section describes what is generally referred to as the "<a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">classic RISC pipeline</a>", which is quite common among the simple CPUs used in many electronic devices (often called microcontrollers). It largely ignores the important role of CPU cache, and therefore the access stage of the pipeline.
</p><p>Some instructions manipulate the program counter rather than producing result data directly; such instructions are generally called "jumps" and facilitate program behavior like <a href="/wiki/Control_flow#Loops" title="Control flow">loops</a>, conditional program execution (through the use of a conditional jump), and existence of <a href="/wiki/Subroutine" class="mw-redirect" title="Subroutine">functions</a>.<sup id="cite_ref-70" class="reference"><a href="#cite_note-70">&#91;c&#93;</a></sup> In some processors, some other instructions change the state of bits in a <a href="/wiki/Status_register" title="Status register">"flags" register</a>. These flags can be used to influence how a program behaves, since they often indicate the outcome of various operations. For example, in such processors a "compare" instruction evaluates two values and sets or clears bits in the flags register to indicate which one is greater or whether they are equal; one of these flags could then be used by a later jump instruction to determine program flow.
</p>
<h3><span class="mw-headline" id="Fetch">Fetch</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=7" title="Edit section: Fetch"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Fetch involves retrieving an <a href="/wiki/Instruction_(computing)" class="mw-redirect" title="Instruction (computing)">instruction</a> (which is represented by a number or sequence of numbers) from program memory. The instruction's location (address) in program memory is determined by the <a href="/wiki/Program_counter" title="Program counter">program counter</a> (PC; called the "instruction pointer" in <a href="/wiki/X86" title="X86">Intel x86 microprocessors</a>), which stores a number that identifies the address of the next instruction to be fetched. After an instruction is fetched, the PC is incremented by the length of the instruction so that it will contain the address of the next instruction in the sequence.<sup id="cite_ref-71" class="reference"><a href="#cite_note-71">&#91;d&#93;</a></sup> Often, the instruction to be fetched must be retrieved from relatively slow memory, causing the CPU to stall while waiting for the instruction to be returned. This issue is largely addressed in modern processors by caches and pipeline architectures (see below).
</p>
<h3><span class="mw-headline" id="Decode">Decode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=8" title="Edit section: Decode"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Further information: <a href="/wiki/Instruction_set_architecture#Instruction_encoding" title="Instruction set architecture">Instruction set architecture §&#160;Instruction encoding</a></div>
<p>The instruction that the CPU fetches from memory determines what the CPU will do. In the decode step, performed by <a href="/wiki/Binary_decoder" title="Binary decoder">binary decoder</a> circuitry known as the <i>instruction decoder</i>, the instruction is converted into signals that control other parts of the CPU.
</p><p>The way in which the instruction is interpreted is defined by the CPU's instruction set architecture (ISA).<sup id="cite_ref-72" class="reference"><a href="#cite_note-72">&#91;e&#93;</a></sup> Often, one group of bits (that is, a "field") within the instruction, called the opcode, indicates which operation is to be performed, while the remaining fields usually provide supplemental information required for the operation, such as the operands. Those operands may be specified as a constant value (called an immediate value), or as the location of a value that may be a <a href="/wiki/Processor_register" title="Processor register">processor register</a> or a memory address, as determined by some <a href="/wiki/Addressing_mode" title="Addressing mode">addressing mode</a>.
</p><p>In some CPU designs the instruction decoder is implemented as a hardwired, unchangeable binary decoder circuit. In others, a <a href="/wiki/Microprogram" class="mw-redirect" title="Microprogram">microprogram</a> is used to translate instructions into sets of CPU configuration signals that are applied sequentially over multiple clock pulses. In some cases the memory that stores the microprogram is rewritable, making it possible to change the way in which the CPU decodes instructions.
</p>
<h3><span class="mw-headline" id="Execute">Execute</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=9" title="Edit section: Execute"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>After the fetch and decode steps, the execute step is performed. Depending on the CPU architecture, this may consist of a single action or a sequence of actions. During each action, control signals electrically enable or disable various parts of the CPU so they can perform all or part of the desired operation. The action is then completed, typically in response to a clock pulse. Very often the results are written to an internal CPU register for quick access by subsequent instructions. In other cases results may be written to slower, but less expensive and higher capacity <a href="/wiki/Random-access_memory" title="Random-access memory">main memory</a>.
</p><p>For example, if an instruction that performs addition is to be executed, registers containing operands (numbers to be summed) are activated, as are the parts of the <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">arithmetic logic unit</a> (ALU) that perform addition. When the clock pulse occurs, the operands flow from the source registers into the ALU, and the sum appears at its output. On subsequent clock pulses, other components are enabled (and disabled) to move the output (the sum of the operation) to storage (e.g., a register or memory). If the resulting sum is too large (i.e., it is larger than the ALU's output word size), an arithmetic overflow flag will be set, influencing the next operation.
</p>
<h2><span class="mw-headline" id="Structure_and_implementation">Structure and implementation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=10" title="Edit section: Structure and implementation"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Processor_design" title="Processor design">Processor design</a></div>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:ABasicComputer.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/3/3a/ABasicComputer.svg/370px-ABasicComputer.svg.png" decoding="async" width="370" height="253" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/3a/ABasicComputer.svg/555px-ABasicComputer.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/3a/ABasicComputer.svg/740px-ABasicComputer.svg.png 2x" data-file-width="640" data-file-height="438" /></a><figcaption>Block diagram of a basic uniprocessor-CPU computer. Black lines indicate data flow, whereas red lines indicate control flow; arrows indicate flow directions.</figcaption></figure>
<p>Hardwired into a CPU's circuitry is a set of basic operations it can perform, called an <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set</a>. Such operations may involve, for example, adding or subtracting two numbers, comparing two numbers, or jumping to a different part of a program. Each instruction is represented by a unique combination of <a href="/wiki/Bit" title="Bit">bits</a>, known as the machine language <a href="/wiki/Opcode" title="Opcode">opcode</a>. While processing an instruction, the CPU decodes the opcode (via a <a href="/wiki/Binary_decoder" title="Binary decoder">binary decoder</a>) into control signals, which orchestrate the behavior of the CPU. A complete machine language instruction consists of an opcode and, in many cases, additional bits that specify arguments for the operation (for example, the numbers to be summed in the case of an addition operation). Going up the complexity scale, a machine language program is a collection of machine language instructions that the CPU executes.
</p><p>The actual mathematical operation for each instruction is performed by a <a href="/wiki/Combinational_logic" title="Combinational logic">combinational logic</a> circuit within the CPU's processor known as the <a href="/wiki/Arithmetic%E2%80%93logic_unit" class="mw-redirect" title="Arithmetic–logic unit">arithmetic–logic unit</a> or ALU. In general, a CPU executes an instruction by fetching it from memory, using its ALU to perform an operation, and then storing the result to memory. Besides the instructions for integer mathematics and logic operations, various other machine instructions exist, such as those for loading data from memory and storing it back, branching operations, and mathematical operations on floating-point numbers performed by the CPU's <a href="/wiki/Floating-point_unit" title="Floating-point unit">floating-point unit</a> (FPU).<sup id="cite_ref-73" class="reference"><a href="#cite_note-73">&#91;68&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Control_unit">Control unit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=11" title="Edit section: Control unit"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Control_unit" title="Control unit">Control unit</a></div>
<p>The <b>control unit</b> (CU) is a component of the CPU that directs the operation of the processor. It tells the computer's memory, arithmetic and logic unit and input and output devices how to respond to the instructions that have been sent to the processor.
</p><p>It directs the operation of the other units by providing timing and control signals. Most computer resources are managed by the CU. It directs the flow of data between the CPU and the other devices. <a href="/wiki/John_von_Neumann" title="John von Neumann">John von Neumann</a> included the control unit as part of the <a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">von Neumann architecture</a>. In modern computer designs, the control unit is typically an internal part of the CPU with its overall role and operation unchanged since its introduction.<sup id="cite_ref-74" class="reference"><a href="#cite_note-74">&#91;69&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Arithmetic_logic_unit">Arithmetic logic unit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=12" title="Edit section: Arithmetic logic unit"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a></div>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:ALU_block.gif" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/0/0f/ALU_block.gif/290px-ALU_block.gif" decoding="async" width="290" height="160" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/0f/ALU_block.gif/435px-ALU_block.gif 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/0/0f/ALU_block.gif/580px-ALU_block.gif 2x" data-file-width="1569" data-file-height="866" /></a><figcaption>Symbolic representation of an ALU and its input and output signals</figcaption></figure>
<p>The arithmetic logic unit (ALU) is a digital circuit within the processor that performs integer arithmetic and <a href="/wiki/Bitwise_logic" class="mw-redirect" title="Bitwise logic">bitwise logic</a> operations. The inputs to the ALU are the data words to be operated on (called <a href="/wiki/Operands" class="mw-redirect" title="Operands">operands</a>), status information from previous operations, and a code from the control unit indicating which operation to perform. Depending on the instruction being executed, the operands may come from <a href="/wiki/Processor_register" title="Processor register">internal CPU registers</a>, external memory, or constants generated by the ALU itself.
</p><p>When all input signals have settled and propagated through the ALU circuitry, the result of the performed operation appears at the ALU's outputs. The result consists of both a data word, which may be stored in a register or memory, and status information that is typically stored in a special, internal CPU register reserved for this purpose.
</p><p>Modern CPUs typically contain more than one ALU to improve performance.
</p>
<h3><span class="mw-headline" id="Address_generation_unit">Address generation unit</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=13" title="Edit section: Address generation unit"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a></div>
<p>The address generation unit (AGU), sometimes also called the address computation unit (ACU),<sup id="cite_ref-75" class="reference"><a href="#cite_note-75">&#91;70&#93;</a></sup> is an <a href="/wiki/Execution_unit" title="Execution unit">execution unit</a> inside the CPU that calculates <a href="/wiki/Memory_address" title="Memory address">addresses</a> used by the CPU to access <a href="/wiki/Main_memory" class="mw-redirect" title="Main memory">main memory</a>. By having address calculations handled by separate circuitry that operates in parallel with the rest of the CPU, the number of <a href="/wiki/CPU_cycle" class="mw-redirect" title="CPU cycle">CPU cycles</a> required for executing various <a href="/wiki/Machine_instruction" class="mw-redirect" title="Machine instruction">machine instructions</a> can be reduced, bringing performance improvements.
</p><p>While performing various operations, CPUs need to calculate memory addresses required for fetching data from the memory; for example, in-memory positions of <a href="/wiki/Array_element" class="mw-redirect" title="Array element">array elements</a> must be calculated before the CPU can fetch the data from actual memory locations. Those address-generation calculations involve different <a href="/wiki/Integer_arithmetic_operation" class="mw-redirect" title="Integer arithmetic operation">integer arithmetic operations</a>, such as addition, subtraction, <a href="/wiki/Modulo_operation" class="mw-redirect" title="Modulo operation">modulo operations</a>, or <a href="/wiki/Bit_shift" class="mw-redirect" title="Bit shift">bit shifts</a>. Often, calculating a memory address involves more than one general-purpose machine instruction, which do not necessarily <a href="/wiki/Instruction_cycle" title="Instruction cycle">decode and execute</a> quickly. By incorporating an AGU into a CPU design, together with introducing specialized instructions that use the AGU, various address-generation calculations can be offloaded from the rest of the CPU, and can often be executed quickly in a single CPU cycle.
</p><p>Capabilities of an AGU depend on a particular CPU and its <a href="/wiki/Computer_architecture" title="Computer architecture">architecture</a>. Thus, some AGUs implement and expose more address-calculation operations, while some also include more advanced specialized instructions that can operate on multiple <a href="/wiki/Operand" title="Operand">operands</a> at a time. Some CPU architectures include multiple AGUs so more than one address-calculation operation can be executed simultaneously, which brings further performance improvements due to the <a href="/wiki/Superscalar" class="mw-redirect" title="Superscalar">superscalar</a> nature of advanced CPU designs. For example, <a href="/wiki/Intel" title="Intel">Intel</a> incorporates multiple AGUs into its <a href="/wiki/Sandy_Bridge_(microarchitecture)" class="mw-redirect" title="Sandy Bridge (microarchitecture)">Sandy Bridge</a> and <a href="/wiki/Haswell_(microarchitecture)" title="Haswell (microarchitecture)">Haswell</a> <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitectures</a>, which increase bandwidth of the CPU memory subsystem by allowing multiple memory-access instructions to be executed in parallel.
</p>
<h3><span id="Memory_management_unit_.28MMU.29"></span><span class="mw-headline" id="Memory_management_unit_(MMU)">Memory management unit (MMU)</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=14" title="Edit section: Memory management unit (MMU)"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a></div>
<p>Many microprocessors (in smartphones and desktop, laptop, server computers) have a memory management unit, translating logical addresses into physical RAM addresses, providing <a href="/wiki/Memory_protection" title="Memory protection">memory protection</a> and <a href="/wiki/Paging" class="mw-redirect" title="Paging">paging</a> abilities, useful for <a href="/wiki/Virtual_memory" title="Virtual memory">virtual memory</a>. Simpler processors, especially <a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a>, usually don't include an MMU.
</p>
<h3><span class="mw-headline" id="Cache">Cache</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=15" title="Edit section: Cache"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A <a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a><sup id="cite_ref-76" class="reference"><a href="#cite_note-76">&#91;71&#93;</a></sup> is a <a href="/wiki/Hardware_cache" class="mw-redirect" title="Hardware cache">hardware cache</a> used by the central processing unit (CPU) of a <a href="/wiki/Computer" title="Computer">computer</a> to reduce the average cost (time or energy) to access <a href="/wiki/Data_(computing)" class="mw-redirect" title="Data (computing)">data</a> from the <a href="/wiki/Main_memory" class="mw-redirect" title="Main memory">main memory</a>. A cache is a smaller, faster memory, closer to a <a href="/wiki/Processor_core" class="mw-redirect" title="Processor core">processor core</a>, which stores copies of the data from frequently used main <a href="/wiki/Memory_location" class="mw-redirect" title="Memory location">memory locations</a>. Most CPUs have different independent caches, including <a href="/wiki/Instruction_cache" class="mw-redirect" title="Instruction cache">instruction</a> and <a href="/wiki/Data_cache" class="mw-redirect" title="Data cache">data caches</a>, where the data cache is usually organized as a hierarchy of more cache levels (L1, L2, L3, L4, etc.).
</p><p>All modern (fast) CPUs (with few specialized exceptions<sup id="cite_ref-77" class="reference"><a href="#cite_note-77">&#91;f&#93;</a></sup>) have multiple levels of CPU caches. The first CPUs that used a cache had only one level of cache; unlike later level 1 caches, it was not split into L1d (for data) and L1i (for instructions). Almost all current CPUs with caches have a split L1 cache. They also have L2 caches and, for larger processors, L3 caches as well. The L2 cache is usually not split and acts as a common repository for the already split L1 cache. Every core of a <a href="/wiki/Multi-core_processor" title="Multi-core processor">multi-core processor</a> has a dedicated L2 cache and is usually not shared between the cores. The L3 cache, and higher-level caches, are shared between the cores and are not split. An L4 cache is currently uncommon, and is generally on <a href="/wiki/Dynamic_random-access_memory" title="Dynamic random-access memory">dynamic random-access memory</a> (DRAM), rather than on <a href="/wiki/Static_random-access_memory" title="Static random-access memory">static random-access memory</a> (SRAM), on a separate die or chip. That was also the case historically with L1, while bigger chips have allowed integration of it and generally all cache levels, with the possible exception of the last level. Each extra level of cache tends to be bigger and is optimized differently.
</p><p>Other types of caches exist (that are not counted towards the "cache size" of the most important caches mentioned above), such as the <a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">translation lookaside buffer</a> (TLB) that is part of the <a href="/wiki/Memory_management_unit" title="Memory management unit">memory management unit</a> (MMU) that most CPUs have.
</p><p>Caches are generally sized in powers of two: 2, 8, 16 etc. <a href="/wiki/Kibibyte" class="mw-redirect" title="Kibibyte">KiB</a> or <a href="/wiki/Mebibyte" class="mw-redirect" title="Mebibyte">MiB</a> (for larger non-L1) sizes, although the <a href="/wiki/IBM_z13_(microprocessor)" class="mw-redirect" title="IBM z13 (microprocessor)">IBM z13</a> has a 96 KiB L1 instruction cache.<sup id="cite_ref-78" class="reference"><a href="#cite_note-78">&#91;72&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Clock_rate">Clock rate</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=16" title="Edit section: Clock rate"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></div>
<p>Most CPUs are <a href="/wiki/Synchronous_circuit" title="Synchronous circuit">synchronous circuits</a>, which means they employ a <a href="/wiki/Clock_signal" title="Clock signal">clock signal</a> to pace their sequential operations. The clock signal is produced by an external <a href="/wiki/Electronic_oscillator" title="Electronic oscillator">oscillator circuit</a> that generates a consistent number of pulses each second in the form of a periodic <a href="/wiki/Square_wave" title="Square wave">square wave</a>. The frequency of the clock pulses determines the rate at which a CPU executes instructions and, consequently, the faster the clock, the more instructions the CPU will execute each second.
</p><p>To ensure proper operation of the CPU, the clock period is longer than the maximum time needed for all signals to propagate (move) through the CPU. In setting the clock period to a value well above the worst-case <a href="/wiki/Propagation_delay" title="Propagation delay">propagation delay</a>, it is possible to design the entire CPU and the way it moves data around the "edges" of the rising and falling clock signal. This has the advantage of simplifying the CPU significantly, both from a design perspective and a component-count perspective. However, it also carries the disadvantage that the entire CPU must wait on its slowest elements, even though some portions of it are much faster. This limitation has largely been compensated for by various methods of increasing CPU parallelism (see below).
</p><p>However, architectural improvements alone do not solve all of the drawbacks of globally synchronous CPUs. For example, a clock signal is subject to the delays of any other electrical signal. Higher clock rates in increasingly complex CPUs make it more difficult to keep the clock signal in phase (synchronized) throughout the entire unit. This has led many modern CPUs to require multiple identical clock signals to be provided to avoid delaying a single signal significantly enough to cause the CPU to malfunction. Another major issue, as clock rates increase dramatically, is the amount of heat that is <a href="/wiki/CPU_power_dissipation" class="mw-redirect" title="CPU power dissipation">dissipated by the CPU</a>. The constantly changing clock causes many components to switch regardless of whether they are being used at that time. In general, a component that is switching uses more energy than an element in a static state. Therefore, as clock rate increases, so does energy consumption, causing the CPU to require more <a href="/wiki/Heat_dissipation" class="mw-redirect" title="Heat dissipation">heat dissipation</a> in the form of <a href="/wiki/CPU_cooling" class="mw-redirect" title="CPU cooling">CPU cooling</a> solutions.
</p><p>One method of dealing with the switching of unneeded components is called <a href="/wiki/Clock_gating" title="Clock gating">clock gating</a>, which involves turning off the clock signal to unneeded components (effectively disabling them). However, this is often regarded as difficult to implement and therefore does not see common usage outside of very low-power designs. One notable recent CPU design that uses extensive clock gating is the IBM <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a>-based <a href="/wiki/Xenon_(processor)" title="Xenon (processor)">Xenon</a> used in the <a href="/wiki/Xbox_360" title="Xbox 360">Xbox 360</a>; this reduces the power requirements of the Xbox 360.<sup id="cite_ref-79" class="reference"><a href="#cite_note-79">&#91;73&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Clockless_CPUs">Clockless CPUs</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=17" title="Edit section: Clockless CPUs"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Another method of addressing some of the problems with a global clock signal is the removal of the clock signal altogether. While removing the global clock signal makes the design process considerably more complex in many ways, asynchronous (or clockless) designs carry marked advantages in power consumption and <a href="/wiki/Heat_dissipation" class="mw-redirect" title="Heat dissipation">heat dissipation</a> in comparison with similar synchronous designs. While somewhat uncommon, entire <a href="/wiki/Asynchronous_circuit#Asynchronous_CPU" title="Asynchronous circuit">asynchronous CPUs</a> have been built without using a global clock signal. Two notable examples of this are the <a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM</a> compliant <a href="/wiki/AMULET_microprocessor" class="mw-redirect" title="AMULET microprocessor">AMULET</a> and the <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> R3000 compatible MiniMIPS.<sup id="cite_ref-:2_80-0" class="reference"><a href="#cite_note-:2-80">&#91;74&#93;</a></sup>
</p><p>Rather than totally removing the clock signal, some CPU designs allow certain portions of the device to be asynchronous, such as using asynchronous <a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">ALUs</a> in conjunction with superscalar pipelining to achieve some arithmetic performance gains. While it is not altogether clear whether totally asynchronous designs can perform at a comparable or better level than their synchronous counterparts, it is evident that they do at least excel in simpler math operations. This, combined with their excellent power consumption and heat dissipation properties, makes them very suitable for <a href="/wiki/Embedded_computer" class="mw-redirect" title="Embedded computer">embedded computers</a>.<sup id="cite_ref-81" class="reference"><a href="#cite_note-81">&#91;75&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Voltage_regulator_module">Voltage regulator module</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=18" title="Edit section: Voltage regulator module"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Voltage_regulator_module" title="Voltage regulator module">Voltage regulator module</a></div>
<p>Many modern CPUs have a die-integrated power managing module which regulates on-demand voltage supply to the CPU circuitry allowing it to keep balance between performance and power consumption.
</p>
<h3><span class="mw-headline" id="Integer_range">Integer range</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=19" title="Edit section: Integer range"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Every CPU represents numerical values in a specific way. For example, some early digital computers represented numbers as familiar <a href="/wiki/Decimal" title="Decimal">decimal</a> (base 10) <a href="/wiki/Numeral_system" title="Numeral system">numeral system</a> values, and others have employed more unusual representations such as <a href="/wiki/Balanced_ternary" title="Balanced ternary">ternary</a> (base three). Nearly all modern CPUs represent numbers in <a href="/wiki/Binary_numeral_system" class="mw-redirect" title="Binary numeral system">binary</a> form, with each digit being represented by some two-valued physical quantity such as a "high" or "low" <a href="/wiki/Volt" title="Volt">voltage</a>.<sup id="cite_ref-82" class="reference"><a href="#cite_note-82">&#91;g&#93;</a></sup>
</p>
<figure class="mw-default-size mw-halign-left" typeof="mw:File/Thumb"><a href="/wiki/File:Binary_Forty.PNG" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/2/25/Binary_Forty.PNG/220px-Binary_Forty.PNG" decoding="async" width="220" height="57" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/25/Binary_Forty.PNG/330px-Binary_Forty.PNG 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/25/Binary_Forty.PNG/440px-Binary_Forty.PNG 2x" data-file-width="773" data-file-height="199" /></a><figcaption>A six-bit word containing the binary encoded representation of decimal value 40. Most modern CPUs employ word sizes that are a power of two, for example 8, 16, 32 or 64 bits.</figcaption></figure>
<p>Related to numeric representation is the size and precision of integer numbers that a CPU can represent. In the case of a binary CPU, this is measured by the number of bits (significant digits of a binary encoded integer) that the CPU can process in one operation, which is commonly called <a href="/wiki/Word_(data_type)" class="mw-redirect" title="Word (data type)"><i>word size</i></a>, <i>bit width</i>, <i>data path width</i>, <i>integer precision</i>, or <i>integer size</i>. A CPU's integer size determines the range of integer values on which it can directly operate.<sup id="cite_ref-83" class="reference"><a href="#cite_note-83">&#91;h&#93;</a></sup> For example, an <a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a> CPU can directly manipulate integers represented by eight bits, which have a range of 256 (2<sup>8</sup>) discrete integer values.
</p><p>Integer range can also affect the number of memory locations the CPU can directly address (an address is an integer value representing a specific memory location). For example, if a binary CPU uses 32 bits to represent a memory address then it can directly address 2<sup>32</sup> memory locations. To circumvent this limitation and for various other reasons, some CPUs use mechanisms (such as <a href="/wiki/Bank_switching" title="Bank switching">bank switching</a>) that allow additional memory to be addressed.
</p><p>CPUs with larger word sizes require more circuitry and consequently are physically larger, cost more and consume more power (and therefore generate more heat). As a result, smaller 4- or 8-bit <a href="/wiki/Microcontroller" title="Microcontroller">microcontrollers</a> are commonly used in modern applications even though CPUs with much larger word sizes (such as 16, 32, 64, even 128-bit) are available. When higher performance is required, however, the benefits of a larger word size (larger data ranges and address spaces) may outweigh the disadvantages. A CPU can have internal data paths shorter than the word size to reduce size and cost. For example, even though the <a href="/wiki/IBM_System/360" title="IBM System/360">IBM System/360</a> <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> was a 32-bit instruction set, the System/360 <a href="/wiki/IBM_System/360_Model_30" title="IBM System/360 Model 30">Model 30</a> and <a href="/wiki/IBM_System/360_Model_40" title="IBM System/360 Model 40">Model 40</a> had 8-bit data paths in the arithmetic logical unit, so that a 32-bit add required four cycles, one for each 8 bits of the operands, and, even though the <a href="/wiki/Motorola_68000_series" title="Motorola 68000 series">Motorola 68000 series</a> instruction set was a 32-bit instruction set, the <a href="/wiki/Motorola_68000" title="Motorola 68000">Motorola 68000</a> and <a href="/wiki/Motorola_68010" title="Motorola 68010">Motorola 68010</a> had 16-bit data paths in the arithmetic logical unit, so that a 32-bit add required two cycles.
</p><p>To gain some of the advantages afforded by both lower and higher bit lengths, many <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction sets</a> have different bit widths for integer and floating-point data, allowing CPUs implementing that instruction set to have different bit widths for different portions of the device. For example, the IBM <a href="/wiki/System/360" class="mw-redirect" title="System/360">System/360</a> instruction set was primarily 32 bit, but supported 64-bit <a href="/wiki/Floating-point_arithmetic" title="Floating-point arithmetic">floating-point</a> values to facilitate greater accuracy and range in floating-point numbers.<sup id="cite_ref-amdahl1964_37-1" class="reference"><a href="#cite_note-amdahl1964-37">&#91;37&#93;</a></sup> The System/360 Model 65 had an 8-bit adder for decimal and fixed-point binary arithmetic and a 60-bit adder for floating-point arithmetic.<sup id="cite_ref-84" class="reference"><a href="#cite_note-84">&#91;76&#93;</a></sup> Many later CPU designs use similar mixed bit width, especially when the processor is meant for general-purpose use where a reasonable balance of integer and floating-point capability is required.
</p>
<h3><span class="mw-headline" id="Parallelism">Parallelism</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=20" title="Edit section: Parallelism"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Parallel_computing" title="Parallel computing">Parallel computing</a></div>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Nopipeline.png" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2c/Nopipeline.png/440px-Nopipeline.png" decoding="async" width="440" height="79" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2c/Nopipeline.png/660px-Nopipeline.png 1.5x, //upload.wikimedia.org/wikipedia/commons/2/2c/Nopipeline.png 2x" data-file-width="876" data-file-height="157" /></a><figcaption>Model of a subscalar CPU, in which it takes fifteen clock cycles to complete three instructions</figcaption></figure>
<p>The description of the basic operation of a CPU offered in the previous section describes the simplest form that a CPU can take. This type of CPU, usually referred to as <i>subscalar</i>, operates on and executes one instruction on one or two pieces of data at a time, that is less than one <a href="/wiki/Instructions_per_cycle" title="Instructions per cycle">instruction per clock cycle</a> (<span class="nowrap">IPC &lt; 1</span>).
</p><p>This process gives rise to an inherent inefficiency in subscalar CPUs. Since only one instruction is executed at a time, the entire CPU must wait for that instruction to complete before proceeding to the next instruction. As a result, the subscalar CPU gets "hung up" on instructions which take more than one clock cycle to complete execution. Even adding a second <a href="/wiki/Execution_unit" title="Execution unit">execution unit</a> (see below) does not improve performance much; rather than one pathway being hung up, now two pathways are hung up and the number of unused transistors is increased. This design, wherein the CPU's execution resources can operate on only one instruction at a time, can only possibly reach <i>scalar</i> performance (one instruction per clock cycle, <span class="nowrap">IPC = 1</span>). However, the performance is nearly always subscalar (less than one instruction per clock cycle, <span class="nowrap">IPC &lt; 1</span>).
</p><p>Attempts to achieve scalar and better performance have resulted in a variety of design methodologies that cause the CPU to behave less linearly and more in parallel. When referring to parallelism in CPUs, two terms are generally used to classify these design techniques:
</p>
<ul><li><i><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">instruction-level parallelism</a></i> (ILP), which seeks to increase the rate at which instructions are executed within a CPU (that is, to increase the use of on-die execution resources);</li>
<li><i><a href="/wiki/Task-level_parallelism" class="mw-redirect" title="Task-level parallelism">task-level parallelism</a></i> (TLP), which purposes to increase the number of <a href="/wiki/Thread_(computing)" title="Thread (computing)">threads</a> or <a href="/wiki/Process_(computing)" title="Process (computing)">processes</a> that a CPU can execute simultaneously.</li></ul>
<p>Each methodology differs both in the ways in which they are implemented, as well as the relative effectiveness they afford in increasing the CPU's performance for an application.<sup id="cite_ref-85" class="reference"><a href="#cite_note-85">&#91;i&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="Instruction-level_parallelism">Instruction-level parallelism</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=21" title="Edit section: Instruction-level parallelism"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction-level parallelism</a></div>
<figure class="mw-default-size mw-halign-left" typeof="mw:File/Thumb"><a href="/wiki/File:Fivestagespipeline.png" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Fivestagespipeline.png/330px-Fivestagespipeline.png" decoding="async" width="330" height="96" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/21/Fivestagespipeline.png/495px-Fivestagespipeline.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/21/Fivestagespipeline.png/660px-Fivestagespipeline.png 2x" data-file-width="972" data-file-height="282" /></a><figcaption>Basic five-stage pipeline. In the best case scenario, this pipeline can sustain a completion rate of one instruction per clock cycle.</figcaption></figure>
<p>One of the simplest methods for increased parallelism is to begin the first steps of instruction fetching and decoding before the prior instruction finishes executing. This is a technique known as <a href="/wiki/Instruction_pipelining" title="Instruction pipelining">instruction pipelining</a>, and is used in almost all modern general-purpose CPUs. Pipelining allows multiple instruction to be executed at a time by breaking the execution pathway into discrete stages. This separation can be compared to an assembly line, in which an instruction is made more complete at each stage until it exits the execution pipeline and is retired.
</p><p>Pipelining does, however, introduce the possibility for a situation where the result of the previous operation is needed to complete the next operation; a condition often termed data dependency conflict. Therefore, pipelined processors must check for these sorts of conditions and delay a portion of the pipeline if necessary. A pipelined processor can become very nearly scalar, inhibited only by pipeline stalls (an instruction spending more than one clock cycle in a stage).
</p>
<figure class="mw-default-size" typeof="mw:File/Thumb"><a href="/wiki/File:Superscalarpipeline.svg" class="mw-file-description"><img src="//upload.wikimedia.org/wikipedia/commons/thumb/4/46/Superscalarpipeline.svg/330px-Superscalarpipeline.svg.png" decoding="async" width="330" height="193" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/46/Superscalarpipeline.svg/495px-Superscalarpipeline.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/46/Superscalarpipeline.svg/660px-Superscalarpipeline.svg.png 2x" data-file-width="978" data-file-height="571" /></a><figcaption>A simple superscalar pipeline. By fetching and dispatching two instructions at a time, a maximum of two instructions per clock cycle can be completed.</figcaption></figure>
<p>Improvements in instruction pipelining led to further decreases in the idle time of CPU components. Designs that are said to be superscalar include a long instruction pipeline and multiple identical <a href="/wiki/Execution_unit" title="Execution unit">execution units</a>, such as <a href="/wiki/Load%E2%80%93store_unit" title="Load–store unit">load–store units</a>, <a href="/wiki/Arithmetic%E2%80%93logic_unit" class="mw-redirect" title="Arithmetic–logic unit">arithmetic–logic units</a>, <a href="/wiki/Floating-point_unit" title="Floating-point unit">floating-point units</a> and <a href="/wiki/Address_generation_unit" title="Address generation unit">address generation units</a>.<sup id="cite_ref-86" class="reference"><a href="#cite_note-86">&#91;77&#93;</a></sup> In a superscalar pipeline, instructions are read and passed to a dispatcher, which decides whether or not the instructions can be executed in parallel (simultaneously). If so, they are dispatched to execution units, resulting in their simultaneous execution. In general, the number of instructions that a superscalar CPU will complete in a cycle is dependent on the number of instructions it is able to dispatch simultaneously to execution units.
</p><p>Most of the difficulty in the design of a superscalar CPU architecture lies in creating an effective dispatcher. The dispatcher needs to be able to quickly determine whether instructions can be executed in parallel, as well as dispatch them in such a way as to keep as many execution units busy as possible. This requires that the instruction pipeline is filled as often as possible and requires significant amounts of <a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a>. It also makes <a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">hazard</a>-avoiding techniques like <a href="/wiki/Branch_prediction" class="mw-redirect" title="Branch prediction">branch prediction</a>, <a href="/wiki/Speculative_execution" title="Speculative execution">speculative execution</a>, <a href="/wiki/Register_renaming" title="Register renaming">register renaming</a>, <a href="/wiki/Out-of-order_execution" title="Out-of-order execution">out-of-order execution</a> and <a href="/wiki/Transactional_memory" title="Transactional memory">transactional memory</a> crucial to maintaining high levels of performance. By attempting to predict which branch (or path) a conditional instruction will take, the CPU can minimize the number of times that the entire pipeline must wait until a conditional instruction is completed. Speculative execution often provides modest performance increases by executing portions of code that may not be needed after a conditional operation completes. Out-of-order execution somewhat rearranges the order in which instructions are executed to reduce delays due to data dependencies. Also in case of <a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">single instruction stream, multiple data stream</a>, a case when a lot of data from the same type has to be processed, modern processors can disable parts of the pipeline so that when a single instruction is executed many times, the CPU skips the fetch and decode phases and thus greatly increases performance on certain occasions, especially in highly monotonous program engines such as video creation software and photo processing.
</p><p>When a fraction of the CPU is superscalar, the part that is not suffers a performance penalty due to scheduling stalls. The Intel <a href="/wiki/P5_(microarchitecture)" class="mw-redirect" title="P5 (microarchitecture)">P5</a> <a href="/wiki/Pentium" title="Pentium">Pentium</a> had two superscalar ALUs which could accept one instruction per clock cycle each, but its FPU could not. Thus the P5 was integer superscalar but not floating point superscalar. Intel's successor to the P5 architecture, <a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a>, added superscalar abilities to its floating-point features.
</p><p>Simple pipelining and superscalar design increase a CPU's ILP by allowing it to execute instructions at rates surpassing one instruction per clock cycle. Most modern CPU designs are at least somewhat superscalar, and nearly all general purpose CPUs designed in the last decade are superscalar. In later years some of the emphasis in designing high-ILP computers has been moved out of the CPU's hardware and into its software interface, or <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> (ISA). The strategy of the <a href="/wiki/Very_long_instruction_word" title="Very long instruction word">very long instruction word</a> (VLIW) causes some ILP to become implied directly by the software, reducing the CPU's work in boosting ILP and thereby reducing design complexity.
</p>
<h4><span class="mw-headline" id="Task-level_parallelism">Task-level parallelism</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=22" title="Edit section: Task-level parallelism"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main articles: <a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a> and <a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core processor</a></div>
<p>Another strategy of achieving performance is to execute multiple <a href="/wiki/Thread_(computing)" title="Thread (computing)">threads</a> or <a href="/wiki/Process_(computing)" title="Process (computing)">processes</a> in parallel. This area of research is known as <a href="/wiki/Parallel_computing" title="Parallel computing">parallel computing</a>.<sup id="cite_ref-87" class="reference"><a href="#cite_note-87">&#91;78&#93;</a></sup> In <a href="/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a>, this strategy is known as <a href="/wiki/Multiple_instruction,_multiple_data" title="Multiple instruction, multiple data">multiple instruction stream, multiple data stream</a> (MIMD).<sup id="cite_ref-88" class="reference"><a href="#cite_note-88">&#91;79&#93;</a></sup>
</p><p>One technology used for this purpose is <a href="/wiki/Multiprocessing" title="Multiprocessing">multiprocessing</a> (MP).<sup id="cite_ref-89" class="reference"><a href="#cite_note-89">&#91;80&#93;</a></sup> The initial type of this technology is known as <a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">symmetric multiprocessing</a> (SMP), where a small number of CPUs share a coherent view of their memory system. In this scheme, each CPU has additional hardware to maintain a constantly up-to-date view of memory. By avoiding stale views of memory, the CPUs can cooperate on the same program and programs can migrate from one CPU to another. To increase the number of cooperating CPUs beyond a handful, schemes such as <a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">non-uniform memory access</a> (NUMA) and <a href="/wiki/Directory-based_coherence_protocols" class="mw-redirect" title="Directory-based coherence protocols">directory-based coherence protocols</a> were introduced in the 1990s. SMP systems are limited to a small number of CPUs while NUMA systems have been built with thousands of processors. Initially, multiprocessing was built using multiple discrete CPUs and boards to implement the interconnect between the processors. When the processors and their interconnect are all implemented on a single chip, the technology is known as chip-level multiprocessing (CMP) and the single chip as a <a href="/wiki/Multi-core_processor" title="Multi-core processor">multi-core processor</a>.
</p><p>It was later recognized that finer-grain parallelism existed with a single program. A single program might have several threads (or functions) that could be executed separately or in parallel. Some of the earliest examples of this technology implemented <a href="/wiki/Input/output" title="Input/output">input/output</a> processing such as <a href="/wiki/Direct_memory_access" title="Direct memory access">direct memory access</a> as a separate thread from the computation thread. A more general approach to this technology was introduced in the 1970s when systems were designed to run multiple computation threads in parallel. This technology is known as <a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">multi-threading</a> (MT). The approach is considered more cost-effective than multiprocessing, as only a small number of components within a CPU are replicated to support MT as opposed to the entire CPU in the case of MP. In MT, the execution units and the memory system including the caches are shared among multiple threads. The downside of MT is that the hardware support for multithreading is more visible to software than that of MP and thus supervisor software like operating systems have to undergo larger changes to support MT. One type of MT that was implemented is known as <a href="/wiki/Temporal_multithreading" title="Temporal multithreading">temporal multithreading</a>, where one thread is executed until it is stalled waiting for data to return from external memory. In this scheme, the CPU would then quickly context switch to another thread which is ready to run, the switch often done in one CPU clock cycle, such as the <a href="/wiki/UltraSPARC_T1" title="UltraSPARC T1">UltraSPARC T1</a>. Another type of MT is <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a>, where instructions from multiple threads are executed in parallel within one CPU clock cycle.
</p><p>For several decades from the 1970s to early 2000s, the focus in designing high performance general purpose CPUs was largely on achieving high ILP through technologies such as pipelining, caches, superscalar execution, out-of-order execution, etc. This trend culminated in large, power-hungry CPUs such as the Intel <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a>. By the early 2000s, CPU designers were thwarted from achieving higher performance from ILP techniques due to the growing disparity between CPU operating frequencies and main memory operating frequencies as well as escalating CPU power dissipation owing to more esoteric ILP techniques.
</p><p>CPU designers then borrowed ideas from commercial computing markets such as <a href="/wiki/Transaction_processing" title="Transaction processing">transaction processing</a>, where the aggregate performance of multiple programs, also known as <a href="/wiki/Throughput" class="mw-redirect" title="Throughput">throughput</a> computing, was more important than the performance of a single thread or process.
</p><p>This reversal of emphasis is evidenced by the proliferation of dual and more core processor designs and notably, Intel's newer designs resembling its less superscalar <a href="/wiki/P6_(microarchitecture)" title="P6 (microarchitecture)">P6</a> architecture. Late designs in several processor families exhibit CMP, including the <a href="/wiki/X86-64" title="X86-64">x86-64</a> <a href="/wiki/Opteron" title="Opteron">Opteron</a> and <a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a>, the <a href="/wiki/SPARC" title="SPARC">SPARC</a> <a href="/wiki/UltraSPARC_T1" title="UltraSPARC T1">UltraSPARC T1</a>, IBM <a href="/wiki/POWER4" title="POWER4">POWER4</a> and <a href="/wiki/POWER5" title="POWER5">POWER5</a>, as well as several <a href="/wiki/Video_game_console" title="Video game console">video game console</a> CPUs like the <a href="/wiki/Xbox_360" title="Xbox 360">Xbox 360</a>'s triple-core PowerPC design, and the <a href="/wiki/PlayStation_3" title="PlayStation 3">PlayStation 3</a>'s 7-core <a href="/wiki/Cell_(microprocessor)" class="mw-redirect" title="Cell (microprocessor)">Cell microprocessor</a>.
</p>
<h4><span class="mw-headline" id="Data_parallelism">Data parallelism</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=23" title="Edit section: Data parallelism"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h4>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main articles: <a href="/wiki/Vector_processor" title="Vector processor">Vector processor</a> and <a href="/wiki/SIMD" class="mw-redirect" title="SIMD">SIMD</a></div>
<p>A less common but increasingly important paradigm of processors (and indeed, computing in general) deals with data parallelism. The processors discussed earlier are all referred to as some type of scalar device.<sup id="cite_ref-90" class="reference"><a href="#cite_note-90">&#91;j&#93;</a></sup> As the name implies, vector processors deal with multiple pieces of data in the context of one instruction. This contrasts with scalar processors, which deal with one piece of data for every instruction. Using <a href="/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a>, these two schemes of dealing with data are generally referred to as <i>single instruction</i> stream, <i>multiple data</i> stream (<a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>) and <i>single instruction</i> stream, <i>single data</i> stream (<a href="/wiki/Single_instruction,_single_data" title="Single instruction, single data">SISD</a>), respectively. The great utility in creating processors that deal with vectors of data lies in optimizing tasks that tend to require the same operation (for example, a sum or a <a href="/wiki/Dot_product" title="Dot product">dot product</a>) to be performed on a large set of data. Some classic examples of these types of tasks include <a href="/wiki/Multimedia" title="Multimedia">multimedia</a> applications (images, video and sound), as well as many types of <a href="/wiki/Scientific_computing" class="mw-redirect" title="Scientific computing">scientific</a> and engineering tasks. Whereas a scalar processor must complete the entire process of fetching, decoding and executing each instruction and value in a set of data, a vector processor can perform a single operation on a comparatively large set of data with one instruction. This is only possible when the application tends to require many steps which apply one operation to a large set of data.
</p><p>Most early vector processors, such as the <a href="/wiki/Cray-1" title="Cray-1">Cray-1</a>, were associated almost exclusively with scientific research and <a href="/wiki/Cryptography" title="Cryptography">cryptography</a> applications. However, as multimedia has largely shifted to digital media, the need for some form of SIMD in general-purpose processors has become significant. Shortly after inclusion of <a href="/wiki/Floating-point_unit" title="Floating-point unit">floating-point units</a> started to become commonplace in general-purpose processors, specifications for and implementations of SIMD execution units also began to appear for general-purpose processors.<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Manual_of_Style/Dates_and_numbers#Chronological_items" title="Wikipedia:Manual of Style/Dates and numbers"><span title="The time period mentioned near this tag is ambiguous. (September 2016)">when?</span></a></i>&#93;</sup> Some of these early SIMD specifications – like HP's <a href="/wiki/Multimedia_Acceleration_eXtensions" title="Multimedia Acceleration eXtensions">Multimedia Acceleration eXtensions</a> (MAX) and Intel's <a href="/wiki/MMX_(instruction_set)" title="MMX (instruction set)">MMX</a> – were integer-only. This proved to be a significant impediment for some software developers, since many of the applications that benefit from SIMD primarily deal with <a href="/wiki/Floating-point_arithmetic" title="Floating-point arithmetic">floating-point</a> numbers. Progressively, developers refined and remade these early designs into some of the common modern SIMD specifications, which are usually associated with one <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set architecture</a> (ISA). Some notable modern examples include Intel's <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a> (SSE) and the PowerPC-related <a href="/wiki/AltiVec" title="AltiVec">AltiVec</a> (also known as VMX).<sup id="cite_ref-91" class="reference"><a href="#cite_note-91">&#91;k&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="Hardware_performance_counter">Hardware performance counter</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=24" title="Edit section: Hardware performance counter"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h3>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Hardware_performance_counter" title="Hardware performance counter">Hardware performance counter</a></div>
<p>Many modern architectures (including embedded ones) often include <a href="/wiki/Hardware_performance_counter" title="Hardware performance counter">hardware performance counters</a> (HPC), which enables low-level (instruction-level) collection, <a href="/wiki/Benchmark_(computing)" title="Benchmark (computing)">benchmarking</a>, debugging or analysis of running software metrics.<sup id="cite_ref-92" class="reference"><a href="#cite_note-92">&#91;81&#93;</a></sup><sup id="cite_ref-93" class="reference"><a href="#cite_note-93">&#91;82&#93;</a></sup> HPC may also be used to discover and analyze unusual or suspicious activity of the software, such as <a href="/wiki/Return-oriented_programming" title="Return-oriented programming">return-oriented programming</a> (ROP) or <a href="/wiki/Sigreturn-oriented_programming" title="Sigreturn-oriented programming">sigreturn-oriented programming</a> (SROP) exploits etc.<sup id="cite_ref-94" class="reference"><a href="#cite_note-94">&#91;83&#93;</a></sup> This is usually done by software-security teams to assess and find malicious binary programs.<sup id="cite_ref-95" class="reference"><a href="#cite_note-95">&#91;84&#93;</a></sup>
</p><p>Many major vendors (such as <a href="/wiki/IBM" title="IBM">IBM</a>, <a href="/wiki/Intel" title="Intel">Intel</a>, <a href="/wiki/AMD" title="AMD">AMD</a>, and <a href="/wiki/Arm_(company)" class="mw-redirect" title="Arm (company)">Arm</a> etc.) provide software interfaces (usually written in C/C++) that can be used to collected data from CPUs <a href="/wiki/Hardware_register" title="Hardware register">registers</a> in order to get metrics.<sup id="cite_ref-96" class="reference"><a href="#cite_note-96">&#91;85&#93;</a></sup> Operating system vendors also provide software like <code><a href="/wiki/Perf_(Linux)" title="Perf (Linux)">perf</a></code> (Linux) to record, <a href="/wiki/Benchmark_(computing)" title="Benchmark (computing)">benchmark</a>, or <a href="/wiki/Tracing_(software)" title="Tracing (software)">trace</a> CPU events running kernels and applications.
</p><p>Hardware counters provide a low-overhead method for collecting comprehensive performance metrics related to a CPU's core elements (functional units, caches, main memory, etc.) – a significant advantage over software profilers.<sup id="cite_ref-97" class="reference"><a href="#cite_note-97">&#91;86&#93;</a></sup> Additionally, they generally eliminate the need to modify the underlying source code of a program.<sup id="cite_ref-98" class="reference"><a href="#cite_note-98">&#91;87&#93;</a></sup><sup id="cite_ref-99" class="reference"><a href="#cite_note-99">&#91;88&#93;</a></sup> Because hardware designs differ between architectures, the specific types and interpretations of hardware counters will also change.
</p>
<h2><span class="mw-headline" id="Privileged_modes">Privileged modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=25" title="Edit section: Privileged modes"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Most modern CPUs have <a href="/wiki/Supervisor_mode" class="mw-redirect" title="Supervisor mode">privileged modes</a> to support operating systems and virtualization.
</p><p><a href="/wiki/Cloud_computing" title="Cloud computing">Cloud computing</a> can use virtualization to provide <b>virtual central processing units</b><sup id="cite_ref-100" class="reference"><a href="#cite_note-100">&#91;89&#93;</a></sup> (<b>vCPU</b>s) for separate users.<sup id="cite_ref-101" class="reference"><a href="#cite_note-101">&#91;90&#93;</a></sup>
</p><p>A host is the virtual equivalent of a physical machine, on which a virtual system is operating.<sup id="cite_ref-102" class="reference"><a href="#cite_note-102">&#91;91&#93;</a></sup> When there are several physical machines operating in tandem and managed as a whole, the grouped computing and memory resources form a <a href="/wiki/Computer_cluster" title="Computer cluster">cluster</a>. In some systems, it is possible to dynamically add and remove from a cluster. Resources available at a host and cluster level can be partitioned into <a href="/wiki/Pool_(computer_science)" title="Pool (computer science)">resources pools</a> with fine <a href="/wiki/Granularity_(parallel_computing)" title="Granularity (parallel computing)">granularity</a>.
</p>
<h2><span class="mw-headline" id="Performance"><span class="anchor" id="PCM"></span>Performance</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=26" title="Edit section: Performance"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1033289096"><div role="note" class="hatnote navigation-not-searchable">Further information: <a href="/wiki/Computer_performance" title="Computer performance">Computer performance</a> and <a href="/wiki/Benchmark_(computing)" title="Benchmark (computing)">Benchmark (computing)</a></div>
<p>The <i>performance</i> or <i>speed</i> of a processor depends on, among many other factors, the clock rate (generally given in multiples of <a href="/wiki/Hertz" title="Hertz">hertz</a>) and the instructions per clock (IPC), which together are the factors for the <a href="/wiki/Instructions_per_second" title="Instructions per second">instructions per second</a> (IPS) that the CPU can perform.<sup id="cite_ref-Freq_103-0" class="reference"><a href="#cite_note-Freq-103">&#91;92&#93;</a></sup>
Many reported IPS values have represented "peak" execution rates on artificial instruction sequences with few branches, whereas realistic workloads consist of a mix of instructions and applications, some of which take longer to execute than others. The performance of the <a href="/wiki/Memory_hierarchy" title="Memory hierarchy">memory hierarchy</a> also greatly affects processor performance, an issue barely considered in IPS calculations. Because of these problems, various standardized tests, often called <a href="/wiki/Benchmark_(computing)" title="Benchmark (computing)">"benchmarks"</a> for this purpose‍&#8212;‌ such as <a href="/wiki/SPECint" title="SPECint">SPECint</a>‍&#8212;‌have been developed to attempt to measure the real effective performance in commonly used applications.
</p><p>Processing performance of computers is increased by using <a href="/wiki/Multi-core_processor" title="Multi-core processor">multi-core processors</a>, which essentially is plugging two or more individual processors (called <i>cores</i> in this sense) into one integrated circuit.<sup id="cite_ref-tt_104-0" class="reference"><a href="#cite_note-tt-104">&#91;93&#93;</a></sup> Ideally, a dual core processor would be nearly twice as powerful as a single core processor. In practice, the performance gain is far smaller, only about 50%, due to imperfect software algorithms and implementation.<sup id="cite_ref-105" class="reference"><a href="#cite_note-105">&#91;94&#93;</a></sup> Increasing the number of cores in a processor (i.e. dual-core, quad-core, etc.) increases the workload that can be handled. This means that the processor can now handle numerous asynchronous events, interrupts, etc. which can take a toll on the CPU when overwhelmed. These cores can be thought of as different floors in a processing plant, with each floor handling a different task. Sometimes, these cores will handle the same tasks as cores adjacent to them if a single core is not enough to handle the information. Multi-core CPUs enhance a computer's ability to run several tasks simultaneously by providing additional processing power. However, the increase in speed is not directly proportional to the number of cores added. This is because the cores need to interact through specific channels, and this inter-core communication consumes a portion of the available processing speed.<sup id="cite_ref-106" class="reference"><a href="#cite_note-106">&#91;95&#93;</a></sup>
</p><p>Due to specific capabilities of modern CPUs, such as <a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">simultaneous multithreading</a> and <a href="/wiki/Uncore" title="Uncore">uncore</a>, which involve sharing of actual CPU resources while aiming at increased utilization, monitoring performance levels and hardware use gradually became a more complex task.<sup id="cite_ref-107" class="reference"><a href="#cite_note-107">&#91;96&#93;</a></sup> As a response, some CPUs implement additional hardware logic that monitors actual use of various parts of a CPU and provides various counters accessible to software; an example is Intel's <i>Performance Counter Monitor</i> technology.<sup id="cite_ref-intel-pcm_9-1" class="reference"><a href="#cite_note-intel-pcm-9">&#91;9&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=27" title="Edit section: See also"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1214689105">.mw-parser-output .portalbox{padding:0;margin:0.5em 0;display:table;box-sizing:border-box;max-width:175px;list-style:none}.mw-parser-output .portalborder{border:solid #aaa 1px;padding:0.1em;background:#f9f9f9}.mw-parser-output .portalbox-entry{display:table-row;font-size:85%;line-height:110%;height:1.9em;font-style:italic;font-weight:bold}.mw-parser-output .portalbox-image{display:table-cell;padding:0.2em;vertical-align:middle;text-align:center}.mw-parser-output .portalbox-link{display:table-cell;padding:0.2em 0.2em 0.2em 0.3em;vertical-align:middle}@media(min-width:720px){.mw-parser-output .portalleft{clear:left;float:left;margin:0.5em 1em 0.5em 0}.mw-parser-output .portalright{clear:right;float:right;margin:0.5em 0 0.5em 1em}}html.skin-theme-clientpref-night .mw-parser-output .portalbox{background:transparent}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .pane{background:transparent}}</style><ul role="navigation" aria-label="Portals" class="noprint portalbox portalborder portalright">
<li class="portalbox-entry"><span class="portalbox-image"><span class="noviewer" typeof="mw:File"><a href="/wiki/File:Noun-technology.svg" class="mw-file-description"><img alt="icon" src="//upload.wikimedia.org/wikipedia/commons/thumb/a/a9/Noun-technology.svg/29px-Noun-technology.svg.png" decoding="async" width="29" height="28" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/a9/Noun-technology.svg/43px-Noun-technology.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/a9/Noun-technology.svg/57px-Noun-technology.svg.png 2x" data-file-width="90" data-file-height="88" /></a></span></span><span class="portalbox-link"><a href="/wiki/Portal:Technology" title="Portal:Technology">Technology portal</a></span></li></ul>
<style data-mw-deduplicate="TemplateStyles:r1184024115">.mw-parser-output .div-col{margin-top:0.3em;column-width:30em}.mw-parser-output .div-col-small{font-size:90%}.mw-parser-output .div-col-rules{column-rule:1px solid #aaa}.mw-parser-output .div-col dl,.mw-parser-output .div-col ol,.mw-parser-output .div-col ul{margin-top:0}.mw-parser-output .div-col li,.mw-parser-output .div-col dd{page-break-inside:avoid;break-inside:avoid-column}</style><div class="div-col" style="column-width: 20em;">
<ul><li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing mode</a></li>
<li><a href="/wiki/AMD_Accelerated_Processing_Unit" class="mw-redirect" title="AMD Accelerated Processing Unit">AMD Accelerated Processing Unit</a></li>
<li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">Complex instruction set computer</a></li>
<li><a href="/wiki/Bus_(computing)" title="Bus (computing)">Computer bus</a></li>
<li><a href="/wiki/Computer_engineering" title="Computer engineering">Computer engineering</a></li>
<li><a href="/wiki/CPU_core_voltage" title="CPU core voltage">CPU core voltage</a></li>
<li><a href="/wiki/CPU_socket" title="CPU socket">CPU socket</a></li>
<li><a href="/wiki/Data_processing_unit" title="Data processing unit">Data processing unit</a></li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a></li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison of instruction set architectures</a></li>
<li><a href="/wiki/Protection_ring" title="Protection ring">Protection ring</a></li>
<li><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">Reduced instruction set computer</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream processing</a></li>
<li><a href="/wiki/True_Performance_Index" class="mw-redirect" title="True Performance Index">True Performance Index</a></li>
<li><a href="/wiki/Tensor_Processing_Unit" title="Tensor Processing Unit">Tensor Processing Unit</a></li>
<li><a href="/wiki/Wait_state" title="Wait state">Wait state</a></li></ul>
</div>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=28" title="Edit section: Notes"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1217336898">.mw-parser-output .reflist{font-size:90%;margin-bottom:0.5em;list-style-type:decimal}.mw-parser-output .reflist .references{font-size:100%;margin-bottom:0;list-style-type:inherit}.mw-parser-output .reflist-columns-2{column-width:30em}.mw-parser-output .reflist-columns-3{column-width:25em}.mw-parser-output .reflist-columns{margin-top:0.3em}.mw-parser-output .reflist-columns ol{margin-top:0}.mw-parser-output .reflist-columns li{page-break-inside:avoid;break-inside:avoid-column}.mw-parser-output .reflist-upper-alpha{list-style-type:upper-alpha}.mw-parser-output .reflist-upper-roman{list-style-type:upper-roman}.mw-parser-output .reflist-lower-alpha{list-style-type:lower-alpha}.mw-parser-output .reflist-lower-greek{list-style-type:lower-greek}.mw-parser-output .reflist-lower-roman{list-style-type:lower-roman}</style><div class="reflist reflist-columns references-column-width reflist-lower-alpha" style="column-width: 30em;">
<ol class="references">
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text">Integrated circuits are now used to implement all CPUs, except for a few machines designed to withstand large electromagnetic pulses, say from a nuclear weapon.</span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text">The so-called "von Neumann" memo expounded the idea of stored programs,<sup id="cite_ref-66" class="reference"><a href="#cite_note-66">&#91;65&#93;</a></sup> which for example may be stored on <a href="/wiki/Punched_card" title="Punched card">punched cards</a>, paper tape, or magnetic tape.</span>
</li>
<li id="cite_note-70"><span class="mw-cite-backlink"><b><a href="#cite_ref-70">^</a></b></span> <span class="reference-text">Some early computers, like the Harvard Mark I, did not support any kind of "jump" instruction, effectively limiting the complexity of the programs they could run. It is largely for this reason that these computers are often not considered to contain a proper CPU, despite their close similarity to stored-program computers.</span>
</li>
<li id="cite_note-71"><span class="mw-cite-backlink"><b><a href="#cite_ref-71">^</a></b></span> <span class="reference-text">Since the program counter counts <i>memory addresses</i> and not <i>instructions</i>, it is incremented by the number of memory units that the instruction word contains. In the case of simple fixed-length instruction word ISAs, this is always the same number. For example, a fixed-length 32-bit instruction word ISA that uses 8-bit memory words would always increment the PC by four (except in the case of jumps). ISAs that use variable-length instruction words increment the PC by the number of memory words corresponding to the last instruction's length.</span>
</li>
<li id="cite_note-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-72">^</a></b></span> <span class="reference-text">Because the instruction set architecture of a CPU is fundamental to its interface and usage, it is often used as a classification of the "type" of CPU. For example, a "PowerPC CPU" uses some variant of the PowerPC ISA. A system can execute a different ISA by running an emulator.</span>
</li>
<li id="cite_note-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-77">^</a></b></span> <span class="reference-text">A few specialized CPUs, accelerators or microcontrollers do not have a cache. To be fast, if needed/wanted, they still have an on-chip scratchpad memory that has a similar function, while software managed. In e.g. microcontrollers it can be better for hard real-time use, to have that or at least no cache, as with one level of memory latencies of loads are predictable.</span>
</li>
<li id="cite_note-82"><span class="mw-cite-backlink"><b><a href="#cite_ref-82">^</a></b></span> <span class="reference-text">The physical concept of <a href="/wiki/Voltage" title="Voltage">voltage</a> is an analog one by nature, practically having an infinite range of possible values. For the purpose of physical representation of binary numbers, two specific ranges of voltages are defined, one for logic '0' and another for logic '1'. These ranges are dictated by design considerations such as noise margins and characteristics of the devices used to create the CPU.</span>
</li>
<li id="cite_note-83"><span class="mw-cite-backlink"><b><a href="#cite_ref-83">^</a></b></span> <span class="reference-text">While a CPU's integer size sets a limit on integer ranges, this can (and often is) overcome using a combination of software and hardware techniques. By using additional memory, software can represent integers many magnitudes larger than the CPU can. Sometimes the CPU's <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">instruction set</a> will even facilitate operations on integers larger than it can natively represent by providing instructions to make large integer arithmetic relatively quick. This method of dealing with large integers is slower than utilizing a CPU with higher integer size, but is a reasonable trade-off in cases where natively supporting the full integer range needed would be cost-prohibitive. See <a href="/wiki/Arbitrary-precision_arithmetic" title="Arbitrary-precision arithmetic">Arbitrary-precision arithmetic</a> for more details on purely software-supported arbitrary-sized integers.</span>
</li>
<li id="cite_note-85"><span class="mw-cite-backlink"><b><a href="#cite_ref-85">^</a></b></span> <span class="reference-text">Neither <a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">ILP</a> nor <a href="/wiki/Task-level_parallelism" class="mw-redirect" title="Task-level parallelism">TLP</a> is inherently superior over the other; they are simply different means by which to increase CPU parallelism. As such, they both have advantages and disadvantages, which are often determined by the type of software that the processor is intended to run. High-TLP CPUs are often used in applications that lend themselves well to being split up into numerous smaller applications, so-called "<a href="/wiki/Embarrassingly_parallel" title="Embarrassingly parallel">embarrassingly parallel</a> problems". Frequently, a computational problem that can be solved quickly with high TLP design strategies like <a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">symmetric multiprocessing</a> takes significantly more time on high ILP devices like superscalar CPUs, and vice versa.</span>
</li>
<li id="cite_note-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-90">^</a></b></span> <span class="reference-text">Earlier the term <i>scalar</i> was used to compare the IPC count afforded by various ILP methods. Here the term is used in the strictly mathematical sense to contrast with vectors. See <a href="/wiki/Scalar_(mathematics)" title="Scalar (mathematics)">scalar (mathematics)</a> and <a href="/wiki/Vector_(geometric)" class="mw-redirect" title="Vector (geometric)">vector (geometric)</a>.</span>
</li>
<li id="cite_note-91"><span class="mw-cite-backlink"><b><a href="#cite_ref-91">^</a></b></span> <span class="reference-text">Although SSE/SSE2/SSE3 have superseded MMX in Intel's general-purpose processors, later <a href="/wiki/IA-32" title="IA-32">IA-32</a> designs still support MMX. This is usually done by providing most of the MMX functionality with the same hardware that supports the much more expansive SSE instruction sets.</span>
</li>
</ol></div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=29" title="Edit section: References"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217336898"><div class="reflist reflist-columns references-column-width" style="column-width: 30em;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><style data-mw-deduplicate="TemplateStyles:r1215172403">.mw-parser-output cite.citation{font-style:inherit;word-wrap:break-word}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .citation:target{background-color:rgba(0,127,255,0.133)}.mw-parser-output .id-lock-free.id-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/6/65/Lock-green.svg")right 0.1em center/9px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-free a{background-size:contain}.mw-parser-output .id-lock-limited.id-lock-limited a,.mw-parser-output .id-lock-registration.id-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/d/d6/Lock-gray-alt-2.svg")right 0.1em center/9px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-limited a,body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-registration a{background-size:contain}.mw-parser-output .id-lock-subscription.id-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/a/aa/Lock-red-alt-2.svg")right 0.1em center/9px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .id-lock-subscription a{background-size:contain}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/4/4c/Wikisource-logo.svg")right 0.1em center/12px no-repeat}body:not(.skin-timeless):not(.skin-minerva) .mw-parser-output .cs1-ws-icon a{background-size:contain}.mw-parser-output .cs1-code{color:inherit;background:inherit;border:none;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;color:#d33}.mw-parser-output .cs1-visible-error{color:#d33}.mw-parser-output .cs1-maint{display:none;color:#2C882D;margin-left:0.3em}.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right{padding-right:0.2em}.mw-parser-output .citation .mw-selflink{font-weight:inherit}html.skin-theme-clientpref-night .mw-parser-output .cs1-maint{color:#18911F}html.skin-theme-clientpref-night .mw-parser-output .cs1-visible-error,html.skin-theme-clientpref-night .mw-parser-output .cs1-hidden-error{color:#f8a397}@media(prefers-color-scheme:dark){html.skin-theme-clientpref-os .mw-parser-output .cs1-visible-error,html.skin-theme-clientpref-os .mw-parser-output .cs1-hidden-error{color:#f8a397}html.skin-theme-clientpref-os .mw-parser-output .cs1-maint{color:#18911F}}</style><cite id="CITEREFTeam" class="citation book cs1">Team, YCT Expert. <a rel="nofollow" class="external text" href="https://books.google.com/books?id=O_fZEAAAQBAJ&amp;dq=A+central+processing+unit+(CPU)%E2%80%94also+called+a+central+processor+or+main+processor%E2%80%94is+the+most+important+processor+in+a+given+computer.&amp;pg=PA425"><i>Engineering Drawing &amp; Basic Science</i></a>. Youth Competition Times. p.&#160;425.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Engineering+Drawing+%26+Basic+Science&amp;rft.pages=425&amp;rft.pub=Youth+Competition+Times&amp;rft.aulast=Team&amp;rft.aufirst=YCT+Expert&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DO_fZEAAAQBAJ%26dq%3DA%2Bcentral%2Bprocessing%2Bunit%2B%28CPU%29%25E2%2580%2594also%2Bcalled%2Ba%2Bcentral%2Bprocessor%2Bor%2Bmain%2Bprocessor%25E2%2580%2594is%2Bthe%2Bmost%2Bimportant%2Bprocessor%2Bin%2Ba%2Bgiven%2Bcomputer.%26pg%3DPA425&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFNagpal2008" class="citation book cs1">Nagpal, D. P. (2008). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=LAsbEAAAQBAJ&amp;dq=A+central+processing+unit+(CPU)%E2%80%94also+called+a+central+processor+or+main+processor%E2%80%94is+the+most+important+processor+in+a+given+computer.&amp;pg=PA33"><i>Computer Fundamentals</i></a>. S. Chand Publishing. p.&#160;33. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-81-219-2388-0" title="Special:BookSources/978-81-219-2388-0"><bdi>978-81-219-2388-0</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+Fundamentals&amp;rft.pages=33&amp;rft.pub=S.+Chand+Publishing&amp;rft.date=2008&amp;rft.isbn=978-81-219-2388-0&amp;rft.aulast=Nagpal&amp;rft.aufirst=D.+P.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DLAsbEAAAQBAJ%26dq%3DA%2Bcentral%2Bprocessing%2Bunit%2B%28CPU%29%25E2%2580%2594also%2Bcalled%2Ba%2Bcentral%2Bprocessor%2Bor%2Bmain%2Bprocessor%25E2%2580%2594is%2Bthe%2Bmost%2Bimportant%2Bprocessor%2Bin%2Ba%2Bgiven%2Bcomputer.%26pg%3DPA33&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-3">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techtarget.com/whatis/definition/processor">"What is processor (CPU)? A definition from WhatIs.com"</a>. <i>WhatIs</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2024-03-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=WhatIs&amp;rft.atitle=What+is+processor+%28CPU%29%3F+A+definition+from+WhatIs.com&amp;rft_id=https%3A%2F%2Fwww.techtarget.com%2Fwhatis%2Fdefinition%2Fprocessor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFChesalov2023" class="citation book cs1">Chesalov, Alexander (2023-04-12). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=VlG5EAAAQBAJ&amp;dq=cpu+electronic+circuitry+executes+instructions+of+a+computer+program,+such+as+arithmetic,+logic,+controlling,+and+input/output+(I/O)+operations&amp;pg=PT54"><i>The fourth industrial revolution glossarium: over 1500 of the hottest terms you will use to create the future</i></a>. Litres. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-5-04-541163-9" title="Special:BookSources/978-5-04-541163-9"><bdi>978-5-04-541163-9</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=The+fourth+industrial+revolution+glossarium%3A+over+1500+of+the+hottest+terms+you+will+use+to+create+the+future&amp;rft.pub=Litres&amp;rft.date=2023-04-12&amp;rft.isbn=978-5-04-541163-9&amp;rft.aulast=Chesalov&amp;rft.aufirst=Alexander&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DVlG5EAAAQBAJ%26dq%3Dcpu%2Belectronic%2Bcircuitry%2Bexecutes%2Binstructions%2Bof%2Ba%2Bcomputer%2Bprogram%2C%2Bsuch%2Bas%2Barithmetic%2C%2Blogic%2C%2Bcontrolling%2C%2Band%2Binput%2Foutput%2B%28I%2FO%29%2Boperations%26pg%3DPT54&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-5"><span class="mw-cite-backlink"><b><a href="#cite_ref-5">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFJagare2022" class="citation book cs1">Jagare, Ulrika (2022-04-19). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=ZwxsEAAAQBAJ&amp;dq=cpu+electronic+circuitry+executes+instructions+of+a+computer+program,+such+as+arithmetic,+logic,+controlling,+and+input/output+(I/O)+operations&amp;pg=PT91"><i>Operating AI: Bridging the Gap Between Technology and Business</i></a>. John Wiley &amp; Sons. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-119-83321-5" title="Special:BookSources/978-1-119-83321-5"><bdi>978-1-119-83321-5</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Operating+AI%3A+Bridging+the+Gap+Between+Technology+and+Business&amp;rft.pub=John+Wiley+%26+Sons&amp;rft.date=2022-04-19&amp;rft.isbn=978-1-119-83321-5&amp;rft.aulast=Jagare&amp;rft.aufirst=Ulrika&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DZwxsEAAAQBAJ%26dq%3Dcpu%2Belectronic%2Bcircuitry%2Bexecutes%2Binstructions%2Bof%2Ba%2Bcomputer%2Bprogram%2C%2Bsuch%2Bas%2Barithmetic%2C%2Blogic%2C%2Bcontrolling%2C%2Band%2Binput%2Foutput%2B%28I%2FO%29%2Boperations%26pg%3DPT91&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-kuck-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-kuck_6-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFKuck1978" class="citation book cs1">Kuck, David (1978). <i>Computers and Computations, Vol 1</i>. John Wiley &amp; Sons, Inc. p.&#160;12. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0471027164" title="Special:BookSources/978-0471027164"><bdi>978-0471027164</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computers+and+Computations%2C+Vol+1&amp;rft.pages=12&amp;rft.pub=John+Wiley+%26+Sons%2C+Inc.&amp;rft.date=1978&amp;rft.isbn=978-0471027164&amp;rft.aulast=Kuck&amp;rft.aufirst=David&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFPrabhat2023" class="citation book cs1">Prabhat, Team (2023-04-13). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=sbqcEAAAQBAJ&amp;dq=design,+and+implementation+of+CPUs+have+changed+over+time,+but+their+fundamental+operation+remains+almost+unchanged.&amp;pg=PA95"><i>Ultimate Guide to SSC CGL Combined Graduate Level Tier-I &amp; Tier II Prelims &amp; Mains (with Latest Solved Question Papers) Guide Book English: Bestseller Book by Team Prabhat: Ultimate Guide to SSC CGL Combined Graduate Level Tier-I &amp; Tier II Prelims &amp; Mains (with Latest Solved Question Papers) Guide Book English</i></a>. Prabhat Prakashan. p.&#160;95. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-93-5488-527-3" title="Special:BookSources/978-93-5488-527-3"><bdi>978-93-5488-527-3</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Ultimate+Guide+to+SSC+CGL+Combined+Graduate+Level+Tier-I+%26+Tier+II+Prelims+%26+Mains+%28with+Latest+Solved+Question+Papers%29+Guide+Book+English%3A+Bestseller+Book+by+Team+Prabhat%3A+Ultimate+Guide+to+SSC+CGL+Combined+Graduate+Level+Tier-I+%26+Tier+II+Prelims+%26+Mains+%28with+Latest+Solved+Question+Papers%29+Guide+Book+English&amp;rft.pages=95&amp;rft.pub=Prabhat+Prakashan&amp;rft.date=2023-04-13&amp;rft.isbn=978-93-5488-527-3&amp;rft.aulast=Prabhat&amp;rft.aufirst=Team&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DsbqcEAAAQBAJ%26dq%3Ddesign%2C%2Band%2Bimplementation%2Bof%2BCPUs%2Bhave%2Bchanged%2Bover%2Btime%2C%2Bbut%2Btheir%2Bfundamental%2Boperation%2Bremains%2Balmost%2Bunchanged.%26pg%3DPA95&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techtarget.com/searchdatacenter/definition/multi-core-processor">"What is a multicore processor and how does it work?"</a>. <i>Data Center</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2024-03-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Data+Center&amp;rft.atitle=What+is+a+multicore+processor+and+how+does+it+work%3F&amp;rft_id=https%3A%2F%2Fwww.techtarget.com%2Fsearchdatacenter%2Fdefinition%2Fmulti-core-processor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-intel-pcm-9"><span class="mw-cite-backlink">^ <a href="#cite_ref-intel-pcm_9-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-intel-pcm_9-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFWillhalmDementievFay2014" class="citation web cs1">Willhalm, Thomas; Dementiev, Roman; Fay, Patrick (December 18, 2014). <a rel="nofollow" class="external text" href="https://software.intel.com/en-us/articles/intel-performance-counter-monitor-a-better-way-to-measure-cpu-utilization">"Intel Performance Counter Monitor – A better way to measure CPU utilization"</a>. <i>software.intel.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170222150312/https://software.intel.com/en-us/articles/intel-performance-counter-monitor-a-better-way-to-measure-cpu-utilization">Archived</a> from the original on February 22, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">February 17,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=software.intel.com&amp;rft.atitle=Intel+Performance+Counter+Monitor+%E2%80%93+A+better+way+to+measure+CPU+utilization&amp;rft.date=2014-12-18&amp;rft.aulast=Willhalm&amp;rft.aufirst=Thomas&amp;rft.au=Dementiev%2C+Roman&amp;rft.au=Fay%2C+Patrick&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fen-us%2Farticles%2Fintel-performance-counter-monitor-a-better-way-to-measure-cpu-utilization&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFHerres2020" class="citation book cs1">Herres, David (2020-10-06). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=RYoBEAAAQBAJ&amp;dq=An+IC+that+contains+a+CPU+may+also+contain+memory&amp;pg=PA130"><i>Oscilloscopes: A Manual for Students, Engineers, and Scientists</i></a>. Springer Nature. p.&#160;130. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-3-030-53885-9" title="Special:BookSources/978-3-030-53885-9"><bdi>978-3-030-53885-9</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Oscilloscopes%3A+A+Manual+for+Students%2C+Engineers%2C+and+Scientists&amp;rft.pages=130&amp;rft.pub=Springer+Nature&amp;rft.date=2020-10-06&amp;rft.isbn=978-3-030-53885-9&amp;rft.aulast=Herres&amp;rft.aufirst=David&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DRYoBEAAAQBAJ%26dq%3DAn%2BIC%2Bthat%2Bcontains%2Ba%2BCPU%2Bmay%2Balso%2Bcontain%2Bmemory%26pg%3DPA130&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFRegan2008" class="citation book cs1">Regan, Gerard (2008). <a rel="nofollow" class="external text" href="https://books.google.com/books?isbn=1848000839"><i>A Brief History of Computing</i></a>. Springer. p.&#160;66. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1848000834" title="Special:BookSources/978-1848000834"><bdi>978-1848000834</bdi></a><span class="reference-accessdate">. Retrieved <span class="nowrap">26 November</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=A+Brief+History+of+Computing&amp;rft.pages=66&amp;rft.pub=Springer&amp;rft.date=2008&amp;rft.isbn=978-1848000834&amp;rft.aulast=Regan&amp;rft.aufirst=Gerard&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fisbn%3D1848000839&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-weik1955-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-weik1955_12-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFWeik1955" class="citation web cs1">Weik, Martin H. (1955). <a rel="nofollow" class="external text" href="http://ed-thelen.org/comp-hist/BRL-i.html#IBM-CPC">"A Survey of Domestic Electronic Digital Computing Systems"</a>. <a href="/wiki/Ballistic_Research_Laboratory" title="Ballistic Research Laboratory">Ballistic Research Laboratory</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210126045809/http://ed-thelen.org/comp-hist/BRL-i.html#IBM-CPC">Archived</a> from the original on 2021-01-26<span class="reference-accessdate">. Retrieved <span class="nowrap">2020-11-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=A+Survey+of+Domestic+Electronic+Digital+Computing+Systems&amp;rft.pub=Ballistic+Research+Laboratory&amp;rft.date=1955&amp;rft.aulast=Weik&amp;rft.aufirst=Martin+H.&amp;rft_id=http%3A%2F%2Fed-thelen.org%2Fcomp-hist%2FBRL-i.html%23IBM-CPC&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-weik1961-13"><span class="mw-cite-backlink">^ <a href="#cite_ref-weik1961_13-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-weik1961_13-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFWeik1961" class="citation journal cs1">Weik, Martin H. (1961). <a rel="nofollow" class="external text" href="http://ed-thelen.org/comp-hist/BRL61.html">"A Third Survey of Domestic Electronic Digital Computing Systems"</a>. <i>Ed Thelen's Nike Missile Web Site</i>. <a href="/wiki/Ballistic_Research_Laboratory" title="Ballistic Research Laboratory">Ballistic Research Laboratory</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170911041654/http://ed-thelen.org/comp-hist/BRL61.html">Archived</a> from the original on 2017-09-11<span class="reference-accessdate">. Retrieved <span class="nowrap">2005-12-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Ed+Thelen%27s+Nike+Missile+Web+Site&amp;rft.atitle=A+Third+Survey+of+Domestic+Electronic+Digital+Computing+Systems&amp;rft.date=1961&amp;rft.aulast=Weik&amp;rft.aufirst=Martin+H.&amp;rft_id=http%3A%2F%2Fed-thelen.org%2Fcomp-hist%2FBRL61.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20121013210908/http://ds.haverford.edu/bitbybit/bit-by-bit-contents/chapter-five/5-1-stored-program-computing/">"Bit By Bit"</a>. Haverford College. Archived from <a rel="nofollow" class="external text" href="http://ds.haverford.edu/bitbybit/bit-by-bit-contents/chapter-five/5-1-stored-program-computing/">the original</a> on October 13, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">August 1,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Bit+By+Bit&amp;rft.pub=Haverford+College&amp;rft_id=http%3A%2F%2Fds.haverford.edu%2Fbitbybit%2Fbit-by-bit-contents%2Fchapter-five%2F5-1-stored-program-computing%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation techreport cs1"><a rel="nofollow" class="external text" href="https://www.wiley.com/legacy/wileychi/wang_archi/supp/appendix_a.pdf"><i>First Draft of a Report on the EDVAC</i></a> <span class="cs1-format">(PDF)</span> (Technical report). <a href="/wiki/Moore_School_of_Electrical_Engineering" title="Moore School of Electrical Engineering">Moore School of Electrical Engineering</a>, <a href="/wiki/University_of_Pennsylvania" title="University of Pennsylvania">University of Pennsylvania</a>. 1945. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210309062704/https://www.wiley.com/legacy/wileychi/wang_archi/supp/appendix_a.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2021-03-09<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-03-31</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=report&amp;rft.btitle=First+Draft+of+a+Report+on+the+EDVAC&amp;rft.pub=Moore+School+of+Electrical+Engineering%2C+University+of+Pennsylvania&amp;rft.date=1945&amp;rft_id=https%3A%2F%2Fwww.wiley.com%2Flegacy%2Fwileychi%2Fwang_archi%2Fsupp%2Fappendix_a.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFStanford_University" class="citation encyclopaedia cs1">Stanford University. <a rel="nofollow" class="external text" href="https://plato.stanford.edu/entries/computing-history/">"The Modern History of Computing"</a>. <i>The Stanford Encyclopedia of Philosophy</i><span class="reference-accessdate">. Retrieved <span class="nowrap">September 25,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=The+Modern+History+of+Computing&amp;rft.btitle=The+Stanford+Encyclopedia+of+Philosophy&amp;rft.au=Stanford+University&amp;rft_id=https%3A%2F%2Fplato.stanford.edu%2Fentries%2Fcomputing-history%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20181017163347/https://mitpress.mit.edu/blog/eniacs-birthday">"ENIAC's Birthday"</a>. The MIT Press. February 9, 2016. Archived from <a rel="nofollow" class="external text" href="https://mitpress.mit.edu/blog/eniacs-birthday">the original</a> on October 17, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">October 17,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ENIAC%27s+Birthday&amp;rft.pub=The+MIT+Press&amp;rft.date=2016-02-09&amp;rft_id=https%3A%2F%2Fmitpress.mit.edu%2Fblog%2Feniacs-birthday&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFEnticknap1998" class="citation cs2">Enticknap, Nicholas (Summer 1998), <a rel="nofollow" class="external text" href="http://www.computerconservationsociety.org/resurrection/res20.htm#d">"Computing's Golden Jubilee"</a>, <i>Resurrection</i> (20), The Computer Conservation Society, <a href="/wiki/ISSN_(identifier)" class="mw-redirect" title="ISSN (identifier)">ISSN</a>&#160;<a rel="nofollow" class="external text" href="https://www.worldcat.org/issn/0958-7403">0958-7403</a>, <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190317222331/http://www.computerconservationsociety.org/resurrection/res20.htm#d">archived</a> from the original on 17 March 2019<span class="reference-accessdate">, retrieved <span class="nowrap">26 June</span> 2019</span></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Resurrection&amp;rft.atitle=Computing%27s+Golden+Jubilee&amp;rft.ssn=summer&amp;rft.issue=20&amp;rft.date=1998&amp;rft.issn=0958-7403&amp;rft.aulast=Enticknap&amp;rft.aufirst=Nicholas&amp;rft_id=http%3A%2F%2Fwww.computerconservationsociety.org%2Fresurrection%2Fres20.htm%23d&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-19">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://curation.cs.manchester.ac.uk/digital60/www.digital60.org/birth/manchestercomputers/mark1/manchester.html">"The Manchester Mark 1"</a>. <i>The University of Manchester</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150125141909/http://curation.cs.manchester.ac.uk/digital60/www.digital60.org/birth/manchestercomputers/mark1/manchester.html">Archived</a> from the original on January 25, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">September 25,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+University+of+Manchester&amp;rft.atitle=The+Manchester+Mark+1&amp;rft_id=http%3A%2F%2Fcuration.cs.manchester.ac.uk%2Fdigital60%2Fwww.digital60.org%2Fbirth%2Fmanchestercomputers%2Fmark1%2Fmanchester.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-20"><span class="mw-cite-backlink"><b><a href="#cite_ref-20">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.computerhistory.org/revolution/birth-of-the-computer/4/92">"The First Generation"</a>. Computer History Museum. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20161122064835/http://www.computerhistory.org/revolution/birth-of-the-computer/4/92">Archived</a> from the original on November 22, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">September 29,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+First+Generation&amp;rft.pub=Computer+History+Museum&amp;rft_id=http%3A%2F%2Fwww.computerhistory.org%2Frevolution%2Fbirth-of-the-computer%2F4%2F92&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-nobel-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-nobel_21-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://educationalgames.nobelprize.org/educational/physics/integrated_circuit/history/index.html">"The History of the Integrated Circuit"</a>. <i>Nobelprize.org</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220522104138/https://educationalgames.nobelprize.org/educational/physics/integrated_circuit/history/index.html">Archived</a> from the original on May 22, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">July 17,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Nobelprize.org&amp;rft.atitle=The+History+of+the+Integrated+Circuit&amp;rft_id=https%3A%2F%2Feducationalgames.nobelprize.org%2Feducational%2Fphysics%2Fintegrated_circuit%2Fhistory%2Findex.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-22">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFTurley2003" class="citation web cs1">Turley, Jim (11 August 2003). <a rel="nofollow" class="external text" href="https://www.embedded.com/motoring-with-microprocessors/">"Motoring with microprocessors"</a>. Embedded. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20221014214157/https://www.embedded.com/motoring-with-microprocessors/">Archived</a> from the original on 14 October 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">December 26,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Motoring+with+microprocessors&amp;rft.pub=Embedded&amp;rft.date=2003-08-11&amp;rft.aulast=Turley&amp;rft.aufirst=Jim&amp;rft_id=https%3A%2F%2Fwww.embedded.com%2Fmotoring-with-microprocessors%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.androidauthority.com/mobile-processor-guide-summer-2013-234354/">"Mobile Processor Guide – Summer 2013"</a>. Android Authority. 2013-06-25. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20151117034027/http://www.androidauthority.com/mobile-processor-guide-summer-2013-234354/">Archived</a> from the original on 2015-11-17<span class="reference-accessdate">. Retrieved <span class="nowrap">November 15,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Mobile+Processor+Guide+%E2%80%93+Summer+2013&amp;rft.pub=Android+Authority&amp;rft.date=2013-06-25&amp;rft_id=http%3A%2F%2Fwww.androidauthority.com%2Fmobile-processor-guide-summer-2013-234354%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-24"><span class="mw-cite-backlink"><b><a href="#cite_ref-24">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20210413194655/https://eng100.engin.umich.edu/list/sec250/">"Section 250: Microprocessors and Toys: An Introduction to Computing Systems"</a>. The University of Michigan. Archived from <a rel="nofollow" class="external text" href="https://eng100.engin.umich.edu/list/sec250/">the original</a> on April 13, 2021<span class="reference-accessdate">. Retrieved <span class="nowrap">October 9,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Section+250%3A+Microprocessors+and+Toys%3A+An+Introduction+to+Computing+Systems&amp;rft.pub=The+University+of+Michigan&amp;rft_id=https%3A%2F%2Feng100.engin.umich.edu%2Flist%2Fsec250%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20151117015143/https://www.arm.com/products/processors/classic/arm9/arm946.php">"ARM946 Processor"</a>. ARM. Archived from <a rel="nofollow" class="external text" href="https://www.arm.com/products/processors/classic/arm9/arm946.php">the original</a> on 17 November 2015.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ARM946+Processor&amp;rft.pub=ARM&amp;rft_id=https%3A%2F%2Fwww.arm.com%2Fproducts%2Fprocessors%2Fclassic%2Farm9%2Farm946.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.computerhistory.org/fellowawards/hall/konrad-zuse/">"Konrad Zuse"</a>. Computer History Museum. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20161003015151/http://www.computerhistory.org/fellowawards/hall/konrad-zuse">Archived</a> from the original on October 3, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">September 29,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Konrad+Zuse&amp;rft.pub=Computer+History+Museum&amp;rft_id=http%3A%2F%2Fwww.computerhistory.org%2Ffellowawards%2Fhall%2Fkonrad-zuse%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/timeline/computers/">"Timeline of Computer History: Computers"</a>. Computer History Museum. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20171229052342/http://www.computerhistory.org/timeline/computers/">Archived</a> from the original on December 29, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">November 21,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Timeline+of+Computer+History%3A+Computers&amp;rft.pub=Computer+History+Museum&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Ftimeline%2Fcomputers%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFWhite" class="citation web cs1">White, Stephen. <a rel="nofollow" class="external text" href="http://trillian.randomstuff.org.uk/~stephen/history/timeline-GEN1.html">"A Brief History of Computing – First Generation Computers"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180102205958/http://trillian.randomstuff.org.uk/~stephen/history/timeline-GEN1.html">Archived</a> from the original on January 2, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">November 21,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=A+Brief+History+of+Computing+%E2%80%93+First+Generation+Computers&amp;rft.aulast=White&amp;rft.aufirst=Stephen&amp;rft_id=http%3A%2F%2Ftrillian.randomstuff.org.uk%2F~stephen%2Fhistory%2Ftimeline-GEN1.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/collections/catalog/102698407">"Harvard University Mark I Paper Tape Punch Unit"</a>. Computer History Museum. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20151122011934/http://www.computerhistory.org/collections/catalog/102698407">Archived</a> from the original on November 22, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">November 21,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Harvard+University+Mark+I+Paper+Tape+Punch+Unit&amp;rft.pub=Computer+History+Museum&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fcollections%2Fcatalog%2F102698407&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://infocenter.arm.com/help/index.jsp?topic=%2Fcom.arm.doc.faqs%2F3738.html">"What is the difference between a von Neumann architecture and a Harvard architecture?"</a>. ARM. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20151118200529/http://infocenter.arm.com/help/index.jsp?topic=%2Fcom.arm.doc.faqs%2F3738.html">Archived</a> from the original on November 18, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">November 22,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=What+is+the+difference+between+a+von+Neumann+architecture+and+a+Harvard+architecture%3F&amp;rft.pub=ARM&amp;rft_id=http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Findex.jsp%3Ftopic%3D%252Fcom.arm.doc.faqs%252F3738.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-31"><span class="mw-cite-backlink"><b><a href="#cite_ref-31">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20151114090428/http://www.atmel.com/technologies/cpu_core/avr.aspx">"Advanced Architecture Optimizes the Atmel AVR CPU"</a>. Atmel. Archived from <a rel="nofollow" class="external text" href="http://www.atmel.com/technologies/cpu_core/avr.aspx">the original</a> on November 14, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">November 22,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Advanced+Architecture+Optimizes+the+Atmel+AVR+CPU&amp;rft.pub=Atmel&amp;rft_id=http%3A%2F%2Fwww.atmel.com%2Ftechnologies%2Fcpu_core%2Favr.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20161205142752/http://www.bbc.co.uk/schools/gcsebitesize/design/electronics/switchesrev5.shtml">"Switches, transistors and relays"</a>. BBC. Archived from <a rel="nofollow" class="external text" href="https://www.bbc.co.uk/schools/gcsebitesize/design/electronics/switchesrev5.shtml">the original</a> on 5 December 2016.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Switches%2C+transistors+and+relays&amp;rft.pub=BBC&amp;rft_id=http%3A%2F%2Fwww.bbc.co.uk%2Fschools%2Fgcsebitesize%2Fdesign%2Felectronics%2Fswitchesrev5.shtml&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-33"><span class="mw-cite-backlink"><b><a href="#cite_ref-33">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://spectrum.ieee.org/semiconductors/devices/introducing-the-vacuum-transistor-a-device-made-of-nothing">"Introducing the Vacuum Transistor: A Device Made of Nothing"</a>. <i>IEEE Spectrum</i>. 2014-06-23. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180323183612/https://spectrum.ieee.org/semiconductors/devices/introducing-the-vacuum-transistor-a-device-made-of-nothing">Archived</a> from the original on 2018-03-23<span class="reference-accessdate">. Retrieved <span class="nowrap">27 January</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IEEE+Spectrum&amp;rft.atitle=Introducing+the+Vacuum+Transistor%3A+A+Device+Made+of+Nothing&amp;rft.date=2014-06-23&amp;rft_id=https%3A%2F%2Fspectrum.ieee.org%2Fsemiconductors%2Fdevices%2Fintroducing-the-vacuum-transistor-a-device-made-of-nothing&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-34">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation book cs1"><a rel="nofollow" class="external text" href="http://www.nap.edu/read/12980/chapter/5#55"><i>What Is Computer Performance?</i></a>. The National Academies Press. 2011. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.17226%2F12980">10.17226/12980</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-309-15951-7" title="Special:BookSources/978-0-309-15951-7"><bdi>978-0-309-15951-7</bdi></a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160605083842/http://www.nap.edu/read/12980/chapter/5#55">Archived</a> from the original on June 5, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">May 16,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=What+Is+Computer+Performance%3F&amp;rft.pub=The+National+Academies+Press&amp;rft.date=2011&amp;rft_id=info%3Adoi%2F10.17226%2F12980&amp;rft.isbn=978-0-309-15951-7&amp;rft_id=http%3A%2F%2Fwww.nap.edu%2Fread%2F12980%2Fchapter%2F5%2355&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.computerhistory.org/siliconengine/transistorized-computers-emerge/">"1953: Transistorized Computers Emerge"</a>. <i>Computer History Museum</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160601191253/http://www.computerhistory.org/siliconengine/transistorized-computers-emerge/">Archived</a> from the original on June 1, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">June 3,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=1953%3A+Transistorized+Computers+Emerge&amp;rft_id=http%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Ftransistorized-computers-emerge%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20171121223500/http://www-03.ibm.com/ibm/history/exhibits/mainframe/mainframe_FS360.html">"IBM System/360 Dates and Characteristics"</a>. IBM. 2003-01-23. Archived from <a rel="nofollow" class="external text" href="http://www-03.ibm.com/ibm/history/exhibits/mainframe/mainframe_FS360.html">the original</a> on 2017-11-21<span class="reference-accessdate">. Retrieved <span class="nowrap">2016-01-13</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IBM+System%2F360+Dates+and+Characteristics&amp;rft.pub=IBM&amp;rft.date=2003-01-23&amp;rft_id=http%3A%2F%2Fwww-03.ibm.com%2Fibm%2Fhistory%2Fexhibits%2Fmainframe%2Fmainframe_FS360.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-amdahl1964-37"><span class="mw-cite-backlink">^ <a href="#cite_ref-amdahl1964_37-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-amdahl1964_37-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFAmdahlBlaauwBrooks1964" class="citation journal cs1"><a href="/wiki/Gene_Amdahl" title="Gene Amdahl">Amdahl, G. M.</a>; <a href="/wiki/Gerrit_Blaauw" title="Gerrit Blaauw">Blaauw, G. A.</a>; <a href="/wiki/Fred_Brooks" title="Fred Brooks">Brooks, F. P. Jr.</a> (April 1964). "Architecture of the IBM System/360". <i>IBM Journal of Research and Development</i>. <b>8</b> (2). <a href="/wiki/IBM" title="IBM">IBM</a>: 87–101. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1147%2Frd.82.0087">10.1147/rd.82.0087</a>. <a href="/wiki/ISSN_(identifier)" class="mw-redirect" title="ISSN (identifier)">ISSN</a>&#160;<a rel="nofollow" class="external text" href="https://www.worldcat.org/issn/0018-8646">0018-8646</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IBM+Journal+of+Research+and+Development&amp;rft.atitle=Architecture+of+the+IBM+System%2F360&amp;rft.volume=8&amp;rft.issue=2&amp;rft.pages=87-101&amp;rft.date=1964-04&amp;rft_id=info%3Adoi%2F10.1147%2Frd.82.0087&amp;rft.issn=0018-8646&amp;rft.aulast=Amdahl&amp;rft.aufirst=G.+M.&amp;rft.au=Blaauw%2C+G.+A.&amp;rft.au=Brooks%2C+F.+P.+Jr.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFBrodkin2014" class="citation web cs1">Brodkin, John (7 April 2014). <a rel="nofollow" class="external text" href="https://arstechnica.com/information-technology/2014/04/50-years-ago-ibm-created-mainframe-that-helped-bring-men-to-the-moon/">"50 years ago, IBM created mainframe that helped send men to the Moon"</a>. <i>Ars Technica</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160408105602/http://arstechnica.com/information-technology/2014/04/50-years-ago-ibm-created-mainframe-that-helped-bring-men-to-the-moon/">Archived</a> from the original on 8 April 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">9 April</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Ars+Technica&amp;rft.atitle=50+years+ago%2C+IBM+created+mainframe+that+helped+send+men+to+the+Moon&amp;rft.date=2014-04-07&amp;rft.aulast=Brodkin&amp;rft.aufirst=John&amp;rft_id=https%3A%2F%2Farstechnica.com%2Finformation-technology%2F2014%2F04%2F50-years-ago-ibm-created-mainframe-that-helped-bring-men-to-the-moon%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFClarke" class="citation web cs1">Clarke, Gavin. <a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2014/04/07/ibm_s_360_50_anniversary/">"Why won't you DIE? IBM's S/360 and its legacy at 50"</a>. <i>The Register</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160424121559/http://www.theregister.co.uk/2014/04/07/ibm_s_360_50_anniversary/">Archived</a> from the original on 24 April 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">9 April</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Register&amp;rft.atitle=Why+won%27t+you+DIE%3F+IBM%27s+S%2F360+and+its+legacy+at+50&amp;rft.aulast=Clarke&amp;rft.aufirst=Gavin&amp;rft_id=https%3A%2F%2Fwww.theregister.co.uk%2F2014%2F04%2F07%2Fibm_s_360_50_anniversary%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.pdp8.net/index.shtml">"Online PDP-8 Home Page, Run a PDP-8"</a>. <i>PDP8</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150811174442/http://www.pdp8.net/index.shtml">Archived</a> from the original on August 11, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">September 25,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PDP8&amp;rft.atitle=Online+PDP-8+Home+Page%2C+Run+a+PDP-8&amp;rft_id=http%3A%2F%2Fwww.pdp8.net%2Findex.shtml&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://itp.nyu.edu/physcomp/lessons/electronics/transistors-relays-and-controlling-high-current-loads/">"Transistors, Relays, and Controlling High-Current Loads"</a>. <i>New York University</i>. ITP Physical Computing. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160421232136/https://itp.nyu.edu/physcomp/lessons/electronics/transistors-relays-and-controlling-high-current-loads/">Archived</a> from the original on 21 April 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">9 April</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=New+York+University&amp;rft.atitle=Transistors%2C+Relays%2C+and+Controlling+High-Current+Loads&amp;rft_id=https%3A%2F%2Fitp.nyu.edu%2Fphyscomp%2Flessons%2Felectronics%2Ftransistors-relays-and-controlling-high-current-loads%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-pcgamer-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-pcgamer_42-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFLilly2009" class="citation magazine cs1">Lilly, Paul (2009-04-14). <a rel="nofollow" class="external text" href="http://www.pcgamer.com/a-brief-history-of-cpus-31-awesome-years-of-x86/">"A Brief History of CPUs: 31 Awesome Years of x86"</a>. <i>PC Gamer</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160613202439/http://www.pcgamer.com/a-brief-history-of-cpus-31-awesome-years-of-x86/">Archived</a> from the original on 2016-06-13<span class="reference-accessdate">. Retrieved <span class="nowrap">June 15,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=PC+Gamer&amp;rft.atitle=A+Brief+History+of+CPUs%3A+31+Awesome+Years+of+x86&amp;rft.date=2009-04-14&amp;rft.aulast=Lilly&amp;rft.aufirst=Paul&amp;rft_id=http%3A%2F%2Fwww.pcgamer.com%2Fa-brief-history-of-cpus-31-awesome-years-of-x86%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-patterson-43"><span class="mw-cite-backlink">^ <a href="#cite_ref-patterson_43-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-patterson_43-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFPattersonHennessyLarus1999" class="citation book cs1">Patterson, David A.; Hennessy, John L.; Larus, James R. (1999). <a rel="nofollow" class="external text" href="https://archive.org/details/computerorganiz000henn/page/751"><i>Computer Organization and Design: the Hardware/Software Interface</i></a> (3rd printing of 2nd&#160;ed.). San Francisco, California: Kaufmann. p.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/computerorganiz000henn/page/751">751</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1558604285" title="Special:BookSources/978-1558604285"><bdi>978-1558604285</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Computer+Organization+and+Design%3A+the+Hardware%2FSoftware+Interface&amp;rft.place=San+Francisco%2C+California&amp;rft.pages=751&amp;rft.edition=3rd+printing+of+2nd&amp;rft.pub=Kaufmann&amp;rft.date=1999&amp;rft.isbn=978-1558604285&amp;rft.aulast=Patterson&amp;rft.aufirst=David+A.&amp;rft.au=Hennessy%2C+John+L.&amp;rft.au=Larus%2C+James+R.&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fcomputerorganiz000henn%2Fpage%2F751&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.computerhistory.org/siliconengine/aerospace-systems-are-first-the-applications-for-ics-in-computers/">"1962: Aerospace systems are first the applications for ICs in computers"</a>. <a href="/wiki/Computer_History_Museum" title="Computer History Museum">Computer History Museum</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20181005083606/http://www.computerhistory.org/siliconengine/aerospace-systems-are-first-the-applications-for-ics-in-computers/">Archived</a> from the original on October 5, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">October 9,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=1962%3A+Aerospace+systems+are+first+the+applications+for+ICs+in+computers&amp;rft.pub=Computer+History+Museum&amp;rft_id=http%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Faerospace-systems-are-first-the-applications-for-ics-in-computers%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.hq.nasa.gov/alsj/ic-pg3.html">"The integrated circuits in the Apollo manned lunar landing program"</a>. National Aeronautics and Space Administration. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190721173218/https://www.hq.nasa.gov/alsj/ic-pg3.html">Archived</a> from the original on July 21, 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">October 9,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+integrated+circuits+in+the+Apollo+manned+lunar+landing+program&amp;rft.pub=National+Aeronautics+and+Space+Administration&amp;rft_id=https%3A%2F%2Fwww.hq.nasa.gov%2Falsj%2Fic-pg3.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20180820122836/https://www-03.ibm.com/ibm/history/exhibits/mainframe/mainframe_PR370.html">"System/370 Announcement"</a>. <i>IBM Archives</i>. 2003-01-23. Archived from <a rel="nofollow" class="external text" href="http://www-03.ibm.com/ibm/history/exhibits/mainframe/mainframe_PR370.html">the original</a> on 2018-08-20<span class="reference-accessdate">. Retrieved <span class="nowrap">October 25,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IBM+Archives&amp;rft.atitle=System%2F370+Announcement&amp;rft.date=2003-01-23&amp;rft_id=http%3A%2F%2Fwww-03.ibm.com%2Fibm%2Fhistory%2Fexhibits%2Fmainframe%2Fmainframe_PR370.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160720234350/http://www-03.ibm.com/ibm/history/exhibits/mainframe/mainframe_PP3155B.html">"System/370 Model 155 (Continued)"</a>. <i>IBM Archives</i>. 2003-01-23. Archived from <a rel="nofollow" class="external text" href="https://www-03.ibm.com/ibm/history/exhibits/mainframe/mainframe_PP3155B.html">the original</a> on 2016-07-20<span class="reference-accessdate">. Retrieved <span class="nowrap">October 25,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=IBM+Archives&amp;rft.atitle=System%2F370+Model+155+%28Continued%29&amp;rft.date=2003-01-23&amp;rft_id=https%3A%2F%2Fwww-03.ibm.com%2Fibm%2Fhistory%2Fexhibits%2Fmainframe%2Fmainframe_PP3155B.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://homepage.divms.uiowa.edu/~jones/pdp8/models/">"Models and Options"</a>. The Digital Equipment Corporation PDP-8. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180626145311/http://homepage.divms.uiowa.edu/~jones/pdp8/models/">Archived</a> from the original on June 26, 2018<span class="reference-accessdate">. Retrieved <span class="nowrap">June 15,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Models+and+Options&amp;rft.pub=The+Digital+Equipment+Corporation+PDP-8&amp;rft_id=http%3A%2F%2Fhomepage.divms.uiowa.edu%2F~jones%2Fpdp8%2Fmodels%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFBassett2007" class="citation book cs1">Bassett, Ross Knox (2007). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=UUbB3d2UnaAC"><i>To the Digital Age: Research Labs, Start-up Companies, and the Rise of MOS Technology</i></a>. <a href="/wiki/The_Johns_Hopkins_University_Press" class="mw-redirect" title="The Johns Hopkins University Press">The Johns Hopkins University Press</a>. pp.&#160;127–128, 256, and 314. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-8018-6809-2" title="Special:BookSources/978-0-8018-6809-2"><bdi>978-0-8018-6809-2</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=To+the+Digital+Age%3A+Research+Labs%2C+Start-up+Companies%2C+and+the+Rise+of+MOS+Technology&amp;rft.pages=127-128%2C+256%2C+and+314&amp;rft.pub=The+Johns+Hopkins+University+Press&amp;rft.date=2007&amp;rft.isbn=978-0-8018-6809-2&amp;rft.aulast=Bassett&amp;rft.aufirst=Ross+Knox&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DUUbB3d2UnaAC&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-shirriff-50"><span class="mw-cite-backlink">^ <a href="#cite_ref-shirriff_50-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-shirriff_50-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFShirriff" class="citation web cs1">Shirriff, Ken. <a rel="nofollow" class="external text" href="http://www.righto.com/2015/05/the-texas-instruments-tmx-1795-first.html">"The Texas Instruments TMX 1795: the first, forgotten microprocessor"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210126074942/http://www.righto.com/2015/05/the-texas-instruments-tmx-1795-first.html">Archived</a> from the original on 2021-01-26.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Texas+Instruments+TMX+1795%3A+the+first%2C+forgotten+microprocessor&amp;rft.aulast=Shirriff&amp;rft.aufirst=Ken&amp;rft_id=http%3A%2F%2Fwww.righto.com%2F2015%2F05%2Fthe-texas-instruments-tmx-1795-first.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-51"><span class="mw-cite-backlink"><b><a href="#cite_ref-51">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.brown.edu/Departments/Engineering/Labs/ddzo/speed.html">"Speed &amp; Power in Logic Families"</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170726175011/http://www.brown.edu/Departments/Engineering/Labs/ddzo/speed.html">Archived</a> from the original on 2017-07-26<span class="reference-accessdate">. Retrieved <span class="nowrap">2017-08-02</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Speed+%26+Power+in+Logic+Families&amp;rft_id=http%3A%2F%2Fwww.brown.edu%2FDepartments%2FEngineering%2FLabs%2Fddzo%2Fspeed.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span>.</span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFStonham1996" class="citation book cs1">Stonham, T. J. (1996). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=UE6vFEnGP2kC"><i>Digital Logic Techniques: Principles and Practice</i></a>. Taylor &amp; Francis. p.&#160;174. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9780412549700" title="Special:BookSources/9780412549700"><bdi>9780412549700</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Digital+Logic+Techniques%3A+Principles+and+Practice&amp;rft.pages=174&amp;rft.pub=Taylor+%26+Francis&amp;rft.date=1996&amp;rft.isbn=9780412549700&amp;rft.aulast=Stonham&amp;rft.aufirst=T.+J.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DUE6vFEnGP2kC&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.computerhistory.org/siliconengine/silicon-gate-technology-developed-for-ics/">"1968: Silicon Gate Technology Developed for ICs"</a>. <i>Computer History Museum</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20200729145834/https://www.computerhistory.org/siliconengine/silicon-gate-technology-developed-for-ics/">Archived</a> from the original on 2020-07-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2019-08-16</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Computer+History+Museum&amp;rft.atitle=1968%3A+Silicon+Gate+Technology+Developed+for+ICs&amp;rft_id=https%3A%2F%2Fwww.computerhistory.org%2Fsiliconengine%2Fsilicon-gate-technology-developed-for-ics%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFBooher1968" class="citation conference cs1">Booher, R. K. (1968). <a rel="nofollow" class="external text" href="http://www.computer.org/csdl/proceedings/afips/1968/5072/00/50720877.pdf"><i>MOS GP Computer</i></a> <span class="cs1-format">(PDF)</span>. International Workshop on Managing Requirements Knowledge. <a href="/wiki/AFIPS" class="mw-redirect" title="AFIPS">AFIPS</a>. p.&#160;877. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FAFIPS.1968.126">10.1109/AFIPS.1968.126</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170714014430/https://www.computer.org/csdl/proceedings/afips/1968/5072/00/50720877.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2017-07-14.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=MOS+GP+Computer&amp;rft.pages=877&amp;rft.pub=AFIPS&amp;rft.date=1968&amp;rft_id=info%3Adoi%2F10.1109%2FAFIPS.1968.126&amp;rft.aulast=Booher&amp;rft.aufirst=R.+K.&amp;rft_id=http%3A%2F%2Fwww.computer.org%2Fcsdl%2Fproceedings%2Fafips%2F1968%2F5072%2F00%2F50720877.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation book cs1">"LSI-11 Module Descriptions". <a rel="nofollow" class="external text" href="http://www.bitsavers.org/pdf/dec/pdp11/1103/EK-LSI11-TM-002.pdf"><i>LSI-11, PDP-11/03 user's manual</i></a> <span class="cs1-format">(PDF)</span> (2nd&#160;ed.). Maynard, Massachusetts: <a href="/wiki/Digital_Equipment_Corporation" title="Digital Equipment Corporation">Digital Equipment Corporation</a>. November 1975. p.&#160;4&#45;3. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211010023115/http://www.bitsavers.org/pdf/dec/pdp11/1103/EK-LSI11-TM-002.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2021-10-10<span class="reference-accessdate">. Retrieved <span class="nowrap">2015-02-20</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=LSI-11+Module+Descriptions&amp;rft.btitle=LSI-11%2C+PDP-11%2F03+user%27s+manual&amp;rft.place=Maynard%2C+Massachusetts&amp;rft.pages=4%26%2345%3B3&amp;rft.edition=2nd&amp;rft.pub=Digital+Equipment+Corporation&amp;rft.date=1975-11&amp;rft_id=http%3A%2F%2Fwww.bitsavers.org%2Fpdf%2Fdec%2Fpdp11%2F1103%2FEK-LSI11-TM-002.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFBigelow2022" class="citation web cs1">Bigelow, Stephen J. (March 2022). <a rel="nofollow" class="external text" href="https://www.techtarget.com/searchdatacenter/definition/multi-core-processor">"What is a multicore processor and how does it work?"</a>. TechTarget. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220711210214/https://www.techtarget.com/searchdatacenter/definition/multi-core-processor">Archived</a> from the original on July 11, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">July 17,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=What+is+a+multicore+processor+and+how+does+it+work%3F&amp;rft.pub=TechTarget&amp;rft.date=2022-03&amp;rft.aulast=Bigelow&amp;rft.aufirst=Stephen+J.&amp;rft_id=https%3A%2F%2Fwww.techtarget.com%2Fsearchdatacenter%2Fdefinition%2Fmulti-core-processor&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFBirkby" class="citation web cs1">Birkby, Richard. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150923205820/http://www.computermuseum.li/Testpage/MicroprocessorHistory.htm">"A Brief History of the Microprocessor"</a>. <i>computermuseum.li</i>. Archived from <a rel="nofollow" class="external text" href="http://www.computermuseum.li/Testpage/MicroprocessorHistory.htm">the original</a> on September 23, 2015<span class="reference-accessdate">. Retrieved <span class="nowrap">October 13,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=computermuseum.li&amp;rft.atitle=A+Brief+History+of+the+Microprocessor&amp;rft.aulast=Birkby&amp;rft.aufirst=Richard&amp;rft_id=http%3A%2F%2Fwww.computermuseum.li%2FTestpage%2FMicroprocessorHistory.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-Osborne80-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-Osborne80_59-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFOsborne1980" class="citation book cs1 cs1-prop-long-vol">Osborne, Adam (1980). <a rel="nofollow" class="external text" href="https://archive.org/details/introductiontomi00adam"><i>An Introduction to Microcomputers</i></a>. Vol.&#160;1: Basic Concepts (2nd&#160;ed.). Berkeley, California: Osborne-McGraw Hill. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-931988-34-9" title="Special:BookSources/978-0-931988-34-9"><bdi>978-0-931988-34-9</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=An+Introduction+to+Microcomputers&amp;rft.place=Berkeley%2C+California&amp;rft.edition=2nd&amp;rft.pub=Osborne-McGraw+Hill&amp;rft.date=1980&amp;rft.isbn=978-0-931988-34-9&amp;rft.aulast=Osborne&amp;rft.aufirst=Adam&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fintroductiontomi00adam&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-60">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFZhislina2014" class="citation web cs1">Zhislina, Victoria (2014-02-19). <a rel="nofollow" class="external text" href="https://software.intel.com/en-us/blogs/2014/02/19/why-has-cpu-frequency-ceased-to-grow">"Why has CPU frequency ceased to grow?"</a>. Intel. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170621074555/https://software.intel.com/en-us/blogs/2014/02/19/why-has-cpu-frequency-ceased-to-grow">Archived</a> from the original on 2017-06-21<span class="reference-accessdate">. Retrieved <span class="nowrap">October 14,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Why+has+CPU+frequency+ceased+to+grow%3F&amp;rft.pub=Intel&amp;rft.date=2014-02-19&amp;rft.aulast=Zhislina&amp;rft.aufirst=Victoria&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fen-us%2Fblogs%2F2014%2F02%2F19%2Fwhy-has-cpu-frequency-ceased-to-grow&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-61">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.eecs.berkeley.edu/~tking/theses/bsriram.pdf">"MOS Transistor – Electrical Engineering &amp; Computer Science"</a> <span class="cs1-format">(PDF)</span>. University of California. <a rel="nofollow" class="external text" href="https://ghostarchive.org/archive/20221009/http://www.eecs.berkeley.edu/~tking/theses/bsriram.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2022-10-09<span class="reference-accessdate">. Retrieved <span class="nowrap">October 14,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=MOS+Transistor+%E2%80%93+Electrical+Engineering+%26+Computer+Science&amp;rft.pub=University+of+California&amp;rft_id=http%3A%2F%2Fwww.eecs.berkeley.edu%2F~tking%2Ftheses%2Fbsriram.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-62">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFSimonite" class="citation news cs1">Simonite, Tom. <a rel="nofollow" class="external text" href="https://www.technologyreview.com/s/601441/moores-law-is-dead-now-what/">"Moore's Law Is Dead. Now What?"</a>. <i>MIT Technology Review</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20180822071655/https://www.technologyreview.com/s/601441/moores-law-is-dead-now-what/">Archived</a> from the original on 2018-08-22<span class="reference-accessdate">. Retrieved <span class="nowrap">2018-08-24</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=MIT+Technology+Review&amp;rft.atitle=Moore%27s+Law+Is+Dead.+Now+What%3F&amp;rft.aulast=Simonite&amp;rft.aufirst=Tom&amp;rft_id=https%3A%2F%2Fwww.technologyreview.com%2Fs%2F601441%2Fmoores-law-is-dead-now-what%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-MooresLaw-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-MooresLaw_63-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMoore2005" class="citation interview cs1"><a href="/wiki/Gordon_Moore" title="Gordon Moore">Moore, Gordon</a> (2005). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20121029060050/http://download.intel.com/museum/Moores_Law/Video-Transcripts/Excepts_A_Conversation_with_Gordon_Moore.pdf">"Excerpts from A Conversation with Gordon Moore: Moore's Law"</a> <span class="cs1-format">(PDF)</span> (Interview). Intel. Archived from <a rel="nofollow" class="external text" href="http://download.intel.com/museum/Moores_Law/Video-Transcripts/Excepts_A_Conversation_with_Gordon_Moore.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2012-10-29<span class="reference-accessdate">. Retrieved <span class="nowrap">2012-07-25</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Excerpts+from+A+Conversation+with+Gordon+Moore%3A+Moore%27s+Law&amp;rft.pub=Intel&amp;rft.date=2005&amp;rft.aulast=Moore&amp;rft.aufirst=Gordon&amp;rft_id=http%3A%2F%2Fdownload.intel.com%2Fmuseum%2FMoores_Law%2FVideo-Transcripts%2FExcepts_A_Conversation_with_Gordon_Moore.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-64">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.techjunkie.com/a-cpu-history/">"A detailed history of the processor"</a>. Tech Junkie. 15 December 2016. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190814125742/https://www.techjunkie.com/a-cpu-history/">Archived</a> from the original on 14 August 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">14 August</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=A+detailed+history+of+the+processor&amp;rft.pub=Tech+Junkie&amp;rft.date=2016-12-15&amp;rft_id=https%3A%2F%2Fwww.techjunkie.com%2Fa-cpu-history%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFEigenmannLilja1998" class="citation book cs1">Eigenmann, Rudolf; Lilja, David (1998). "Von Neumann Computers". <i>Wiley Encyclopedia of Electrical and Electronics Engineering</i>. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1002%2F047134608X.W1704">10.1002/047134608X.W1704</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/047134608X" title="Special:BookSources/047134608X"><bdi>047134608X</bdi></a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:8197337">8197337</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Von+Neumann+Computers&amp;rft.btitle=Wiley+Encyclopedia+of+Electrical+and+Electronics+Engineering&amp;rft.date=1998&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A8197337%23id-name%3DS2CID&amp;rft_id=info%3Adoi%2F10.1002%2F047134608X.W1704&amp;rft.isbn=047134608X&amp;rft.aulast=Eigenmann&amp;rft.aufirst=Rudolf&amp;rft.au=Lilja%2C+David&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-66">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFAspray1990" class="citation magazine cs1">Aspray, William (September 1990). "The stored program concept". <i>IEEE Spectrum</i>. Vol.&#160;27, no.&#160;9. p.&#160;51. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2F6.58457">10.1109/6.58457</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Spectrum&amp;rft.atitle=The+stored+program+concept&amp;rft.volume=27&amp;rft.issue=9&amp;rft.pages=51&amp;rft.date=1990-09&amp;rft_id=info%3Adoi%2F10.1109%2F6.58457&amp;rft.aulast=Aspray&amp;rft.aufirst=William&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFSaraswat" class="citation web cs1">Saraswat, Krishna. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150724091731/https://web.stanford.edu/class/ee311/NOTES/TrendsSlides.pdf">"Trends in Integrated Circuits Technology"</a> <span class="cs1-format">(PDF)</span>. Archived from <a rel="nofollow" class="external text" href="https://web.stanford.edu/class/ee311/NOTES/TrendsSlides.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2015-07-24<span class="reference-accessdate">. Retrieved <span class="nowrap">June 15,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Trends+in+Integrated+Circuits+Technology&amp;rft.aulast=Saraswat&amp;rft.aufirst=Krishna&amp;rft_id=https%3A%2F%2Fweb.stanford.edu%2Fclass%2Fee311%2FNOTES%2FTrendsSlides.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-69"><span class="mw-cite-backlink"><b><a href="#cite_ref-69">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.csl.mete.metu.edu.tr/Electromigration/emig.htm">"Electromigration"</a>. Middle East Technical University. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20170731070649/http://www.csl.mete.metu.edu.tr/Electromigration/emig.htm">Archived</a> from the original on July 31, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">June 15,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Electromigration&amp;rft.pub=Middle+East+Technical+University&amp;rft_id=http%3A%2F%2Fwww.csl.mete.metu.edu.tr%2FElectromigration%2Femig.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFWienand2013" class="citation web cs1">Wienand, Ian (September 3, 2013). <a rel="nofollow" class="external text" href="http://www.bottomupcs.com/csbu.pdf#page=44">"Computer Science from the Bottom Up, Chapter 3. Computer Architecture"</a> <span class="cs1-format">(PDF)</span>. <i>bottomupcs.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160206225834/http://www.bottomupcs.com/csbu.pdf#page=44">Archived</a> <span class="cs1-format">(PDF)</span> from the original on February 6, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">January 7,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=bottomupcs.com&amp;rft.atitle=Computer+Science+from+the+Bottom+Up%2C+Chapter+3.+Computer+Architecture&amp;rft.date=2013-09-03&amp;rft.aulast=Wienand&amp;rft.aufirst=Ian&amp;rft_id=http%3A%2F%2Fwww.bottomupcs.com%2Fcsbu.pdf%23page%3D44&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="#cite_ref-74">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.geeksforgeeks.org/introduction-of-control-unit-and-its-design/">"Introduction of Control Unit and its Design"</a>. <i>GeeksforGeeks</i>. 2018-09-24. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20210115072904/https://www.geeksforgeeks.org/introduction-of-control-unit-and-its-design/">Archived</a> from the original on 2021-01-15<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-01-12</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=GeeksforGeeks&amp;rft.atitle=Introduction+of+Control+Unit+and+its+Design&amp;rft.date=2018-09-24&amp;rft_id=https%3A%2F%2Fwww.geeksforgeeks.org%2Fintroduction-of-control-unit-and-its-design%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-75">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFVan_BerkelMeuwissen2006" class="citation web cs1">Van Berkel, Cornelis; Meuwissen, Patrick (January 12, 2006). <a rel="nofollow" class="external text" href="http://www.google.com/patents/US20060010255">"Address generation unit for a processor (US 2006010255 A1 patent application)"</a>. <i>google.com</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20160418074853/http://www.google.com/patents/US20060010255">Archived</a> from the original on April 18, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">December 8,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=google.com&amp;rft.atitle=Address+generation+unit+for+a+processor+%28US+2006010255+A1+patent+application%29&amp;rft.date=2006-01-12&amp;rft.aulast=Van+Berkel&amp;rft.aufirst=Cornelis&amp;rft.au=Meuwissen%2C+Patrick&amp;rft_id=http%3A%2F%2Fwww.google.com%2Fpatents%2FUS20060010255&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span> <sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability"><span title="This ref was deleted (Special:Diff/897932214) by a bug in VisualEditor and later restored by a bot from the original cite at Special:Permalink/897793086 cite #1 - please verify the cite&#39;s accuracy and remove this &#123;verify source&#125; template. User:GreenC bot/Job 18 (August 2019)">verification needed</span></a></i>&#93;</sup></span>
</li>
<li id="cite_note-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-76">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFTorres2007" class="citation web cs1">Torres, Gabriel (September 12, 2007). <a rel="nofollow" class="external text" href="https://hardwaresecrets.com/how-the-cache-memory-works/">"How The Cache Memory Works"</a>. <i>Hardware Secrets</i><span class="reference-accessdate">. Retrieved <span class="nowrap">January 29,</span> 2023</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Hardware+Secrets&amp;rft.atitle=How+The+Cache+Memory+Works&amp;rft.date=2007-09-12&amp;rft.aulast=Torres&amp;rft.aufirst=Gabriel&amp;rft_id=https%3A%2F%2Fhardwaresecrets.com%2Fhow-the-cache-memory-works%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-78">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.redbooks.ibm.com/redbooks/pdfs/sg248250.pdf">"IBM z13 and IBM z13s Technical Introduction"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/IBM" title="IBM">IBM</a>. March 2016. p.&#160;20. <a rel="nofollow" class="external text" href="https://ghostarchive.org/archive/20221009/http://www.redbooks.ibm.com/redbooks/pdfs/sg248250.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2022-10-09.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IBM+z13+and+IBM+z13s+Technical+Introduction&amp;rft.pages=20&amp;rft.pub=IBM&amp;rft.date=2016-03&amp;rft_id=http%3A%2F%2Fwww.redbooks.ibm.com%2Fredbooks%2Fpdfs%2Fsg248250.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span> <sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability"><span title="This ref was deleted (Special:Diff/897933560) by a bug in VisualEditor and later restored by a bot from the original cite at Special:Permalink/895110016 cite #3 - please verify the cite&#39;s accuracy and remove this &#123;verify source&#125; template. User:GreenC bot/Job 18 (August 2019)">verification needed</span></a></i>&#93;</sup></span>
</li>
<li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-79">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFBrown2005" class="citation web cs1">Brown, Jeffery (2005). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20060212002837/http://www-128.ibm.com/developerworks/power/library/pa-fpfxbox/?ca=dgr-lnxw07XBoxDesign">"Application-customized CPU design"</a>. IBM developerWorks. Archived from <a rel="nofollow" class="external text" href="http://www-128.ibm.com/developerworks/power/library/pa-fpfxbox/?ca=dgr-lnxw07XBoxDesign">the original</a> on 2006-02-12<span class="reference-accessdate">. Retrieved <span class="nowrap">2005-12-17</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Application-customized+CPU+design&amp;rft.pub=IBM+developerWorks&amp;rft.date=2005&amp;rft.aulast=Brown&amp;rft.aufirst=Jeffery&amp;rft_id=http%3A%2F%2Fwww-128.ibm.com%2Fdeveloperworks%2Fpower%2Flibrary%2Fpa-fpfxbox%2F%3Fca%3Ddgr-lnxw07XBoxDesign&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-:2-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-:2_80-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMartinNystromWong2003" class="citation journal cs1">Martin, A. J.; Nystrom, M.; Wong, C. G. (November 2003). <a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/document/1246159">"Three generations of asynchronous microprocessors"</a>. <i>IEEE Design &amp; Test of Computers</i>. <b>20</b> (6): 9–17. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FMDT.2003.1246159">10.1109/MDT.2003.1246159</a>. <a href="/wiki/ISSN_(identifier)" class="mw-redirect" title="ISSN (identifier)">ISSN</a>&#160;<a rel="nofollow" class="external text" href="https://www.worldcat.org/issn/0740-7475">0740-7475</a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:15164301">15164301</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211203174748/https://ieeexplore.ieee.org/document/1246159/">Archived</a> from the original on 2021-12-03<span class="reference-accessdate">. Retrieved <span class="nowrap">2022-01-05</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Design+%26+Test+of+Computers&amp;rft.atitle=Three+generations+of+asynchronous+microprocessors&amp;rft.volume=20&amp;rft.issue=6&amp;rft.pages=9-17&amp;rft.date=2003-11&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A15164301%23id-name%3DS2CID&amp;rft.issn=0740-7475&amp;rft_id=info%3Adoi%2F10.1109%2FMDT.2003.1246159&amp;rft.aulast=Martin&amp;rft.aufirst=A.+J.&amp;rft.au=Nystrom%2C+M.&amp;rft.au=Wong%2C+C.+G.&amp;rft_id=https%3A%2F%2Fieeexplore.ieee.org%2Fdocument%2F1246159&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-81"><span class="mw-cite-backlink"><b><a href="#cite_ref-81">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFGarside,_J._D.Furber,_S._B.Chung,_S-H1999" class="citation conference cs1">Garside, J. D.; Furber, S. B.; Chung, S-H (1999). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20051210205845/http://www.cs.manchester.ac.uk/apt/publications/papers/async99_A3.php">"AMULET3 Revealed"</a>. <i>Proceedings, Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems</i>. <a href="/wiki/University_of_Manchester" title="University of Manchester">University of Manchester</a> Computer Science Department. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FASYNC.1999.761522">10.1109/ASYNC.1999.761522</a>. Archived from <a rel="nofollow" class="external text" href="http://www.cs.manchester.ac.uk/apt/publications/papers/async99_A3.php">the original</a> on December 10, 2005.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.atitle=AMULET3+Revealed&amp;rft.btitle=Proceedings%2C+Fifth+International+Symposium+on+Advanced+Research+in+Asynchronous+Circuits+and+Systems&amp;rft.pub=University+of+Manchester+Computer+Science+Department&amp;rft.date=1999&amp;rft_id=info%3Adoi%2F10.1109%2FASYNC.1999.761522&amp;rft.au=Garside%2C+J.+D.&amp;rft.au=Furber%2C+S.+B.&amp;rft.au=Chung%2C+S-H&amp;rft_id=http%3A%2F%2Fwww.cs.manchester.ac.uk%2Fapt%2Fpublications%2Fpapers%2Fasync99_A3.php&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-84">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation book cs1"><a rel="nofollow" class="external text" href="http://www.bitsavers.org/pdf/ibm/360/functional_characteristics/A22-6884-3_360-65_funcChar.pdf"><i>IBM System/360 Model 65 Functional Characteristics</i></a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/IBM" title="IBM">IBM</a>. September 1968. pp.&#160;8–9. A22-6884-3. <a rel="nofollow" class="external text" href="https://ghostarchive.org/archive/20221009/http://www.bitsavers.org/pdf/ibm/360/functional_characteristics/A22-6884-3_360-65_funcChar.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2022-10-09.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=IBM+System%2F360+Model+65+Functional+Characteristics&amp;rft.pages=8-9&amp;rft.pub=IBM&amp;rft.date=1968-09&amp;rft_id=http%3A%2F%2Fwww.bitsavers.org%2Fpdf%2Fibm%2F360%2Ffunctional_characteristics%2FA22-6884-3_360-65_funcChar.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-86"><span class="mw-cite-backlink"><b><a href="#cite_ref-86">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFHuynh2003" class="citation web cs1">Huynh, Jack (2003). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20071128061217/http://courses.ece.uiuc.edu/ece512/Papers/Athlon.pdf">"The AMD Athlon XP Processor with 512KB L2 Cache"</a> <span class="cs1-format">(PDF)</span>. Urbana–Champaign, Illinois: University of Illinois. pp.&#160;6–11. Archived from <a rel="nofollow" class="external text" href="http://courses.ece.uiuc.edu/ece512/Papers/Athlon.pdf">the original</a> <span class="cs1-format">(PDF)</span> on 2007-11-28<span class="reference-accessdate">. Retrieved <span class="nowrap">2007-10-06</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+AMD+Athlon+XP+Processor+with+512KB+L2+Cache&amp;rft.place=Urbana%E2%80%93Champaign%2C+Illinois&amp;rft.pages=6-11&amp;rft.pub=University+of+Illinois&amp;rft.date=2003&amp;rft.aulast=Huynh&amp;rft.aufirst=Jack&amp;rft_id=http%3A%2F%2Fcourses.ece.uiuc.edu%2Fece512%2FPapers%2FAthlon.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-87">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFGottliebAlmasi1989" class="citation book cs1">Gottlieb, Allan; Almasi, George S. (1989). <a rel="nofollow" class="external text" href="http://dl.acm.org/citation.cfm?id=160438"><i>Highly parallel computing</i></a>. Redwood City, California: Benjamin/Cummings. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-8053-0177-9" title="Special:BookSources/978-0-8053-0177-9"><bdi>978-0-8053-0177-9</bdi></a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20181107043726/https://dl.acm.org/citation.cfm?id=160438">Archived</a> from the original on 2018-11-07<span class="reference-accessdate">. Retrieved <span class="nowrap">2016-04-25</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Highly+parallel+computing&amp;rft.place=Redwood+City%2C+California&amp;rft.pub=Benjamin%2FCummings&amp;rft.date=1989&amp;rft.isbn=978-0-8053-0177-9&amp;rft.aulast=Gottlieb&amp;rft.aufirst=Allan&amp;rft.au=Almasi%2C+George+S.&amp;rft_id=http%3A%2F%2Fdl.acm.org%2Fcitation.cfm%3Fid%3D160438&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-88">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFFlynn1972" class="citation journal cs1"><a href="/wiki/Michael_J._Flynn" title="Michael J. Flynn">Flynn, M. J.</a> (September 1972). "Some Computer Organizations and Their Effectiveness". <i><a href="/wiki/IEEE_Transactions_on_Computers" title="IEEE Transactions on Computers">IEEE Transactions on Computers</a></i>. <b>C-21</b> (9): 948–960. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FTC.1972.5009071">10.1109/TC.1972.5009071</a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:18573685">18573685</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEEE+Transactions+on+Computers&amp;rft.atitle=Some+Computer+Organizations+and+Their+Effectiveness&amp;rft.volume=C-21&amp;rft.issue=9&amp;rft.pages=948-960&amp;rft.date=1972-09&amp;rft_id=info%3Adoi%2F10.1109%2FTC.1972.5009071&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A18573685%23id-name%3DS2CID&amp;rft.aulast=Flynn&amp;rft.aufirst=M.+J.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-89"><span class="mw-cite-backlink"><b><a href="#cite_ref-89">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFLuChung1998" class="citation journal cs1">Lu, N.-P.; Chung, C.-P. (1998). "Parallelism exploitation in superscalar multiprocessing". <i>IEE Proceedings - Computers and Digital Techniques</i>. <b>145</b> (4): 255. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1049%2Fip-cdt%3A19981955">10.1049/ip-cdt:19981955</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=IEE+Proceedings+-+Computers+and+Digital+Techniques&amp;rft.atitle=Parallelism+exploitation+in+superscalar+multiprocessing&amp;rft.volume=145&amp;rft.issue=4&amp;rft.pages=255&amp;rft.date=1998&amp;rft_id=info%3Adoi%2F10.1049%2Fip-cdt%3A19981955&amp;rft.aulast=Lu&amp;rft.aufirst=N.-P.&amp;rft.au=Chung%2C+C.-P.&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFUhsadelGeorgesVerbauwhede2008" class="citation conference cs1">Uhsadel, Leif; Georges, Andy; Verbauwhede, Ingrid (August 2008). <a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/document/4599558"><i>Exploiting Hardware Performance Counters</i></a>. 2008 5th Workshop on Fault Diagnosis and Tolerance in Cryptography. pp.&#160;59–67. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FFDTC.2008.19">10.1109/FDTC.2008.19</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-0-7695-3314-8" title="Special:BookSources/978-0-7695-3314-8"><bdi>978-0-7695-3314-8</bdi></a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:1897883">1897883</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211230134328/https://ieeexplore.ieee.org/document/4599558/">Archived</a> from the original on 2021-12-30<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-12-30</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Exploiting+Hardware+Performance+Counters&amp;rft.pages=59-67&amp;rft.date=2008-08&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A1897883%23id-name%3DS2CID&amp;rft_id=info%3Adoi%2F10.1109%2FFDTC.2008.19&amp;rft.isbn=978-0-7695-3314-8&amp;rft.aulast=Uhsadel&amp;rft.aufirst=Leif&amp;rft.au=Georges%2C+Andy&amp;rft.au=Verbauwhede%2C+Ingrid&amp;rft_id=https%3A%2F%2Fieeexplore.ieee.org%2Fdocument%2F4599558&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-93"><span class="mw-cite-backlink"><b><a href="#cite_ref-93">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFRohou2012" class="citation conference cs1">Rohou, Erven (September 2012). <a rel="nofollow" class="external text" href="https://ieeexplore.ieee.org/document/6337508"><i>Tiptop: Hardware Performance Counters for the Masses</i></a>. 2012 41st International Conference on Parallel Processing Workshops. pp.&#160;404–413. <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109%2FICPPW.2012.58">10.1109/ICPPW.2012.58</a>. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-4673-2509-7" title="Special:BookSources/978-1-4673-2509-7"><bdi>978-1-4673-2509-7</bdi></a>. <a href="/wiki/S2CID_(identifier)" class="mw-redirect" title="S2CID (identifier)">S2CID</a>&#160;<a rel="nofollow" class="external text" href="https://api.semanticscholar.org/CorpusID:16160098">16160098</a>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20211230134326/https://ieeexplore.ieee.org/document/6337508/">Archived</a> from the original on 2021-12-30<span class="reference-accessdate">. Retrieved <span class="nowrap">2021-12-30</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=conference&amp;rft.btitle=Tiptop%3A+Hardware+Performance+Counters+for+the+Masses&amp;rft.pages=404-413&amp;rft.date=2012-09&amp;rft_id=https%3A%2F%2Fapi.semanticscholar.org%2FCorpusID%3A16160098%23id-name%3DS2CID&amp;rft_id=info%3Adoi%2F10.1109%2FICPPW.2012.58&amp;rft.isbn=978-1-4673-2509-7&amp;rft.aulast=Rohou&amp;rft.aufirst=Erven&amp;rft_id=https%3A%2F%2Fieeexplore.ieee.org%2Fdocument%2F6337508&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-94"><span class="mw-cite-backlink"><b><a href="#cite_ref-94">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFHerathFogh2015" class="citation web cs1">Herath, Nishad; Fogh, Anders (2015). <a rel="nofollow" class="external text" href="https://www.blackhat.com/docs/us-15/materials/us-15-Herath-These-Are-Not-Your-Grand-Daddys-CPU-Performance-Counters-CPU-Hardware-Performance-Counters-For-Security.pdf">"CPU Hardware Performance Counters for Security"</a> <span class="cs1-format">(PDF)</span>. USA: Black Hat. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20150905090843/https://www.blackhat.com/docs/us-15/materials/us-15-Herath-These-Are-Not-Your-Grand-Daddys-CPU-Performance-Counters-CPU-Hardware-Performance-Counters-For-Security.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2015-09-05.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CPU+Hardware+Performance+Counters+for+Security&amp;rft.place=USA&amp;rft.pub=Black+Hat&amp;rft.date=2015&amp;rft.aulast=Herath&amp;rft.aufirst=Nishad&amp;rft.au=Fogh%2C+Anders&amp;rft_id=https%3A%2F%2Fwww.blackhat.com%2Fdocs%2Fus-15%2Fmaterials%2Fus-15-Herath-These-Are-Not-Your-Grand-Daddys-CPU-Performance-Counters-CPU-Hardware-Performance-Counters-For-Security.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-95"><span class="mw-cite-backlink"><b><a href="#cite_ref-95">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFJøsang2018" class="citation book cs1">Jøsang, Audun (2018-06-21). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=-kFmDwAAQBAJ&amp;dq=usually+done+by+software-security+teams+to+assess+and+find+malicious+binary+programs.&amp;pg=PA96"><i>ECCWS 2018 17th European Conference on Cyber Warfare and Security V2</i></a>. Academic Conferences and publishing limited. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-1-911218-86-9" title="Special:BookSources/978-1-911218-86-9"><bdi>978-1-911218-86-9</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=ECCWS+2018+17th+European+Conference+on+Cyber+Warfare+and+Security+V2&amp;rft.pub=Academic+Conferences+and+publishing+limited&amp;rft.date=2018-06-21&amp;rft.isbn=978-1-911218-86-9&amp;rft.aulast=J%C3%B8sang&amp;rft.aufirst=Audun&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D-kFmDwAAQBAJ%26dq%3Dusually%2Bdone%2Bby%2Bsoftware-security%2Bteams%2Bto%2Bassess%2Band%2Bfind%2Bmalicious%2Bbinary%2Bprograms.%26pg%3DPA96&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-96">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFDeRose2001" class="citation cs2">DeRose, Luiz A. (2001), Sakellariou, Rizos; Gurd, John; Freeman, Len; Keane, John (eds.), <a rel="nofollow" class="external text" href="http://link.springer.com/10.1007/3-540-44681-8_19">"The Hardware Performance Monitor Toolkit"</a>, <i>Euro-Par 2001 Parallel Processing</i>, Lecture Notes in Computer Science, vol.&#160;2150, Berlin, Heidelberg: Springer Berlin Heidelberg, pp.&#160;122–132, <a href="/wiki/Doi_(identifier)" class="mw-redirect" title="Doi (identifier)">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1007%2F3-540-44681-8_19">10.1007/3-540-44681-8_19</a>, <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-3-540-42495-6" title="Special:BookSources/978-3-540-42495-6"><bdi>978-3-540-42495-6</bdi></a>, <a rel="nofollow" class="external text" href="https://web.archive.org/web/20230301143920/https://link.springer.com/chapter/10.1007/3-540-44681-8_19">archived</a> from the original on 2023-03-01<span class="reference-accessdate">, retrieved <span class="nowrap">2021-12-30</span></span></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Euro-Par+2001+Parallel+Processing&amp;rft.atitle=The+Hardware+Performance+Monitor+Toolkit&amp;rft.volume=2150&amp;rft.pages=122-132&amp;rft.date=2001&amp;rft_id=info%3Adoi%2F10.1007%2F3-540-44681-8_19&amp;rft.isbn=978-3-540-42495-6&amp;rft.aulast=DeRose&amp;rft.aufirst=Luiz+A.&amp;rft_id=http%3A%2F%2Flink.springer.com%2F10.1007%2F3-540-44681-8_19&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-97"><span class="mw-cite-backlink"><b><a href="#cite_ref-97">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1 cs1-prop-foreign-lang-source"><a rel="nofollow" class="external text" href="https://dspace.unipampa.edu.br/bitstream/riu/4136/1/Adriano%20Marques%20Garcia%20-%202019.pdf">"TOWARDS A BENCHMARK FOR PERFORMANCE AND POWER CONSUMPTION EVALUATION OF PARALLEL PROGRAMMING INTERFACES"</a> <span class="cs1-format">(PDF)</span> (in Vietnamese)<span class="reference-accessdate">. Retrieved <span class="nowrap">2024-03-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=TOWARDS+A+BENCHMARK+FOR+PERFORMANCE+AND+POWER+CONSUMPTION+EVALUATION+OF+PARALLEL+PROGRAMMING+INTERFACES&amp;rft_id=https%3A%2F%2Fdspace.unipampa.edu.br%2Fbitstream%2Friu%2F4136%2F1%2FAdriano%2520Marques%2520Garcia%2520-%25202019.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-98"><span class="mw-cite-backlink"><b><a href="#cite_ref-98">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.investopedia.com/terms/o/open-source.asp">"Open Source: What it Means, How it Works, Example"</a>. <i>Investopedia</i><span class="reference-accessdate">. Retrieved <span class="nowrap">2024-03-15</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Investopedia&amp;rft.atitle=Open+Source%3A+What+it+Means%2C+How+it+Works%2C+Example&amp;rft_id=https%3A%2F%2Fwww.investopedia.com%2Fterms%2Fo%2Fopen-source.asp&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-99"><span class="mw-cite-backlink"><b><a href="#cite_ref-99">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFChawdhuryBanerjeeGuptaPoddar2024" class="citation book cs1">Chawdhury, Tarun Kumar; Banerjee, Joyanta; Gupta, Vipul; Poddar, Debopam (2024-03-04). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=8f34EAAAQBAJ&amp;dq=benefit+of+using+them+is+that+no+source+code+modifications+are+needed+in+general.&amp;pg=PA117"><i>Mastering Secure Java Applications: Navigating security in cloud and microservices for Java</i></a> (English&#160;ed.). BPB Publications. p.&#160;117. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/978-93-5551-884-2" title="Special:BookSources/978-93-5551-884-2"><bdi>978-93-5551-884-2</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Mastering+Secure+Java+Applications%3A+Navigating+security+in+cloud+and+microservices+for+Java&amp;rft.pages=117&amp;rft.edition=English&amp;rft.pub=BPB+Publications&amp;rft.date=2024-03-04&amp;rft.isbn=978-93-5551-884-2&amp;rft.aulast=Chawdhury&amp;rft.aufirst=Tarun+Kumar&amp;rft.au=Banerjee%2C+Joyanta&amp;rft.au=Gupta%2C+Vipul&amp;rft.au=Poddar%2C+Debopam&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D8f34EAAAQBAJ%26dq%3Dbenefit%2Bof%2Busing%2Bthem%2Bis%2Bthat%2Bno%2Bsource%2Bcode%2Bmodifications%2Bare%2Bneeded%2Bin%2Bgeneral.%26pg%3DPA117&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-100"><span class="mw-cite-backlink"><b><a href="#cite_ref-100">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFAnjumPerros2015" class="citation book cs1">Anjum, Bushra; Perros, Harry G. (2015). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=3r3eBQAAQBAJ">"1: Partitioning the End-to-End QoS Budget to Domains"</a>. <i>Bandwidth Allocation for Video Under Quality of Service Constraints</i>. Focus Series. John Wiley &amp; Sons. p.&#160;3. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9781848217461" title="Special:BookSources/9781848217461"><bdi>9781848217461</bdi></a><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-09-21</span></span>. <q>[...] in cloud computing where multiple software components run in a virtual environment on the same blade, one component per virtual machine (VM). Each VM is allocated a virtual central processing unit [...] which is a fraction of the blade's CPU.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=1%3A+Partitioning+the+End-to-End+QoS+Budget+to+Domains&amp;rft.btitle=Bandwidth+Allocation+for+Video+Under+Quality+of+Service+Constraints&amp;rft.series=Focus+Series&amp;rft.pages=3&amp;rft.pub=John+Wiley+%26+Sons&amp;rft.date=2015&amp;rft.isbn=9781848217461&amp;rft.aulast=Anjum&amp;rft.aufirst=Bushra&amp;rft.au=Perros%2C+Harry+G.&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3D3r3eBQAAQBAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-101"><span class="mw-cite-backlink"><b><a href="#cite_ref-101">^</a></b></span> <span class="reference-text">
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFFifieldFlemingGentleHochstein2014" class="citation book cs1">Fifield, Tom; Fleming, Diane; Gentle, Anne; Hochstein, Lorin; Proulx, Jonathan; Toews, Everett; Topjian, Joe (2014). <a rel="nofollow" class="external text" href="https://books.google.com/books?id=jQ5pAwAAQBAJ">"Glossary"</a>. <i>OpenStack Operations Guide</i>. Beijing: O'Reilly Media, Inc. p.&#160;286. <a href="/wiki/ISBN_(identifier)" class="mw-redirect" title="ISBN (identifier)">ISBN</a>&#160;<a href="/wiki/Special:BookSources/9781491906309" title="Special:BookSources/9781491906309"><bdi>9781491906309</bdi></a><span class="reference-accessdate">. Retrieved <span class="nowrap">2016-09-20</span></span>. <q>Virtual Central Processing Unit (vCPU)[:] Subdivides physical CPUs. Instances can then use those divisions.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.atitle=Glossary&amp;rft.btitle=OpenStack+Operations+Guide&amp;rft.place=Beijing&amp;rft.pages=286&amp;rft.pub=O%27Reilly+Media%2C+Inc.&amp;rft.date=2014&amp;rft.isbn=9781491906309&amp;rft.aulast=Fifield&amp;rft.aufirst=Tom&amp;rft.au=Fleming%2C+Diane&amp;rft.au=Gentle%2C+Anne&amp;rft.au=Hochstein%2C+Lorin&amp;rft.au=Proulx%2C+Jonathan&amp;rft.au=Toews%2C+Everett&amp;rft.au=Topjian%2C+Joe&amp;rft_id=https%3A%2F%2Fbooks.google.com%2Fbooks%3Fid%3DjQ5pAwAAQBAJ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-102"><span class="mw-cite-backlink"><b><a href="#cite_ref-102">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="https://www.vmware.com/pdf/vi_architecture_wp.pdf">"VMware Infrastructure Architecture Overview – White Paper"</a> <span class="cs1-format">(PDF)</span>. <i>VMware</i>. 2006. <a rel="nofollow" class="external text" href="https://ghostarchive.org/archive/20221009/https://www.vmware.com/pdf/vi_architecture_wp.pdf">Archived</a> <span class="cs1-format">(PDF)</span> from the original on 2022-10-09.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=VMware&amp;rft.atitle=VMware+Infrastructure+Architecture+Overview+%E2%80%93+White+Paper&amp;rft.date=2006&amp;rft_id=https%3A%2F%2Fwww.vmware.com%2Fpdf%2Fvi_architecture_wp.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-Freq-103"><span class="mw-cite-backlink"><b><a href="#cite_ref-Freq_103-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://www.cpu-world.com/Glossary/C/CPU_Frequency.html">"CPU Frequency"</a>. <i>CPU World Glossary</i>. CPU World. 25 March 2008. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100209041126/http://www.cpu-world.com/Glossary/C/CPU_Frequency.html">Archived</a> from the original on 9 February 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">1 January</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=CPU+World+Glossary&amp;rft.atitle=CPU+Frequency&amp;rft.date=2008-03-25&amp;rft_id=http%3A%2F%2Fwww.cpu-world.com%2FGlossary%2FC%2FCPU_Frequency.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-tt-104"><span class="mw-cite-backlink"><b><a href="#cite_ref-tt_104-0">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite class="citation web cs1"><a rel="nofollow" class="external text" href="http://searchdatacenter.techtarget.com/sDefinition/0,,sid80_gci1015740,00.html">"What is (a) multi-core processor?"</a>. <i>Data Center Definitions</i>. SearchDataCenter.com. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100805052158/http://searchdatacenter.techtarget.com/sDefinition/0,,sid80_gci1015740,00.html">Archived</a> from the original on 5 August 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">8 August</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Data+Center+Definitions&amp;rft.atitle=What+is+%28a%29+multi-core+processor%3F&amp;rft_id=http%3A%2F%2Fsearchdatacenter.techtarget.com%2FsDefinition%2F0%2C%2Csid80_gci1015740%2C00.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-105"><span class="mw-cite-backlink"><b><a href="#cite_ref-105">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMlblevins2010" class="citation news cs1">Mlblevins (8 April 2010). <a rel="nofollow" class="external text" href="https://techspirited.com/quad-core-vs-dual-core">"Quad Core Vs. Dual Core"</a>. <i>Tech Spirited</i>. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20190704093754/https://techspirited.com/quad-core-vs-dual-core">Archived</a> from the original on 4 July 2019<span class="reference-accessdate">. Retrieved <span class="nowrap">7 November</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.jtitle=Tech+Spirited&amp;rft.atitle=Quad+Core+Vs.+Dual+Core&amp;rft.date=2010-04-08&amp;rft.au=Mlblevins&amp;rft_id=https%3A%2F%2Ftechspirited.com%2Fquad-core-vs-dual-core&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-106"><span class="mw-cite-backlink"><b><a href="#cite_ref-106">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFMarcin2022" class="citation web cs1">Marcin, Wieclaw (12 January 2022). <a rel="nofollow" class="external text" href="https://pcsite.co.uk/factors-affecting-multi-core-central-processing-unit-performance/">"Factors Affecting Multi-Core Processors Performance"</a>. <i>PcSite</i>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=PcSite&amp;rft.atitle=Factors+Affecting+Multi-Core+Processors+Performance&amp;rft.date=2022-01-12&amp;rft.aulast=Marcin&amp;rft.aufirst=Wieclaw&amp;rft_id=https%3A%2F%2Fpcsite.co.uk%2Ffactors-affecting-multi-core-central-processing-unit-performance%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
<li id="cite_note-107"><span class="mw-cite-backlink"><b><a href="#cite_ref-107">^</a></b></span> <span class="reference-text"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1215172403"><cite id="CITEREFTegtmeier" class="citation web cs1">Tegtmeier, Martin. <a rel="nofollow" class="external text" href="https://blogs.oracle.com/solaris/post/cpu-utilization-of-multi-threaded-architectures-explained">"CPU utilization of multi-threaded architectures explained"</a>. Oracle. <a rel="nofollow" class="external text" href="https://web.archive.org/web/20220718000821/https://blogs.oracle.com/solaris/post/cpu-utilization-of-multi-threaded-architectures-explained">Archived</a> from the original on July 18, 2022<span class="reference-accessdate">. Retrieved <span class="nowrap">July 17,</span> 2022</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=CPU+utilization+of+multi-threaded+architectures+explained&amp;rft.pub=Oracle&amp;rft.aulast=Tegtmeier&amp;rft.aufirst=Martin&amp;rft_id=https%3A%2F%2Fblogs.oracle.com%2Fsolaris%2Fpost%2Fcpu-utilization-of-multi-threaded-architectures-explained&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ACentral+processing+unit" class="Z3988"></span></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=Central_processing_unit&amp;action=edit&amp;section=30" title="Edit section: External links"><span>edit</span></a><span class="mw-editsection-bracket">]</span></span></h2>
<style data-mw-deduplicate="TemplateStyles:r1217611005">.mw-parser-output .side-box{margin:4px 0;box-sizing:border-box;border:1px solid #aaa;font-size:88%;line-height:1.25em;background-color:#f9f9f9;display:flow-root}.mw-parser-output .side-box-abovebelow,.mw-parser-output .side-box-text{padding:0.25em 0.9em}.mw-parser-output .side-box-image{padding:2px 0 2px 0.9em;text-align:center}.mw-parser-output .side-box-imageright{padding:2px 0.9em 2px 0;text-align:center}@media(min-width:500px){.mw-parser-output .side-box-flex{display:flex;align-items:center}.mw-parser-output .side-box-text{flex:1;min-width:0}}@media(min-width:720px){.mw-parser-output .side-box{width:238px}.mw-parser-output .side-box-right{clear:right;float:right;margin-left:1em}.mw-parser-output .side-box-left{margin-right:1em}}</style><div class="side-box side-box-right plainlinks sistersitebox"><style data-mw-deduplicate="TemplateStyles:r1126788409">.mw-parser-output .plainlist ol,.mw-parser-output .plainlist ul{line-height:inherit;list-style:none;margin:0;padding:0}.mw-parser-output .plainlist ol li,.mw-parser-output .plainlist ul li{margin-bottom:0}</style>
<div class="side-box-flex">
<div class="side-box-image"><span class="noviewer" typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" decoding="async" width="30" height="40" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" data-file-width="1024" data-file-height="1376" /></span></span></div>
<div class="side-box-text plainlist">Wikimedia Commons has media related to <span style="font-weight: bold; font-style: italic;"><a href="https://commons.wikimedia.org/wiki/Category:Central_processing_units" class="extiw" title="commons:Category:Central processing units">Central processing units</a></span>.</div></div>
</div>
<link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1217611005"><div class="side-box side-box-right plainlinks sistersitebox"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1126788409">
<div class="side-box-flex">
<div class="side-box-image"><span class="noviewer" typeof="mw:File"><span><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/0/0b/Wikiversity_logo_2017.svg/40px-Wikiversity_logo_2017.svg.png" decoding="async" width="40" height="33" class="mw-file-element" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/0/0b/Wikiversity_logo_2017.svg/60px-Wikiversity_logo_2017.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/0/0b/Wikiversity_logo_2017.svg/80px-Wikiversity_logo_2017.svg.png 2x" data-file-width="626" data-file-height="512" /></span></span></div>
<div class="side-box-text plainlist">Wikiversity has learning resources about <i><b><a href="https://en.wikiversity.org/wiki/Introduction_to_Computers/Processor" class="extiw" title="v:Introduction to Computers/Processor">Introduction to Computers/Processor</a></b></i></div></div>
</div>
<ul><li><a rel="nofollow" class="external text" href="http://www.howstuffworks.com/microprocessor.htm">How Microprocessors Work</a> at <a href="/wiki/HowStuffWorks" title="HowStuffWorks">HowStuffWorks</a>.</li>
<li><a rel="nofollow" class="external text" href="https://spectrum.ieee.org/25-microchips-that-shook-the-world">25 Microchips that shook the world</a> – an article by the <a href="/wiki/Institute_of_Electrical_and_Electronics_Engineers" title="Institute of Electrical and Electronics Engineers">Institute of Electrical and Electronics Engineers</a>.</li></ul>
<div class="navbox-styles"><style data-mw-deduplicate="TemplateStyles:r1129693374">.mw-parser-output .hlist dl,.mw-parser-output .hlist ol,.mw-parser-output .hlist ul{margin:0;padding:0}.mw-parser-output .hlist dd,.mw-parser-output .hlist dt,.mw-parser-output .hlist li{margin:0;display:inline}.mw-parser-output .hlist.inline,.mw-parser-output .hlist.inline dl,.mw-parser-output .hlist.inline ol,.mw-parser-output .hlist.inline ul,.mw-parser-output .hlist dl dl,.mw-parser-output .hlist dl ol,.mw-parser-output .hlist dl ul,.mw-parser-output .hlist ol dl,.mw-parser-output .hlist ol ol,.mw-parser-output .hlist ol ul,.mw-parser-output .hlist ul dl,.mw-parser-output .hlist ul ol,.mw-parser-output .hlist ul ul{display:inline}.mw-parser-output .hlist .mw-empty-li{display:none}.mw-parser-output .hlist dt::after{content:": "}.mw-parser-output .hlist dd::after,.mw-parser-output .hlist li::after{content:" · ";font-weight:bold}.mw-parser-output .hlist dd:last-child::after,.mw-parser-output .hlist dt:last-child::after,.mw-parser-output .hlist li:last-child::after{content:none}.mw-parser-output .hlist dd dd:first-child::before,.mw-parser-output .hlist dd dt:first-child::before,.mw-parser-output .hlist dd li:first-child::before,.mw-parser-output .hlist dt dd:first-child::before,.mw-parser-output .hlist dt dt:first-child::before,.mw-parser-output .hlist dt li:first-child::before,.mw-parser-output .hlist li dd:first-child::before,.mw-parser-output .hlist li dt:first-child::before,.mw-parser-output .hlist li li:first-child::before{content:" (";font-weight:normal}.mw-parser-output .hlist dd dd:last-child::after,.mw-parser-output .hlist dd dt:last-child::after,.mw-parser-output .hlist dd li:last-child::after,.mw-parser-output .hlist dt dd:last-child::after,.mw-parser-output .hlist dt dt:last-child::after,.mw-parser-output .hlist dt li:last-child::after,.mw-parser-output .hlist li dd:last-child::after,.mw-parser-output .hlist li dt:last-child::after,.mw-parser-output .hlist li li:last-child::after{content:")";font-weight:normal}.mw-parser-output .hlist ol{counter-reset:listitem}.mw-parser-output .hlist ol>li{counter-increment:listitem}.mw-parser-output .hlist ol>li::before{content:" "counter(listitem)"\a0 "}.mw-parser-output .hlist dd ol>li:first-child::before,.mw-parser-output .hlist dt ol>li:first-child::before,.mw-parser-output .hlist li ol>li:first-child::before{content:" ("counter(listitem)"\a0 "}</style><style data-mw-deduplicate="TemplateStyles:r1061467846">.mw-parser-output .navbox{box-sizing:border-box;border:1px solid #a2a9b1;width:100%;clear:both;font-size:88%;text-align:center;padding:1px;margin:1em auto 0}.mw-parser-output .navbox .navbox{margin-top:0}.mw-parser-output .navbox+.navbox,.mw-parser-output .navbox+.navbox-styles+.navbox{margin-top:-1px}.mw-parser-output .navbox-inner,.mw-parser-output .navbox-subgroup{width:100%}.mw-parser-output .navbox-group,.mw-parser-output .navbox-title,.mw-parser-output .navbox-abovebelow{padding:0.25em 1em;line-height:1.5em;text-align:center}.mw-parser-output .navbox-group{white-space:nowrap;text-align:right}.mw-parser-output .navbox,.mw-parser-output .navbox-subgroup{background-color:#fdfdfd}.mw-parser-output .navbox-list{line-height:1.5em;border-color:#fdfdfd}.mw-parser-output .navbox-list-with-group{text-align:left;border-left-width:2px;border-left-style:solid}.mw-parser-output tr+tr>.navbox-abovebelow,.mw-parser-output tr+tr>.navbox-group,.mw-parser-output tr+tr>.navbox-image,.mw-parser-output tr+tr>.navbox-list{border-top:2px solid #fdfdfd}.mw-parser-output .navbox-title{background-color:#ccf}.mw-parser-output .navbox-abovebelow,.mw-parser-output .navbox-group,.mw-parser-output .navbox-subgroup .navbox-title{background-color:#ddf}.mw-parser-output .navbox-subgroup .navbox-group,.mw-parser-output .navbox-subgroup .navbox-abovebelow{background-color:#e6e6ff}.mw-parser-output .navbox-even{background-color:#f7f7f7}.mw-parser-output .navbox-odd{background-color:transparent}.mw-parser-output .navbox .hlist td dl,.mw-parser-output .navbox .hlist td ol,.mw-parser-output .navbox .hlist td ul,.mw-parser-output .navbox td.hlist dl,.mw-parser-output .navbox td.hlist ol,.mw-parser-output .navbox td.hlist ul{padding:0.125em 0}.mw-parser-output .navbox .navbar{display:block;font-size:100%}.mw-parser-output .navbox-title .navbar{float:left;text-align:left;margin-right:0.5em}</style></div><div role="navigation" class="navbox" aria-labelledby="Processor_technologies" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><style data-mw-deduplicate="TemplateStyles:r1063604349">.mw-parser-output .navbar{display:inline;font-size:88%;font-weight:normal}.mw-parser-output .navbar-collapse{float:left;text-align:left}.mw-parser-output .navbar-boxtext{word-spacing:0}.mw-parser-output .navbar ul{display:inline-block;white-space:nowrap;line-height:inherit}.mw-parser-output .navbar-brackets::before{margin-right:-0.125em;content:"[ "}.mw-parser-output .navbar-brackets::after{margin-left:-0.125em;content:" ]"}.mw-parser-output .navbar li{word-spacing:-0.125em}.mw-parser-output .navbar a>span,.mw-parser-output .navbar a>abbr{text-decoration:inherit}.mw-parser-output .navbar-mini abbr{font-variant:small-caps;border-bottom:none;text-decoration:none;cursor:inherit}.mw-parser-output .navbar-ct-full{font-size:114%;margin:0 7em}.mw-parser-output .navbar-ct-mini{font-size:114%;margin:0 4em}</style><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Processor_technologies" title="Template:Processor technologies"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Processor_technologies" title="Template talk:Processor technologies"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Processor_technologies" title="Special:EditPage/Template:Processor technologies"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Processor_technologies" style="font-size:114%;margin:0 4em"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Processor technologies</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Model_of_computation" title="Model of computation">Models</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Abstract_machine" title="Abstract machine">Abstract machine</a></li>
<li><a href="/wiki/Stored-program_computer" title="Stored-program computer">Stored-program computer</a></li>
<li><a href="/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="/wiki/Finite-state_machine_with_datapath" class="mw-redirect" title="Finite-state machine with datapath">with datapath</a></li>
<li><a href="/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical</a></li>
<li><a href="/wiki/Deterministic_finite_automaton" title="Deterministic finite automaton">Deterministic finite automaton</a></li>
<li><a href="/wiki/Queue_automaton" title="Queue automaton">Queue automaton</a></li>
<li><a href="/wiki/Cellular_automaton" title="Cellular automaton">Cellular automaton</a></li>
<li><a href="/wiki/Quantum_cellular_automaton" title="Quantum cellular automaton">Quantum cellular automaton</a></li></ul></li>
<li><a href="/wiki/Turing_machine" title="Turing machine">Turing machine</a>
<ul><li><a href="/wiki/Alternating_Turing_machine" title="Alternating Turing machine">Alternating Turing machine</a></li>
<li><a href="/wiki/Universal_Turing_machine" title="Universal Turing machine">Universal</a></li>
<li><a href="/wiki/Post%E2%80%93Turing_machine" title="Post–Turing machine">Post–Turing</a></li>
<li><a href="/wiki/Quantum_Turing_machine" title="Quantum Turing machine">Quantum</a></li>
<li><a href="/wiki/Nondeterministic_Turing_machine" title="Nondeterministic Turing machine">Nondeterministic Turing machine</a></li>
<li><a href="/wiki/Probabilistic_Turing_machine" title="Probabilistic Turing machine">Probabilistic Turing machine</a></li>
<li><a href="/wiki/Hypercomputation" title="Hypercomputation">Hypercomputation</a></li>
<li><a href="/wiki/Zeno_machine" title="Zeno machine">Zeno machine</a></li></ul></li>
<li><a href="/wiki/History_of_general-purpose_CPUs#Belt_machine_architecture" title="History of general-purpose CPUs">Belt machine</a></li>
<li><a href="/wiki/Stack_machine" title="Stack machine">Stack machine</a></li>
<li><a href="/wiki/Register_machine" title="Register machine">Register machines</a>
<ul><li><a href="/wiki/Counter_machine" title="Counter machine">Counter</a></li>
<li><a href="/wiki/Pointer_machine" title="Pointer machine">Pointer</a></li>
<li><a href="/wiki/Random-access_machine" title="Random-access machine">Random-access</a></li>
<li><a href="/wiki/Random-access_stored-program_machine" title="Random-access stored-program machine">Random-access stored program</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_architecture" title="Computer architecture">Architecture</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Microarchitecture" title="Microarchitecture">Microarchitecture</a></li>
<li><a href="/wiki/Von_Neumann_architecture" title="Von Neumann architecture">Von Neumann</a></li>
<li><a href="/wiki/Harvard_architecture" title="Harvard architecture">Harvard</a>
<ul><li><a href="/wiki/Modified_Harvard_architecture" title="Modified Harvard architecture">modified</a></li></ul></li>
<li><a href="/wiki/Dataflow_architecture" title="Dataflow architecture">Dataflow</a></li>
<li><a href="/wiki/Transport_triggered_architecture" title="Transport triggered architecture">Transport-triggered</a></li>
<li><a href="/wiki/Cellular_architecture" title="Cellular architecture">Cellular</a></li>
<li><a href="/wiki/Endianness" title="Endianness">Endianness</a></li>
<li><a href="/wiki/Computer_data_storage" title="Computer data storage">Memory access</a>
<ul><li><a href="/wiki/Non-uniform_memory_access" title="Non-uniform memory access">NUMA</a></li>
<li><a href="/wiki/Uniform_memory_access" title="Uniform memory access">HUMA</a></li>
<li><a href="/wiki/Load%E2%80%93store_architecture" title="Load–store architecture">Load–store</a></li>
<li><a href="/wiki/Register%E2%80%93memory_architecture" title="Register–memory architecture">Register/memory</a></li></ul></li>
<li><a href="/wiki/Cache_hierarchy" title="Cache hierarchy">Cache hierarchy</a></li>
<li><a href="/wiki/Memory_hierarchy" title="Memory hierarchy">Memory hierarchy</a>
<ul><li><a href="/wiki/Virtual_memory" title="Virtual memory">Virtual memory</a></li>
<li><a href="/wiki/Secondary_storage" class="mw-redirect" title="Secondary storage">Secondary storage</a></li></ul></li>
<li><a href="/wiki/Heterogeneous_System_Architecture" title="Heterogeneous System Architecture">Heterogeneous</a></li>
<li><a href="/wiki/Fabric_computing" title="Fabric computing">Fabric</a></li>
<li><a href="/wiki/Multiprocessing" title="Multiprocessing">Multiprocessing</a></li>
<li><a href="/wiki/Cognitive_computing" title="Cognitive computing">Cognitive</a></li>
<li><a href="/wiki/Neuromorphic_engineering" title="Neuromorphic engineering">Neuromorphic</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">Instruction set<br />architectures</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Types</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Orthogonal_instruction_set" title="Orthogonal instruction set">Orthogonal instruction set</a></li>
<li><a href="/wiki/Complex_instruction_set_computer" title="Complex instruction set computer">CISC</a></li>
<li><a href="/wiki/Reduced_instruction_set_computer" title="Reduced instruction set computer">RISC</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">Application-specific</a></li>
<li><a href="/wiki/Explicit_data_graph_execution" title="Explicit data graph execution">EDGE</a>
<ul><li><a href="/wiki/TRIPS_architecture" title="TRIPS architecture">TRIPS</a></li></ul></li>
<li><a href="/wiki/Very_long_instruction_word" title="Very long instruction word">VLIW</a>
<ul><li><a href="/wiki/Explicitly_parallel_instruction_computing" title="Explicitly parallel instruction computing">EPIC</a></li></ul></li>
<li><a href="/wiki/Minimal_instruction_set_computer" title="Minimal instruction set computer">MISC</a></li>
<li><a href="/wiki/One-instruction_set_computer" title="One-instruction set computer">OISC</a></li>
<li><a href="/wiki/No_instruction_set_computing" title="No instruction set computing">NISC</a></li>
<li><a href="/wiki/Zero_instruction_set_computer" class="mw-redirect" title="Zero instruction set computer">ZISC</a></li>
<li><a href="/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="/wiki/Quantum_computing" title="Quantum computing">Quantum computing</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Comparison</a>
<ul><li><a href="/wiki/Addressing_mode" title="Addressing mode">Addressing modes</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instruction<br />sets</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Motorola_68000_series" title="Motorola 68000 series">Motorola 68000 series</a></li>
<li><a href="/wiki/VAX" title="VAX">VAX</a></li>
<li><a href="/wiki/PDP-11_architecture" title="PDP-11 architecture">PDP-11</a></li>
<li><a href="/wiki/X86" title="X86">x86</a></li>
<li><a href="/wiki/ARM_architecture_family" title="ARM architecture family">ARM</a></li>
<li><a href="/wiki/Stanford_MIPS" title="Stanford MIPS">Stanford MIPS</a></li>
<li><a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a></li>
<li><a href="/wiki/MIPS-X" title="MIPS-X">MIPS-X</a></li>
<li>Power
<ul><li><a href="/wiki/IBM_POWER_architecture" title="IBM POWER architecture">POWER</a></li>
<li><a href="/wiki/PowerPC" title="PowerPC">PowerPC</a></li>
<li><a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a></li></ul></li>
<li><a href="/wiki/Clipper_architecture" title="Clipper architecture">Clipper architecture</a></li>
<li><a href="/wiki/SPARC" title="SPARC">SPARC</a></li>
<li><a href="/wiki/SuperH" title="SuperH">SuperH</a></li>
<li><a href="/wiki/DEC_Alpha" title="DEC Alpha">DEC Alpha</a></li>
<li><a href="/wiki/ETRAX_CRIS" title="ETRAX CRIS">ETRAX CRIS</a></li>
<li><a href="/wiki/M32R" title="M32R">M32R</a></li>
<li><a href="/wiki/Unicore" title="Unicore">Unicore</a></li>
<li><a href="/wiki/IA-64" title="IA-64">Itanium</a></li>
<li><a href="/wiki/OpenRISC" title="OpenRISC">OpenRISC</a></li>
<li><a href="/wiki/RISC-V" title="RISC-V">RISC-V</a></li>
<li><a href="/wiki/MicroBlaze" title="MicroBlaze">MicroBlaze</a></li>
<li><a href="/wiki/Little_man_computer" title="Little man computer">LMC</a></li>
<li>System/3x0
<ul><li><a href="/wiki/IBM_System/360_architecture" title="IBM System/360 architecture">S/360</a></li>
<li><a href="/wiki/IBM_System/370" title="IBM System/370">S/370</a></li>
<li><a href="/wiki/IBM_System/390" title="IBM System/390">S/390</a></li>
<li><a href="/wiki/Z/Architecture" title="Z/Architecture">z/Architecture</a></li></ul></li>
<li>Tilera ISA</li>
<li><a href="/wiki/VISC_architecture" title="VISC architecture">VISC architecture</a></li>
<li><a href="/wiki/Adapteva#Products" class="mw-redirect" title="Adapteva">Epiphany architecture</a></li>
<li><a href="/wiki/Comparison_of_instruction_set_architectures" title="Comparison of instruction set architectures">Others</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_cycle" title="Instruction cycle">Execution</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Instruction pipelining</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Pipeline_stall" title="Pipeline stall">Pipeline stall</a></li>
<li><a href="/wiki/Operand_forwarding" title="Operand forwarding">Operand forwarding</a></li>
<li><a href="/wiki/Classic_RISC_pipeline" title="Classic RISC pipeline">Classic RISC pipeline</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hazard_(computer_architecture)" title="Hazard (computer architecture)">Hazards</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Data_dependency" title="Data dependency">Data dependency</a></li>
<li><a href="/wiki/Structural_hazard" class="mw-redirect" title="Structural hazard">Structural</a></li>
<li><a href="/wiki/Control_hazard" class="mw-redirect" title="Control hazard">Control</a></li>
<li><a href="/wiki/False_sharing" title="False sharing">False sharing</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Out-of-order_execution" title="Out-of-order execution">Out-of-order</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Scoreboarding" title="Scoreboarding">Scoreboarding</a></li>
<li><a href="/wiki/Tomasulo%27s_algorithm" title="Tomasulo&#39;s algorithm">Tomasulo's algorithm</a>
<ul><li><a href="/wiki/Reservation_station" title="Reservation station">Reservation station</a></li>
<li><a href="/wiki/Re-order_buffer" title="Re-order buffer">Re-order buffer</a></li></ul></li>
<li><a href="/wiki/Register_renaming" title="Register renaming">Register renaming</a></li>
<li><a href="/wiki/Wide-issue" title="Wide-issue">Wide-issue</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Speculative_execution" title="Speculative execution">Speculative</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch prediction</a></li>
<li><a href="/wiki/Memory_dependence_prediction" title="Memory dependence prediction">Memory dependence prediction</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Parallel_computing" title="Parallel computing">Parallelism</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Level</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Bit-level_parallelism" title="Bit-level parallelism">Bit</a>
<ul><li><a href="/wiki/Bit-serial_architecture" title="Bit-serial architecture">Bit-serial</a></li>
<li><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word</a></li></ul></li>
<li><a href="/wiki/Instruction-level_parallelism" title="Instruction-level parallelism">Instruction</a></li>
<li><a href="/wiki/Instruction_pipelining" title="Instruction pipelining">Pipelining</a>
<ul><li><a href="/wiki/Scalar_processor" title="Scalar processor">Scalar</a></li>
<li><a href="/wiki/Superscalar_processor" title="Superscalar processor">Superscalar</a></li></ul></li>
<li><a href="/wiki/Task_parallelism" title="Task parallelism">Task</a>
<ul><li><a href="/wiki/Thread_(computing)" title="Thread (computing)">Thread</a></li>
<li><a href="/wiki/Process_(computing)" title="Process (computing)">Process</a></li></ul></li>
<li><a href="/wiki/Data_parallelism" title="Data parallelism">Data</a>
<ul><li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li></ul></li>
<li><a href="/wiki/Memory-level_parallelism" title="Memory-level parallelism">Memory</a></li>
<li><a href="/wiki/Distributed_architecture" class="mw-redirect" title="Distributed architecture">Distributed</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Multithreading_(computer_architecture)" title="Multithreading (computer architecture)">Multithreading</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Temporal_multithreading" title="Temporal multithreading">Temporal</a></li>
<li><a href="/wiki/Simultaneous_multithreading" title="Simultaneous multithreading">Simultaneous</a>
<ul><li><a href="/wiki/Hyper-threading" title="Hyper-threading">Hyperthreading</a></li>
<li><a href="/wiki/Simultaneous_and_heterogeneous_multithreading" title="Simultaneous and heterogeneous multithreading">Simultaneous and heterogenous</a></li></ul></li>
<li><a href="/wiki/Speculative_multithreading" title="Speculative multithreading">Speculative</a></li>
<li><a href="/wiki/Preemption_(computing)" title="Preemption (computing)">Preemptive</a></li>
<li><a href="/wiki/Cooperative_multitasking" title="Cooperative multitasking">Cooperative</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Flynn%27s_taxonomy" title="Flynn&#39;s taxonomy">Flynn's taxonomy</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Single_instruction,_single_data" title="Single instruction, single data">SISD</a></li>
<li><a href="/wiki/Single_instruction,_multiple_data" title="Single instruction, multiple data">SIMD</a>
<ul><li><a href="/wiki/Single_instruction,_multiple_threads" title="Single instruction, multiple threads">Array processing (SIMT)</a></li>
<li><a href="/wiki/Flynn%27s_taxonomy#Pipelined_processor" title="Flynn&#39;s taxonomy">Pipelined processing</a></li>
<li><a href="/wiki/Flynn%27s_taxonomy#Associative_processor" title="Flynn&#39;s taxonomy">Associative processing</a></li>
<li><a href="/wiki/SWAR" title="SWAR">SWAR</a></li></ul></li>
<li><a href="/wiki/Multiple_instruction,_single_data" title="Multiple instruction, single data">MISD</a></li>
<li><a href="/wiki/Multiple_instruction,_multiple_data" title="Multiple instruction, multiple data">MIMD</a>
<ul><li><a href="/wiki/Single_program,_multiple_data" title="Single program, multiple data">SPMD</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_performance" title="Computer performance">Processor<br />performance</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Transistor_count" title="Transistor count">Transistor count</a></li>
<li><a href="/wiki/Instructions_per_cycle" title="Instructions per cycle">Instructions per cycle</a> (IPC)
<ul><li><a href="/wiki/Cycles_per_instruction" title="Cycles per instruction">Cycles per instruction</a> (CPI)</li></ul></li>
<li><a href="/wiki/Instructions_per_second" title="Instructions per second">Instructions per second</a> (IPS)</li>
<li><a href="/wiki/FLOPS" title="FLOPS">Floating-point operations per second</a> (FLOPS)</li>
<li><a href="/wiki/Transactions_per_second" title="Transactions per second">Transactions per second</a> (TPS)</li>
<li><a href="/wiki/SUPS" title="SUPS">Synaptic updates per second</a> (SUPS)</li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li>
<li><a href="/wiki/Cache_performance_measurement_and_metric" title="Cache performance measurement and metric">Cache performance metrics</a></li>
<li><a href="/wiki/Computer_performance_by_orders_of_magnitude" title="Computer performance by orders of magnitude">Computer performance by orders of magnitude</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Processor_(computing)" title="Processor (computing)">Types</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a class="mw-selflink selflink">Central processing unit</a> (CPU)</li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)
<ul><li><a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a></li></ul></li>
<li><a href="/wiki/Vector_processor" title="Vector processor">Vector</a></li>
<li><a href="/wiki/Barrel_processor" title="Barrel processor">Barrel</a></li>
<li><a href="/wiki/Stream_processing" title="Stream processing">Stream</a></li>
<li><a href="/wiki/Tile_processor" title="Tile processor">Tile processor</a></li>
<li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/Programmable_Array_Logic" title="Programmable Array Logic">PAL</a></li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">ASIC</a></li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">FPGA</a></li>
<li><a href="/wiki/Field-programmable_object_array" title="Field-programmable object array">FPOA</a></li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">CPLD</a></li>
<li><a href="/wiki/Multi-chip_module" title="Multi-chip module">Multi-chip module</a> (MCM)</li>
<li><a href="/wiki/System_in_a_package" title="System in a package">System in a package</a> (SiP)</li>
<li><a href="/wiki/Package_on_a_package" title="Package on a package">Package on a package</a> (PoP)</li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">By application</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Embedded_system" title="Embedded system">Embedded system</a></li>
<li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li>
<li><a href="/wiki/Microcontroller" title="Microcontroller">Microcontroller</a></li>
<li><a href="/wiki/Mobile_processor" title="Mobile processor">Mobile</a></li>
<li><a href="/wiki/Ultra-low-voltage_processor" title="Ultra-low-voltage processor">Ultra-low-voltage</a></li>
<li><a href="/wiki/Application-specific_instruction_set_processor" title="Application-specific instruction set processor">ASIP</a></li>
<li><a href="/wiki/Soft_microprocessor" title="Soft microprocessor">Soft microprocessor</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Systems<br />on chip</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/System_on_a_chip" title="System on a chip">System on a chip</a> (SoC)</li>
<li><a href="/wiki/Multiprocessor_system_on_a_chip" class="mw-redirect" title="Multiprocessor system on a chip">Multiprocessor</a> (MPSoC)</li>
<li><a href="/wiki/Cypress_PSoC" title="Cypress PSoC">Cypress PSoC</a></li>
<li><a href="/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a> (NoC)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware<br />accelerators</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Coprocessor" title="Coprocessor">Coprocessor</a></li>
<li><a href="/wiki/AI_accelerator" title="AI accelerator">AI accelerator</a></li>
<li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">Graphics processing unit</a> (GPU)</li>
<li><a href="/wiki/Image_processor" title="Image processor">Image processor</a></li>
<li><a href="/wiki/Vision_processing_unit" title="Vision processing unit">Vision processing unit</a> (VPU)</li>
<li><a href="/wiki/Physics_processing_unit" title="Physics processing unit">Physics processing unit</a> (PPU)</li>
<li><a href="/wiki/Digital_signal_processor" title="Digital signal processor">Digital signal processor</a> (DSP)</li>
<li><a href="/wiki/Tensor_Processing_Unit" title="Tensor Processing Unit">Tensor Processing Unit</a> (TPU)</li>
<li><a href="/wiki/Secure_cryptoprocessor" title="Secure cryptoprocessor">Secure cryptoprocessor</a></li>
<li><a href="/wiki/Network_processor" title="Network processor">Network processor</a></li>
<li><a href="/wiki/Baseband_processor" title="Baseband processor">Baseband processor</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Word_(computer_architecture)" title="Word (computer architecture)">Word size</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/1-bit_computing" title="1-bit computing">1-bit</a></li>
<li><a href="/wiki/4-bit_computing" title="4-bit computing">4-bit</a></li>
<li><a href="/wiki/8-bit_computing" title="8-bit computing">8-bit</a></li>
<li><a href="/wiki/12-bit_computing" title="12-bit computing">12-bit</a></li>
<li><a href="/wiki/Apollo_Guidance_Computer" title="Apollo Guidance Computer">15-bit</a></li>
<li><a href="/wiki/16-bit_computing" title="16-bit computing">16-bit</a></li>
<li><a href="/wiki/24-bit_computing" title="24-bit computing">24-bit</a></li>
<li><a href="/wiki/32-bit_computing" title="32-bit computing">32-bit</a></li>
<li><a href="/wiki/48-bit_computing" title="48-bit computing">48-bit</a></li>
<li><a href="/wiki/64-bit_computing" title="64-bit computing">64-bit</a></li>
<li><a href="/wiki/128-bit_computing" title="128-bit computing">128-bit</a></li>
<li><a href="/wiki/256-bit_computing" title="256-bit computing">256-bit</a></li>
<li><a href="/wiki/512-bit_computing" title="512-bit computing">512-bit</a></li>
<li><a href="/wiki/Bit_slicing" title="Bit slicing">bit slicing</a></li>
<li><a href="/wiki/Word_(computer_architecture)#Table_of_word_sizes" title="Word (computer architecture)">others</a>
<ul><li><a href="/wiki/Word_(computer_architecture)#Variable-word_architectures" title="Word (computer architecture)">variable</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Core count</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Single-core" title="Single-core">Single-core</a></li>
<li><a href="/wiki/Multi-core_processor" title="Multi-core processor">Multi-core</a></li>
<li><a href="/wiki/Manycore_processor" title="Manycore processor">Manycore</a></li>
<li><a href="/wiki/Heterogeneous_computing" title="Heterogeneous computing">Heterogeneous architecture</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Components</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a class="mw-selflink selflink">Core</a></li>
<li><a href="/wiki/Cache_(computing)" title="Cache (computing)">Cache</a>
<ul><li><a href="/wiki/CPU_cache" title="CPU cache">CPU cache</a></li>
<li><a href="/wiki/Scratchpad_memory" title="Scratchpad memory">Scratchpad memory</a></li>
<li><a href="/wiki/Data_cache" class="mw-redirect" title="Data cache">Data cache</a></li>
<li><a href="/wiki/Instruction_cache" class="mw-redirect" title="Instruction cache">Instruction cache</a></li>
<li><a href="/wiki/Cache_replacement_policies" title="Cache replacement policies">replacement policies</a></li>
<li><a href="/wiki/Cache_coherence" title="Cache coherence">coherence</a></li></ul></li>
<li><a href="/wiki/Bus_(computing)" title="Bus (computing)">Bus</a></li>
<li><a href="/wiki/Clock_rate" title="Clock rate">Clock rate</a></li>
<li><a href="/wiki/Clock_signal" title="Clock signal">Clock signal</a></li>
<li><a href="/wiki/FIFO_(computing_and_electronics)" title="FIFO (computing and electronics)">FIFO</a></li></ul>
</div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Execution_unit" title="Execution unit">Functional<br />units</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Arithmetic_logic_unit" title="Arithmetic logic unit">Arithmetic logic unit</a> (ALU)</li>
<li><a href="/wiki/Address_generation_unit" title="Address generation unit">Address generation unit</a> (AGU)</li>
<li><a href="/wiki/Floating-point_unit" title="Floating-point unit">Floating-point unit</a> (FPU)</li>
<li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a> (MMU)
<ul><li><a href="/wiki/Load%E2%80%93store_unit" title="Load–store unit">Load–store unit</a></li>
<li><a href="/wiki/Translation_lookaside_buffer" title="Translation lookaside buffer">Translation lookaside buffer</a> (TLB)</li></ul></li>
<li><a href="/wiki/Branch_predictor" title="Branch predictor">Branch predictor</a></li>
<li><a href="/wiki/Branch_target_predictor" title="Branch target predictor">Branch target predictor</a></li>
<li><a href="/wiki/Memory_controller" title="Memory controller">Integrated memory controller</a> (IMC)
<ul><li><a href="/wiki/Memory_management_unit" title="Memory management unit">Memory management unit</a></li></ul></li>
<li><a href="/wiki/Instruction_decoder" class="mw-redirect" title="Instruction decoder">Instruction decoder</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Logic_gate" title="Logic gate">Logic</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Combinational_logic" title="Combinational logic">Combinational</a></li>
<li><a href="/wiki/Sequential_logic" title="Sequential logic">Sequential</a></li>
<li><a href="/wiki/Glue_logic" title="Glue logic">Glue</a></li>
<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a>
<ul><li><a href="/wiki/Quantum_logic_gate" title="Quantum logic gate">Quantum</a></li>
<li><a href="/wiki/Gate_array" title="Gate array">Array</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Hardware_register" title="Hardware register">Registers</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Processor_register" title="Processor register">Processor register</a></li>
<li><a href="/wiki/Status_register" title="Status register">Status register</a></li>
<li><a href="/wiki/Stack_register" title="Stack register">Stack register</a></li>
<li><a href="/wiki/Register_file" title="Register file">Register file</a></li>
<li><a href="/wiki/Memory_buffer_register" title="Memory buffer register">Memory buffer</a></li>
<li><a href="/wiki/Memory_address_register" title="Memory address register">Memory address register</a></li>
<li><a href="/wiki/Program_counter" title="Program counter">Program counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Control_unit" title="Control unit">Control unit</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Hardwired_control_unit" class="mw-redirect" title="Hardwired control unit">Hardwired control unit</a></li>
<li><a href="/wiki/Instruction_unit" title="Instruction unit">Instruction unit</a></li>
<li><a href="/wiki/Data_buffer" title="Data buffer">Data buffer</a></li>
<li><a href="/wiki/Write_buffer" title="Write buffer">Write buffer</a></li>
<li><a href="/wiki/Microcode" title="Microcode">Microcode</a> <a href="/wiki/ROM_image" title="ROM image">ROM</a></li>
<li><a href="/wiki/Counter_(digital)" title="Counter (digital)">Counter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Datapath" title="Datapath">Datapath</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Multiplexer" title="Multiplexer">Multiplexer</a></li>
<li><a href="/wiki/Demultiplexer" class="mw-redirect" title="Demultiplexer">Demultiplexer</a></li>
<li><a href="/wiki/Adder_(electronics)" title="Adder (electronics)">Adder</a></li>
<li><a href="/wiki/Binary_multiplier" title="Binary multiplier">Multiplier</a>
<ul><li><a href="/wiki/CPU_multiplier" title="CPU multiplier">CPU</a></li></ul></li>
<li><a href="/wiki/Binary_decoder" title="Binary decoder">Binary decoder</a>
<ul><li><a href="/wiki/Address_decoder" title="Address decoder">Address decoder</a></li>
<li><a href="/wiki/Sum-addressed_decoder" title="Sum-addressed decoder">Sum-addressed decoder</a></li></ul></li>
<li><a href="/wiki/Barrel_shifter" title="Barrel shifter">Barrel shifter</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Electronic_circuit" title="Electronic circuit">Circuitry</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a>
<ul><li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">3D</a></li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal</a></li>
<li><a href="/wiki/Power_management_integrated_circuit" title="Power management integrated circuit">Power management</a></li></ul></li>
<li><a href="/wiki/Boolean_circuit" title="Boolean circuit">Boolean</a></li>
<li><a href="/wiki/Circuit_(computer_science)" title="Circuit (computer science)">Digital</a></li>
<li><a href="/wiki/Analogue_electronics" title="Analogue electronics">Analog</a></li>
<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum</a></li>
<li><a href="/wiki/Switch#Electronic_switches" title="Switch">Switch</a></li></ul>
</div></td></tr></tbody></table><div>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Power_management" title="Power management">Power<br />management</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Power_Management_Unit" title="Power Management Unit">PMU</a></li>
<li><a href="/wiki/Advanced_Power_Management" title="Advanced Power Management">APM</a></li>
<li><a href="/wiki/ACPI" title="ACPI">ACPI</a></li>
<li><a href="/wiki/Dynamic_frequency_scaling" title="Dynamic frequency scaling">Dynamic frequency scaling</a></li>
<li><a href="/wiki/Dynamic_voltage_scaling" title="Dynamic voltage scaling">Dynamic voltage scaling</a></li>
<li><a href="/wiki/Clock_gating" title="Clock gating">Clock gating</a></li>
<li><a href="/wiki/Performance_per_watt" title="Performance per watt">Performance per watt</a> (PPW)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/History_of_general-purpose_CPUs" title="History of general-purpose CPUs">History of general-purpose CPUs</a></li>
<li><a href="/wiki/Microprocessor_chronology" title="Microprocessor chronology">Microprocessor chronology</a></li>
<li><a href="/wiki/Processor_design" title="Processor design">Processor design</a></li>
<li><a href="/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></li>
<li><a href="/wiki/Hardware_security_module" title="Hardware security module">Hardware security module</a></li>
<li><a href="/wiki/Semiconductor_device_fabrication" title="Semiconductor device fabrication">Semiconductor device fabrication</a></li>
<li><a href="/wiki/Tick%E2%80%93tock_model" title="Tick–tock model">Tick–tock model</a></li>
<li><a href="/wiki/Pin_grid_array" title="Pin grid array">Pin grid array</a></li>
<li><a href="/wiki/Chip_carrier" title="Chip carrier">Chip carrier</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox" aria-labelledby="Basic_computer_components" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Basic_computer_components" title="Template:Basic computer components"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Basic_computer_components" title="Template talk:Basic computer components"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Basic_computer_components" title="Special:EditPage/Template:Basic computer components"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Basic_computer_components" style="font-size:114%;margin:0 4em">Basic <a href="/wiki/Computer" title="Computer">computer</a> <a href="/wiki/Computer_hardware" title="Computer hardware">components</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Input_device" title="Input device">Input devices</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Pointing_device" title="Pointing device">Pointing devices</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Graphics_tablet" title="Graphics tablet">Graphics tablet</a></li>
<li><a href="/wiki/Game_controller" title="Game controller">Game controller</a></li>
<li><a href="/wiki/Light_pen" title="Light pen">Light pen</a></li>
<li><a href="/wiki/Computer_mouse" title="Computer mouse">Mouse</a>
<ul><li><a href="/wiki/Optical_mouse" title="Optical mouse">Optical</a></li></ul></li>
<li><a href="/wiki/Optical_trackpad" title="Optical trackpad">Optical trackpad</a></li>
<li><a href="/wiki/Pointing_stick" title="Pointing stick">Pointing stick</a></li>
<li><a href="/wiki/Touchpad" title="Touchpad">Touchpad</a></li>
<li><a href="/wiki/Touchscreen" title="Touchscreen">Touchscreen</a></li>
<li><a href="/wiki/Trackball" title="Trackball">Trackball</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Other</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Computer_keyboard" title="Computer keyboard">Keyboard</a></li>
<li><a href="/wiki/Image_scanner" title="Image scanner">Image scanner</a></li>
<li><a href="/wiki/Graphics_card" title="Graphics card">Graphics card</a>
<ul><li><a href="/wiki/Graphics_processing_unit" title="Graphics processing unit">GPU</a></li></ul></li>
<li><a href="/wiki/Microphone" title="Microphone">Microphone</a></li>
<li><a href="/wiki/Refreshable_braille_display" title="Refreshable braille display">Refreshable braille display</a></li>
<li><a href="/wiki/Sound_card" title="Sound card">Sound card</a>
<ul><li><a href="/wiki/Sound_chip" title="Sound chip">Sound chip</a></li></ul></li>
<li><a href="/wiki/Webcam" title="Webcam">Webcam</a>
<ul><li><a href="/wiki/Softcam" title="Softcam">Softcam</a></li></ul></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Output_device" title="Output device">Output devices</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Computer_monitor" title="Computer monitor">Monitor</a>
<ul><li><a href="/wiki/Electronic_visual_display" title="Electronic visual display">Screen</a></li></ul></li>
<li><a href="/wiki/Refreshable_braille_display" title="Refreshable braille display">Refreshable braille display</a></li>
<li><a href="/wiki/Printer_(computing)" title="Printer (computing)">Printer</a>
<ul><li><a href="/wiki/Plotter" title="Plotter">Plotter</a></li></ul></li>
<li><a href="/wiki/Computer_speakers" title="Computer speakers">Speakers</a></li>
<li><a href="/wiki/Sound_card" title="Sound card">Sound card</a></li>
<li><a href="/wiki/Graphics_card" title="Graphics card">Graphics card</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Removable_media" title="Removable media">Removable <br /> data storage</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Disk_pack" title="Disk pack">Disk pack</a></li>
<li><a href="/wiki/Floppy_disk" title="Floppy disk">Floppy disk</a></li>
<li><a href="/wiki/Optical_disc" title="Optical disc">Optical disc</a>
<ul><li><a href="/wiki/Compact_disc" title="Compact disc">CD</a></li>
<li><a href="/wiki/DVD" title="DVD">DVD</a></li>
<li><a href="/wiki/Blu-ray" title="Blu-ray">Blu-ray</a></li></ul></li>
<li><a href="/wiki/Flash_memory" title="Flash memory">Flash memory</a>
<ul><li><a href="/wiki/Memory_card" title="Memory card">Memory card</a></li>
<li><a href="/wiki/USB_flash_drive" title="USB flash drive">USB flash drive</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_case" title="Computer case">Computer case</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a class="mw-selflink selflink">Central processing unit</a>
<ul><li><a href="/wiki/Microprocessor" title="Microprocessor">Microprocessor</a></li></ul></li>
<li><a href="/wiki/Motherboard" title="Motherboard">Motherboard</a></li>
<li><a href="/wiki/Computer_memory" title="Computer memory">Memory</a>
<ul><li><a href="/wiki/Random-access_memory" title="Random-access memory">RAM</a></li>
<li><a href="/wiki/Nonvolatile_BIOS_memory" title="Nonvolatile BIOS memory">BIOS</a></li></ul></li>
<li><a href="/wiki/Computer_data_storage" title="Computer data storage">Data storage</a>
<ul><li><a href="/wiki/Hard_disk_drive" title="Hard disk drive">HDD</a></li>
<li><a href="/wiki/Solid-state_drive" title="Solid-state drive">SSD</a> (<a href="/wiki/SATA" title="SATA">SATA</a> / <a href="/wiki/NVM_Express" title="NVM Express">NVMe</a>)</li>
<li><a href="/wiki/Solid-state_hybrid_drive" class="mw-redirect" title="Solid-state hybrid drive">SSHD</a></li></ul></li>
<li><a href="/wiki/Power_supply_unit_(computer)" title="Power supply unit (computer)">Power supply</a>
<ul><li><a href="/wiki/Switched-mode_power_supply" title="Switched-mode power supply">SMPS</a></li></ul></li>
<li><a href="/wiki/MOSFET" title="MOSFET">MOSFET</a>
<ul><li><a href="/wiki/Power_MOSFET" title="Power MOSFET">Power MOSFET</a></li>
<li><a href="/wiki/Voltage_regulator_module" title="Voltage regulator module">VRM</a></li></ul></li>
<li><a href="/wiki/Network_interface_controller" title="Network interface controller">Network interface controller</a></li>
<li><a href="/wiki/Fax_modem" title="Fax modem">Fax modem</a></li>
<li><a href="/wiki/Expansion_card" title="Expansion card">Expansion card</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Computer_port_(hardware)" title="Computer port (hardware)">Ports</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%">Current</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Ethernet" title="Ethernet">Ethernet</a></li>
<li><a href="/wiki/USB" title="USB">USB</a></li>
<li><a href="/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a></li>
<li><a href="/wiki/Phone_connector_(audio)" title="Phone connector (audio)">Analog audio jack</a></li>
<li><a href="/wiki/DisplayPort" title="DisplayPort">DisplayPort</a></li>
<li><a href="/wiki/HDMI" title="HDMI">HDMI</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Obsolete</th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/IEEE_1394" title="IEEE 1394">FireWire</a> (IEEE 1394)</li>
<li><a href="/wiki/Parallel_port" title="Parallel port">Parallel port</a></li>
<li><a href="/wiki/Serial_port" title="Serial port">Serial port</a></li>
<li><a href="/wiki/Game_port" title="Game port">Game port</a></li>
<li><a href="/wiki/PS/2_port" title="PS/2 port">PS/2 port</a></li>
<li><a href="/wiki/Serial_ATA#eSATA" class="mw-redirect" title="Serial ATA">eSATA</a></li>
<li><a href="/wiki/Digital_Visual_Interface" title="Digital Visual Interface">DVI</a></li>
<li><a href="/wiki/VGA_connector" title="VGA connector">VGA</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Related</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/History_of_computing_hardware" title="History of computing hardware">History of computing hardware</a></li>
<li><a href="/wiki/History_of_computing_hardware_(1960s%E2%80%93present)" title="History of computing hardware (1960s–present)">History of computing hardware (1960s–present)</a></li>
<li><a href="/wiki/List_of_pioneers_in_computer_science" title="List of pioneers in computer science">List of pioneers in computer science</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox" aria-labelledby="Digital_electronics" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Digital_electronics" title="Template:Digital electronics"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Digital_electronics" title="Template talk:Digital electronics"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Digital_electronics" title="Special:EditPage/Template:Digital electronics"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Digital_electronics" style="font-size:114%;margin:0 4em"><a href="/wiki/Digital_electronics" title="Digital electronics">Digital electronics</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Electronic_component" title="Electronic component">Components</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Transistor" title="Transistor">Transistor</a></li>
<li><a href="/wiki/Resistor" title="Resistor">Resistor</a></li>
<li><a href="/wiki/Inductor" title="Inductor">Inductor</a></li>
<li><a href="/wiki/Capacitor" title="Capacitor">Capacitor</a></li>
<li><a href="/wiki/Printed_electronics" title="Printed electronics">Printed electronics</a></li>
<li><a href="/wiki/Printed_circuit_board" title="Printed circuit board">Printed circuit board</a></li>
<li><a href="/wiki/Electronic_circuit" title="Electronic circuit">Electronic circuit</a></li>
<li><a href="/wiki/Flip-flop_(electronics)" title="Flip-flop (electronics)">Flip-flop</a></li>
<li><a href="/wiki/Memory_cell_(computing)" title="Memory cell (computing)">Memory cell</a></li>
<li><a href="/wiki/Combinational_logic" title="Combinational logic">Combinational logic</a></li>
<li><a href="/wiki/Sequential_logic" title="Sequential logic">Sequential logic</a></li>
<li><a href="/wiki/Logic_gate" title="Logic gate">Logic gate</a></li>
<li><a href="/wiki/Boolean_circuit" title="Boolean circuit">Boolean circuit</a></li>
<li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a> (IC)</li>
<li><a href="/wiki/Hybrid_integrated_circuit" title="Hybrid integrated circuit">Hybrid integrated circuit</a> (HIC)</li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal integrated circuit</a></li>
<li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">Three-dimensional integrated circuit</a> (3D IC)</li>
<li><a href="/wiki/Emitter-coupled_logic" title="Emitter-coupled logic">Emitter-coupled logic</a> (ECL)</li>
<li><a href="/wiki/Erasable_programmable_logic_device" class="mw-redirect" title="Erasable programmable logic device">Erasable programmable logic device</a> (EPLD)</li>
<li><a href="/wiki/Macrocell_array" title="Macrocell array">Macrocell array</a></li>
<li><a href="/wiki/Programmable_logic_array" title="Programmable logic array">Programmable logic array</a> (PLA)</li>
<li><a href="/wiki/Programmable_logic_device" title="Programmable logic device">Programmable logic device</a> (PLD)</li>
<li><a href="/wiki/Programmable_Array_Logic" title="Programmable Array Logic">Programmable Array Logic</a> (PAL)</li>
<li><a href="/wiki/Generic_Array_Logic" title="Generic Array Logic">Generic Array Logic</a> (GAL)</li>
<li><a href="/wiki/Complex_programmable_logic_device" title="Complex programmable logic device">Complex programmable logic device</a> (CPLD)</li>
<li><a href="/wiki/Field-programmable_gate_array" title="Field-programmable gate array">Field-programmable gate array</a> (FPGA)</li>
<li><a href="/wiki/Field-programmable_object_array" title="Field-programmable object array">Field-programmable object array</a> (FPOA)</li>
<li><a href="/wiki/Application-specific_integrated_circuit" title="Application-specific integrated circuit">Application-specific integrated circuit</a> (ASIC)</li>
<li><a href="/wiki/Tensor_Processing_Unit" title="Tensor Processing Unit">Tensor Processing Unit</a> (TPU)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;">Theory</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Digital_signal" title="Digital signal">Digital signal</a></li>
<li><a href="/wiki/Boolean_algebra" title="Boolean algebra">Boolean algebra</a></li>
<li><a href="/wiki/Logic_synthesis" title="Logic synthesis">Logic synthesis</a></li>
<li><a href="/wiki/Logic_in_computer_science" title="Logic in computer science">Logic in computer science</a></li>
<li><a href="/wiki/Computer_architecture" title="Computer architecture">Computer architecture</a></li>
<li><a href="/wiki/Digital_signal_(signal_processing)" title="Digital signal (signal processing)">Digital signal</a>
<ul><li><a href="/wiki/Digital_signal_processing" title="Digital signal processing">Digital signal processing</a></li></ul></li>
<li><a href="/wiki/Circuit_minimization_for_Boolean_functions" class="mw-redirect" title="Circuit minimization for Boolean functions">Circuit minimization</a></li>
<li><a href="/wiki/Switching_circuit_theory" title="Switching circuit theory">Switching circuit theory</a></li>
<li><a href="/wiki/Gate_equivalent" title="Gate equivalent">Gate equivalent</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Electronics_design" class="mw-redirect" title="Electronics design">Design</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Logic_synthesis" title="Logic synthesis">Logic synthesis</a></li>
<li><a href="/wiki/Place_and_route" title="Place and route">Place and route</a>
<ul><li><a href="/wiki/Placement_(electronic_design_automation)" title="Placement (electronic design automation)">Placement</a></li>
<li><a href="/wiki/Routing_(electronic_design_automation)" title="Routing (electronic design automation)">Routing</a></li></ul></li>
<li><a href="/wiki/Transaction-level_modeling" title="Transaction-level modeling">Transaction-level modeling</a></li>
<li><a href="/wiki/Register-transfer_level" title="Register-transfer level">Register-transfer level</a>
<ul><li><a href="/wiki/Hardware_description_language" title="Hardware description language">Hardware description language</a></li>
<li><a href="/wiki/High-level_synthesis" title="High-level synthesis">High-level synthesis</a></li></ul></li>
<li><a href="/wiki/Formal_equivalence_checking" title="Formal equivalence checking">Formal equivalence checking</a></li>
<li><a href="/wiki/Synchronous_circuit" title="Synchronous circuit">Synchronous logic</a></li>
<li><a href="/wiki/Asynchronous_circuit" title="Asynchronous circuit">Asynchronous logic</a></li>
<li><a href="/wiki/Finite-state_machine" title="Finite-state machine">Finite-state machine</a>
<ul><li><a href="/wiki/Hierarchical_state_machine" class="mw-redirect" title="Hierarchical state machine">Hierarchical state machine</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;">Applications</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Computer_hardware" title="Computer hardware">Computer hardware</a>
<ul><li><a href="/wiki/Hardware_acceleration" title="Hardware acceleration">Hardware acceleration</a></li></ul></li>
<li><a href="/wiki/Digital_audio" title="Digital audio">Digital audio</a>
<ul><li><a href="/wiki/Digital_radio" title="Digital radio">radio</a></li></ul></li>
<li><a href="/wiki/Digital_photography" title="Digital photography">Digital photography</a></li>
<li><a href="/wiki/Telephony#Digital_telephony" title="Telephony">Digital telephone</a></li>
<li><a href="/wiki/Digital_video" title="Digital video">Digital video</a>
<ul><li><a href="/wiki/Digital_cinematography" title="Digital cinematography">cinematography</a></li>
<li><a href="/wiki/Digital_television" title="Digital television">television</a></li></ul></li>
<li><a href="/wiki/Electronic_literature" title="Electronic literature">Electronic literature</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;">Design issues</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Metastability_(electronics)" title="Metastability (electronics)">Metastability</a></li>
<li><a href="/wiki/Runt_pulse" title="Runt pulse">Runt pulse</a></li></ul>
</div></td></tr></tbody></table></div>
<div class="navbox-styles"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1061467846"></div><div role="navigation" class="navbox" aria-labelledby="Electronic_components" style="padding:3px"><table class="nowraplinks mw-collapsible mw-collapsed navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1129693374"><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r1063604349"><div class="navbar plainlinks hlist navbar-mini"><ul><li class="nv-view"><a href="/wiki/Template:Electronic_components" title="Template:Electronic components"><abbr title="View this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:Electronic_components" title="Template talk:Electronic components"><abbr title="Discuss this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">t</abbr></a></li><li class="nv-edit"><a href="/wiki/Special:EditPage/Template:Electronic_components" title="Special:EditPage/Template:Electronic components"><abbr title="Edit this template" style=";;background:none transparent;border:none;box-shadow:none;padding:0;">e</abbr></a></li></ul></div><div id="Electronic_components" style="font-size:114%;margin:0 4em"><a href="/wiki/Electronic_component" title="Electronic component">Electronic components</a></div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Semiconductor_device" title="Semiconductor device">Semiconductor<br />devices</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em"></div><table class="nowraplinks navbox-subgroup" style="border-spacing:0"><tbody><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/MOSFET" title="MOSFET">MOS <br />transistors</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Transistor" title="Transistor">Transistor</a></li>
<li><a href="/wiki/NMOS_logic" title="NMOS logic">NMOS</a></li>
<li><a href="/wiki/PMOS_logic" title="PMOS logic">PMOS</a></li>
<li><a href="/wiki/BiCMOS" title="BiCMOS">BiCMOS</a></li>
<li><a href="/wiki/Bio-FET" title="Bio-FET">BioFET</a></li>
<li><a href="/wiki/Chemical_field-effect_transistor" title="Chemical field-effect transistor">Chemical field-effect transistor</a> (ChemFET)</li>
<li><a href="/wiki/CMOS" title="CMOS">Complementary MOS</a> (CMOS)</li>
<li><a href="/wiki/Depletion-load_NMOS_logic" title="Depletion-load NMOS logic">Depletion-load NMOS</a></li>
<li><a href="/wiki/FinFET" class="mw-redirect" title="FinFET">Fin field-effect transistor</a> (FinFET)</li>
<li><a href="/wiki/Floating-gate_MOSFET" title="Floating-gate MOSFET">Floating-gate MOSFET</a> (FGMOS)</li>
<li><a href="/wiki/Insulated-gate_bipolar_transistor" title="Insulated-gate bipolar transistor">Insulated-gate bipolar transistor</a> (IGBT)</li>
<li><a href="/wiki/ISFET" title="ISFET">ISFET</a></li>
<li><a href="/wiki/LDMOS" title="LDMOS">LDMOS</a></li>
<li><a href="/wiki/MOSFET" title="MOSFET">MOS field-effect transistor</a> (MOSFET)</li>
<li><a href="/wiki/Multigate_device" title="Multigate device">Multi-gate field-effect transistor</a> (MuGFET)</li>
<li><a href="/wiki/Power_MOSFET" title="Power MOSFET">Power MOSFET</a></li>
<li><a href="/wiki/Thin-film_transistor" title="Thin-film transistor">Thin-film transistor</a> (TFT)</li>
<li><a href="/wiki/VMOS" title="VMOS">VMOS</a></li>
<li><a href="/wiki/Power_MOSFET#UMOS" title="Power MOSFET">UMOS</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Transistor" title="Transistor">Other <br />transistors</a></th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Bipolar_junction_transistor" title="Bipolar junction transistor">Bipolar junction transistor</a> (BJT)</li>
<li><a href="/wiki/Darlington_transistor" title="Darlington transistor">Darlington transistor</a></li>
<li><a href="/wiki/Diffused_junction_transistor" title="Diffused junction transistor">Diffused junction transistor</a></li>
<li><a href="/wiki/Field-effect_transistor" title="Field-effect transistor">Field-effect transistor</a> (FET)
<ul><li><a href="/wiki/JFET" title="JFET">Junction Gate FET (JFET)</a></li>
<li><a href="/wiki/Organic_field-effect_transistor" title="Organic field-effect transistor">Organic FET (OFET)</a></li></ul></li>
<li><a href="/wiki/Light-emitting_transistor" title="Light-emitting transistor">Light-emitting transistor</a> (LET)
<ul><li><a href="/wiki/Organic_light-emitting_transistor" title="Organic light-emitting transistor">Organic LET (OLET)</a></li></ul></li>
<li><a href="/wiki/Pentode_transistor" title="Pentode transistor">Pentode transistor</a></li>
<li><a href="/wiki/Point-contact_transistor" title="Point-contact transistor">Point-contact transistor</a></li>
<li><a href="/wiki/Programmable_unijunction_transistor" title="Programmable unijunction transistor">Programmable unijunction transistor</a> (PUT)</li>
<li><a href="/wiki/Static_induction_transistor" title="Static induction transistor">Static induction transistor</a> (SIT)</li>
<li><a href="/wiki/Tetrode_transistor" title="Tetrode transistor">Tetrode transistor</a></li>
<li><a href="/wiki/Unijunction_transistor" title="Unijunction transistor">Unijunction transistor</a> (UJT)</li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%"><a href="/wiki/Diode" title="Diode">Diodes</a></th><td class="navbox-list-with-group navbox-list navbox-odd" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Avalanche_diode" title="Avalanche diode">Avalanche diode</a></li>
<li><a href="/wiki/Constant-current_diode" title="Constant-current diode">Constant-current diode</a> (CLD, CRD)</li>
<li><a href="/wiki/Gunn_diode" title="Gunn diode">Gunn diode</a></li>
<li><a href="/wiki/Laser_diode" title="Laser diode">Laser diode</a> (LD)</li>
<li><a href="/wiki/Light-emitting_diode" title="Light-emitting diode">Light-emitting diode</a> (LED)</li>
<li><a href="/wiki/OLED" title="OLED">Organic light-emitting diode</a> (OLED)</li>
<li><a href="/wiki/Photodiode" title="Photodiode">Photodiode</a></li>
<li><a href="/wiki/PIN_diode" title="PIN diode">PIN diode</a></li>
<li><a href="/wiki/Schottky_diode" title="Schottky diode">Schottky diode</a></li>
<li><a href="/wiki/Step_recovery_diode" title="Step recovery diode">Step recovery diode</a></li>
<li><a href="/wiki/Zener_diode" title="Zener diode">Zener diode</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Other <br />devices</th><td class="navbox-list-with-group navbox-list navbox-even" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Printed_electronics" title="Printed electronics">Printed electronics</a></li>
<li><a href="/wiki/Printed_circuit_board" title="Printed circuit board">Printed circuit board</a></li>
<li><a href="/wiki/DIAC" title="DIAC">DIAC</a></li>
<li><a href="/wiki/Heterostructure_barrier_varactor" title="Heterostructure barrier varactor">Heterostructure barrier varactor</a></li>
<li><a href="/wiki/Integrated_circuit" title="Integrated circuit">Integrated circuit</a> (IC)</li>
<li><a href="/wiki/Hybrid_integrated_circuit" title="Hybrid integrated circuit">Hybrid integrated circuit</a></li>
<li><a href="/wiki/Light_emitting_capacitor" class="mw-redirect" title="Light emitting capacitor">Light emitting capacitor</a> (LEC)</li>
<li><a href="/wiki/Memistor" title="Memistor">Memistor</a></li>
<li><a href="/wiki/Memristor" title="Memristor">Memristor</a></li>
<li><a href="/wiki/Memtransistor" title="Memtransistor">Memtransistor</a></li>
<li><a href="/wiki/Memory_cell_(computing)" title="Memory cell (computing)">Memory cell</a></li>
<li><a href="/wiki/Metal_oxide_varistor" class="mw-redirect" title="Metal oxide varistor">Metal oxide varistor</a> (MOV)</li>
<li><a href="/wiki/Mixed-signal_integrated_circuit" title="Mixed-signal integrated circuit">Mixed-signal integrated circuit</a></li>
<li><a href="/wiki/MOS_integrated_circuit" class="mw-redirect" title="MOS integrated circuit">MOS integrated circuit</a> (MOS IC)</li>
<li><a href="/wiki/Organic_semiconductor" title="Organic semiconductor">Organic semiconductor</a></li>
<li><a href="/wiki/Photodetector" title="Photodetector">Photodetector</a></li>
<li><a href="/wiki/Quantum_circuit" title="Quantum circuit">Quantum circuit</a></li>
<li><a href="/wiki/RF_CMOS" title="RF CMOS">RF CMOS</a></li>
<li><a href="/wiki/Silicon_controlled_rectifier" title="Silicon controlled rectifier">Silicon controlled rectifier</a> (SCR)</li>
<li><a href="/wiki/Solaristor" title="Solaristor">Solaristor</a></li>
<li><a href="/wiki/Static_induction_thyristor" title="Static induction thyristor">Static induction thyristor</a> (SITh)</li>
<li><a href="/wiki/Three-dimensional_integrated_circuit" title="Three-dimensional integrated circuit">Three-dimensional integrated circuit</a> (3D IC)</li>
<li><a href="/wiki/Thyristor" title="Thyristor">Thyristor</a></li>
<li><a href="/wiki/Trancitor" title="Trancitor">Trancitor</a></li>
<li><a href="/wiki/TRIAC" title="TRIAC">TRIAC</a></li>
<li><a href="/wiki/Varicap" title="Varicap">Varicap</a></li></ul>
</div></td></tr></tbody></table><div></div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Voltage_regulator" title="Voltage regulator">Voltage regulators</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Linear_regulator" title="Linear regulator">Linear regulator</a></li>
<li><a href="/wiki/Low-dropout_regulator" title="Low-dropout regulator">Low-dropout regulator</a></li>
<li><a href="/wiki/Switching_regulator" class="mw-redirect" title="Switching regulator">Switching regulator</a></li>
<li><a href="/wiki/Buck_converter" title="Buck converter">Buck</a></li>
<li><a href="/wiki/Boost_converter" title="Boost converter">Boost</a></li>
<li><a href="/wiki/Buck%E2%80%93boost_converter" title="Buck–boost converter">Buck–boost</a></li>
<li><a href="/wiki/Split-pi_topology" title="Split-pi topology">Split-pi</a></li>
<li><a href="/wiki/%C4%86uk_converter" title="Ćuk converter">Ćuk</a></li>
<li><a href="/wiki/Single-ended_primary-inductor_converter" title="Single-ended primary-inductor converter">SEPIC</a></li>
<li><a href="/wiki/Charge_pump" title="Charge pump">Charge pump</a></li>
<li><a href="/wiki/Switched_capacitor" title="Switched capacitor">Switched capacitor</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Vacuum_tube" title="Vacuum tube">Vacuum tubes</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Acorn_tube" title="Acorn tube">Acorn tube</a></li>
<li><a href="/wiki/Audion" title="Audion">Audion</a></li>
<li><a href="/wiki/Beam_tetrode" title="Beam tetrode">Beam tetrode</a></li>
<li><a href="/wiki/Hot-wire_barretter" title="Hot-wire barretter">Barretter</a></li>
<li><a href="/wiki/Compactron" title="Compactron">Compactron</a></li>
<li><a href="/wiki/Vacuum_diode" class="mw-redirect" title="Vacuum diode">Diode</a></li>
<li><a href="/wiki/Fleming_valve" title="Fleming valve">Fleming valve</a></li>
<li><a href="/wiki/Neutron_generator" title="Neutron generator">Neutron tube</a></li>
<li><a href="/wiki/Nonode" title="Nonode">Nonode</a></li>
<li><a href="/wiki/Nuvistor" title="Nuvistor">Nuvistor</a></li>
<li><a href="/wiki/Pentagrid_converter" title="Pentagrid converter">Pentagrid</a> (Hexode, Heptode, Octode)</li>
<li><a href="/wiki/Pentode" title="Pentode">Pentode</a></li>
<li><a href="/wiki/Photomultiplier_tube" title="Photomultiplier tube">Photomultiplier</a></li>
<li><a href="/wiki/Phototube" title="Phototube">Phototube</a></li>
<li><a href="/wiki/Tetrode" title="Tetrode">Tetrode</a></li>
<li><a href="/wiki/Triode" title="Triode">Triode</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Vacuum_tube" title="Vacuum tube">Vacuum tubes</a> (<a href="/wiki/Electromagnetic_radiation" title="Electromagnetic radiation">RF</a>)</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Backward-wave_oscillator" title="Backward-wave oscillator">Backward-wave oscillator</a> (BWO)</li>
<li><a href="/wiki/Cavity_magnetron" title="Cavity magnetron">Cavity magnetron</a></li>
<li><a href="/wiki/Crossed-field_amplifier" title="Crossed-field amplifier">Crossed-field amplifier</a> (CFA)</li>
<li><a href="/wiki/Gyrotron" title="Gyrotron">Gyrotron</a></li>
<li><a href="/wiki/Inductive_output_tube" title="Inductive output tube">Inductive output tube</a> (IOT)</li>
<li><a href="/wiki/Klystron" title="Klystron">Klystron</a></li>
<li><a href="/wiki/Maser" title="Maser">Maser</a></li>
<li><a href="/wiki/Sutton_tube" title="Sutton tube">Sutton tube</a></li>
<li><a href="/wiki/Traveling-wave_tube" title="Traveling-wave tube">Traveling-wave tube</a> (TWT)</li>
<li><a href="/wiki/X-ray_tube" title="X-ray tube">X-ray tube</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Cathode-ray_tube" title="Cathode-ray tube">Cathode-ray tubes</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Beam_deflection_tube" title="Beam deflection tube">Beam deflection tube</a></li>
<li><a href="/wiki/Charactron" title="Charactron">Charactron</a></li>
<li><a href="/wiki/Iconoscope" title="Iconoscope">Iconoscope</a></li>
<li><a href="/wiki/Magic_eye_tube" title="Magic eye tube">Magic eye tube</a></li>
<li><a href="/wiki/Monoscope" title="Monoscope">Monoscope</a></li>
<li><a href="/wiki/Selectron_tube" title="Selectron tube">Selectron tube</a></li>
<li><a href="/wiki/Storage_tube" title="Storage tube">Storage tube</a></li>
<li><a href="/wiki/Trochotron" class="mw-redirect" title="Trochotron">Trochotron</a></li>
<li><a href="/wiki/Video_camera_tube" title="Video camera tube">Video camera tube</a></li>
<li><a href="/wiki/Williams_tube" title="Williams tube">Williams tube</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Gas-filled_tube" title="Gas-filled tube">Gas-filled tubes</a></th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Cold_cathode" title="Cold cathode">Cold cathode</a></li>
<li><a href="/wiki/Crossatron" title="Crossatron">Crossatron</a></li>
<li><a href="/wiki/Dekatron" title="Dekatron">Dekatron</a></li>
<li><a href="/wiki/Ignitron" title="Ignitron">Ignitron</a></li>
<li><a href="/wiki/Krytron" title="Krytron">Krytron</a></li>
<li><a href="/wiki/Mercury-arc_valve" title="Mercury-arc valve">Mercury-arc valve</a></li>
<li><a href="/wiki/Neon_lamp" title="Neon lamp">Neon lamp</a></li>
<li><a href="/wiki/Nixie_tube" title="Nixie tube">Nixie tube</a></li>
<li><a href="/wiki/Thyratron" title="Thyratron">Thyratron</a></li>
<li><a href="/wiki/Trigatron" title="Trigatron">Trigatron</a></li>
<li><a href="/wiki/Voltage-regulator_tube" title="Voltage-regulator tube">Voltage-regulator tube</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;">Adjustable</th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Potentiometer" title="Potentiometer">Potentiometer</a>
<ul><li><a href="/wiki/Digital_potentiometer" title="Digital potentiometer">digital</a></li></ul></li>
<li><a href="/wiki/Variable_capacitor" title="Variable capacitor">Variable capacitor</a></li>
<li><a href="/wiki/Varicap" title="Varicap">Varicap</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;">Passive</th><td class="navbox-list-with-group navbox-list navbox-odd hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li>Connector
<ul><li><a href="/wiki/Audio_and_video_interfaces_and_connectors" title="Audio and video interfaces and connectors">audio and video</a></li>
<li><a href="/wiki/AC_power_plugs_and_sockets" title="AC power plugs and sockets">electrical power</a></li>
<li><a href="/wiki/RF_connector" title="RF connector">RF</a></li></ul></li>
<li><a href="/wiki/Electrolytic_detector" title="Electrolytic detector">Electrolytic detector</a></li>
<li><a href="/wiki/Ferrite_core" title="Ferrite core">Ferrite</a></li>
<li><a href="/wiki/Antifuse" title="Antifuse">Antifuse</a></li>
<li><a href="/wiki/Fuse_(electrical)" title="Fuse (electrical)">Fuse</a>
<ul><li><a href="/wiki/Resettable_fuse" title="Resettable fuse">resettable</a></li>
<li><a href="/wiki/EFUSE" class="mw-redirect" title="EFUSE">eFUSE</a></li></ul></li>
<li><a href="/wiki/Resistor" title="Resistor">Resistor</a></li>
<li><a href="/wiki/Switch" title="Switch">Switch</a></li>
<li><a href="/wiki/Thermistor" title="Thermistor">Thermistor</a></li>
<li><a href="/wiki/Transformer" title="Transformer">Transformer</a></li>
<li><a href="/wiki/Varistor" title="Varistor">Varistor</a></li>
<li><a href="/wiki/Wire" title="Wire">Wire</a>
<ul><li><a href="/wiki/Wollaston_wire" title="Wollaston wire">Wollaston wire</a></li></ul></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%;text-align:center;"><a href="/wiki/Electrical_reactance" title="Electrical reactance">Reactive</a></th><td class="navbox-list-with-group navbox-list navbox-even hlist" style="width:100%;padding:0"><div style="padding:0 0.25em">
<ul><li><a href="/wiki/Capacitor" title="Capacitor">Capacitor</a>
<ul><li><a href="/wiki/Capacitor_types" title="Capacitor types">types</a></li></ul></li>
<li><a href="/wiki/Ceramic_resonator" title="Ceramic resonator">Ceramic resonator</a></li>
<li><a href="/wiki/Crystal_oscillator" title="Crystal oscillator">Crystal oscillator</a></li>
<li><a href="/wiki/Inductor" title="Inductor">Inductor</a></li>
<li><a href="/wiki/Parametron" title="Parametron">Parametron</a></li>
<li><a href="/wiki/Relay" title="Relay">Relay</a>
<ul><li><a href="/wiki/Reed_relay" title="Reed relay">reed relay</a></li>
<li><a href="/wiki/Mercury_relay" title="Mercury relay">mercury relay</a></li></ul></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1401
Cached time: 20240422191447
Cache expiry: 2592000
Reduced expiry: false
Complications: [vary‐revision‐sha1, show‐toc]
CPU time usage: 1.169 seconds
Real time usage: 1.379 seconds
Preprocessor visited node count: 6936/1000000
Post‐expand include size: 348106/2097152 bytes
Template argument size: 8540/2097152 bytes
Highest expansion depth: 14/100
Expensive parser function count: 26/500
Unstrip recursion depth: 1/20
Unstrip post‐expand size: 417698/5000000 bytes
Lua time usage: 0.721/10.000 seconds
Lua memory usage: 6372489/52428800 bytes
Number of Wikibase entities loaded: 1/400
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00% 1097.246      1 -total
 58.97%  647.080      2 Template:Reflist
 22.29%  244.616     57 Template:Cite_web
 17.54%  192.505     21 Template:Cite_book
 10.17%  111.577     12 Template:Navbox
  7.66%   84.072      1 Template:CPU_technologies
  6.59%   72.274      1 Template:Short_description
  5.01%   54.932      3 Template:Fix
  3.88%   42.605      1 Template:Commons_category
  3.86%   42.316      2 Template:Pagetype
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:5218-0!canonical and timestamp 20240422191447 and revision id 1219792325. Rendering was triggered because: edit-page
 -->
</div><!--esi <esi:include src="/esitest-fa8a495983347898/content" /> --><noscript><img src="https://login.wikimedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" width="1" height="1" style="border: none; position: absolute;"></noscript>
<div class="printfooter" data-nosnippet="">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Central_processing_unit&amp;oldid=1219792325">https://en.wikipedia.org/w/index.php?title=Central_processing_unit&amp;oldid=1219792325</a>"</div></div>
					<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Central_processing_unit" title="Category:Central processing unit">Central processing unit</a></li><li><a href="/wiki/Category:Digital_electronics" title="Category:Digital electronics">Digital electronics</a></li><li><a href="/wiki/Category:Electronic_design" title="Category:Electronic design">Electronic design</a></li><li><a href="/wiki/Category:Electronic_design_automation" title="Category:Electronic design automation">Electronic design automation</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:CS1:_long_volume_value" title="Category:CS1: long volume value">CS1: long volume value</a></li><li><a href="/wiki/Category:All_pages_needing_factual_verification" title="Category:All pages needing factual verification">All pages needing factual verification</a></li><li><a href="/wiki/Category:Wikipedia_articles_needing_factual_verification_from_August_2019" title="Category:Wikipedia articles needing factual verification from August 2019">Wikipedia articles needing factual verification from August 2019</a></li><li><a href="/wiki/Category:CS1_Vietnamese-language_sources_(vi)" title="Category:CS1 Vietnamese-language sources (vi)">CS1 Vietnamese-language sources (vi)</a></li><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Short_description_is_different_from_Wikidata" title="Category:Short description is different from Wikidata">Short description is different from Wikidata</a></li><li><a href="/wiki/Category:All_articles_with_vague_or_ambiguous_time" title="Category:All articles with vague or ambiguous time">All articles with vague or ambiguous time</a></li><li><a href="/wiki/Category:Vague_or_ambiguous_time_from_September_2016" title="Category:Vague or ambiguous time from September 2016">Vague or ambiguous time from September 2016</a></li><li><a href="/wiki/Category:Commons_category_link_is_on_Wikidata" title="Category:Commons category link is on Wikidata">Commons category link is on Wikidata</a></li></ul></div></div>
				</div>
			</main>
			
		</div>
		<div class="mw-footer-container">
			
<footer id="footer" class="mw-footer" role="contentinfo" >
	<ul id="footer-info">
	<li id="footer-info-lastmod"> This page was last edited on 19 April 2024, at 21:06<span class="anonymous-show">&#160;(UTC)</span>.</li>
	<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License">Creative Commons Attribution-ShareAlike License 4.0</a><a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_the_Creative_Commons_Attribution-ShareAlike_4.0_International_License" style="display:none;"></a>;
additional terms may apply. By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
</ul>

	<ul id="footer-places">
	<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Privacy_policy">Privacy policy</a></li>
	<li id="footer-places-about"><a href="/wiki/Wikipedia:About">About Wikipedia</a></li>
	<li id="footer-places-disclaimers"><a href="/wiki/Wikipedia:General_disclaimer">Disclaimers</a></li>
	<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
	<li id="footer-places-wm-codeofconduct"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Universal_Code_of_Conduct">Code of Conduct</a></li>
	<li id="footer-places-developers"><a href="https://developer.wikimedia.org">Developers</a></li>
	<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
	<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Special:MyLanguage/Policy:Cookie_statement">Cookie statement</a></li>
	<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=Central_processing_unit&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
</ul>

	<ul id="footer-icons" class="noprint">
	<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/footer/wikimedia-button.png" srcset="/static/images/footer/wikimedia-button-1.5x.png 1.5x, /static/images/footer/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation" loading="lazy" /></a></li>
	<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/footer/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/footer/poweredby_mediawiki_132x47.png 1.5x, /static/images/footer/poweredby_mediawiki_176x62.png 2x" width="88" height="31" loading="lazy"></a></li>
</ul>

</footer>

		</div>
	</div> 
</div> 
<div class="vector-settings" id="p-dock-bottom">
	<ul>
		<li>
		<button class="cdx-button cdx-button--icon-only vector-limited-width-toggle" id=""><span class="vector-icon mw-ui-icon-fullScreen mw-ui-icon-wikimedia-fullScreen"></span>

<span>Toggle limited content width</span>
</button>
</li>
	</ul>
</div>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgHostname":"mw-web.eqiad.main-7f5bb5b669-lrl8c","wgBackendResponseTime":225,"wgPageParseReport":{"limitreport":{"cputime":"1.169","walltime":"1.379","ppvisitednodes":{"value":6936,"limit":1000000},"postexpandincludesize":{"value":348106,"limit":2097152},"templateargumentsize":{"value":8540,"limit":2097152},"expansiondepth":{"value":14,"limit":100},"expensivefunctioncount":{"value":26,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":417698,"limit":5000000},"entityaccesscount":{"value":1,"limit":400},"timingprofile":["100.00% 1097.246      1 -total"," 58.97%  647.080      2 Template:Reflist"," 22.29%  244.616     57 Template:Cite_web"," 17.54%  192.505     21 Template:Cite_book"," 10.17%  111.577     12 Template:Navbox","  7.66%   84.072      1 Template:CPU_technologies","  6.59%   72.274      1 Template:Short_description","  5.01%   54.932      3 Template:Fix","  3.88%   42.605      1 Template:Commons_category","  3.86%   42.316      2 Template:Pagetype"]},"scribunto":{"limitreport-timeusage":{"value":"0.721","limit":"10.000"},"limitreport-memusage":{"value":6372489,"limit":52428800}},"cachereport":{"origin":"mw1401","timestamp":"20240422191447","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"Central processing unit","url":"https:\/\/en.wikipedia.org\/wiki\/Central_processing_unit","sameAs":"http:\/\/www.wikidata.org\/entity\/Q5300","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q5300","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2001-03-07T15:47:01Z","dateModified":"2024-04-19T21:06:43Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/1\/12\/Intel_i9-14900K.webp","headline":"electronic circuitry within a computer that carries out the instructions of a computer program by performing the basic arithmetic, logical, control and input\/output (I\/O) operations specified by the instructions and coordinates the other components"}</script>
</body>
</html>