INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/new/GF_2_8_multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GF_2_8_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_sbox
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/new/addRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addRoundKey
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/new/aes_S_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_S_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_key_expand_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_rcon
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/encrypt_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt_final
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/encrypt_final.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/encrypt_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt_first
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/encrypt_first.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/encrypt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encrypt_mid
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/encrypt_mid.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/encryption_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encryption_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/main_encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_encrypt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/main_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_final
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/main_first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/main_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/new/mix_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mix_col
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/new/shift_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_rows
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/imports/sources_1/new/substitution.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module substitution
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sources_1/imports/sources_1/new/tx.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anura/Desktop/test/encryption_uart/encryption_uart.srcs/sim_1/imports/new/rx_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_sim
