0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,1533660504,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,1597147685,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,,confreg,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,1591359623,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,,soc_lite_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,1628057949,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1628057949,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,1628057950,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1628057968,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v,,inst_ram,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v,1628087789,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v,,MDU,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ALU.v,1628088462,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v,,ALU,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CP0.v,1628163449,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v,,CP0,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/CU.v,1628174292,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v,,CU,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX.v,1628078343,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v,,EX,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/EX_MEM.v,1628151396,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v,,EX_MEM,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID.v,1628151374,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v,,ID,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID1.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v,,ID1,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID2.v,1628174036,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v,,ID2,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/ID_EX.v,1628151386,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v,,ID_EX,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF.v,1628168115,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v,,IF,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/IF_ID.v,1628174265,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/imports/new/MDU.v,,IF_ID,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM.v,1628157046,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v,,MEM,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/MEM_WB.v,1628163534,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v,,MEM_WB,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/PC.v,1628071238,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v,,PC,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegFile.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v,,RegFile,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/RegHILO.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v,,RegHILO,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/Top.v,1628168543,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v,,mycpu_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WB.v,1628170640,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v,,WB,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/sources_1/new/WRConflict.v,1627830536,verilog,,C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,,WRConflict,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/div/sim/div.vhd,1627885340,vhdl,,,,div,,,,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/divu/sim/divu.vhd,1627885376,vhdl,,,,divu,,,,,,,,
C:/Users/Microapple/Desktop/release_project/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,1628082199,verilog,,,,tb_top,,,../../../../../../rtl/xilinx_ip/clk_pll,,,,,
