
*** Running vivado
    with args -log bd_58f6_lut_buffer_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_58f6_lut_buffer_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_58f6_lut_buffer_0.tcl -notrace
INFO: Dispatch client connection id - 42425
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top bd_58f6_lut_buffer_0 -part xcu280-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 153876
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3812.102 ; gain = 337.641 ; free physical = 20021 ; free virtual = 180214
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_58f6_lut_buffer_0' [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_1/synth/bd_58f6_lut_buffer_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/xilinx/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63898]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/xilinx/2022.1/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63898]
INFO: [Synth 8-6155] done synthesizing module 'bd_58f6_lut_buffer_0' (0#1) [/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_2/ip/ip_1/synth/bd_58f6_lut_buffer_0.v:53]
WARNING: [Synth 8-7129] Port bscanid_i[31] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[30] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[29] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[28] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[27] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[26] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[25] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[24] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[23] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[22] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[21] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[20] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[19] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[18] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[17] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[16] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[15] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[14] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[13] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[12] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[11] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[10] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[9] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[8] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[7] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[6] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[5] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[4] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[3] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[2] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[1] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[0] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3877.043 ; gain = 402.582 ; free physical = 23346 ; free virtual = 183540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3894.852 ; gain = 420.391 ; free physical = 23335 ; free virtual = 183530
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3894.852 ; gain = 420.391 ; free physical = 23335 ; free virtual = 183530
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3902.789 ; gain = 0.000 ; free physical = 23311 ; free virtual = 183506
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3925.574 ; gain = 0.000 ; free physical = 23748 ; free virtual = 183942
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3938.445 ; gain = 12.871 ; free physical = 23754 ; free virtual = 183948
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3938.449 ; gain = 463.988 ; free physical = 22658 ; free virtual = 182855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3938.449 ; gain = 463.988 ; free physical = 22657 ; free virtual = 182853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3938.449 ; gain = 463.988 ; free physical = 22660 ; free virtual = 182856
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3938.449 ; gain = 463.988 ; free physical = 22576 ; free virtual = 182774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port bscanid_i[31] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[30] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[29] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[28] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[27] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[26] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[25] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[24] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[23] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[22] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[21] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[20] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[19] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[18] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[17] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[16] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[15] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[14] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[13] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[12] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[11] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[10] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[9] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[8] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[7] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[6] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[5] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[4] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[3] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[2] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[1] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
WARNING: [Synth 8-7129] Port bscanid_i[0] in module lut_buffer_v2_0_0_lut_buffer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3938.449 ; gain = 463.988 ; free physical = 22110 ; free virtual = 182311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 4262.746 ; gain = 788.285 ; free physical = 17160 ; free virtual = 177377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 4262.746 ; gain = 788.285 ; free physical = 17159 ; free virtual = 177376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 4281.770 ; gain = 807.309 ; free physical = 17139 ; free virtual = 177356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4287.711 ; gain = 813.250 ; free physical = 17526 ; free virtual = 177744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4287.711 ; gain = 813.250 ; free physical = 17526 ; free virtual = 177744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4287.711 ; gain = 813.250 ; free physical = 17525 ; free virtual = 177743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4287.711 ; gain = 813.250 ; free physical = 17525 ; free virtual = 177743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4287.711 ; gain = 813.250 ; free physical = 17525 ; free virtual = 177743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4287.711 ; gain = 813.250 ; free physical = 17524 ; free virtual = 177742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4287.711 ; gain = 813.250 ; free physical = 17524 ; free virtual = 177742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4287.711 ; gain = 769.652 ; free physical = 17555 ; free virtual = 177772
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 4287.715 ; gain = 813.250 ; free physical = 17553 ; free virtual = 177771
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4287.715 ; gain = 0.000 ; free physical = 17543 ; free virtual = 177761
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4362.031 ; gain = 0.000 ; free physical = 17398 ; free virtual = 177617
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f908c3b5
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 71 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 4362.031 ; gain = 1306.148 ; free physical = 17555 ; free virtual = 177777
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_58f6_lut_buffer_0, cache-ID = 0f917cd3f1b042a2
INFO: [Common 17-1381] The checkpoint '/scratch/users/hc676/HeteroCL_Transformer/bert_layer_cct_systolic_array_vitis.prj/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/bd_58f6_lut_buffer_0_synth_1/bd_58f6_lut_buffer_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_58f6_lut_buffer_0_utilization_synth.rpt -pb bd_58f6_lut_buffer_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 00:23:14 2023...
