{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701320610890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701320610890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 14:03:30 2023 " "Processing started: Thu Nov 30 14:03:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701320610890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701320610890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DES_Top -c DES_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DES_Top -c DES_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701320610890 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701320611425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../../SIM/DES_Top/UART_TX.v" "" { Text "C:/Research/SIM/DES_Top/UART_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../../SIM/DES_Top/UART_RX.v" "" { Text "C:/Research/SIM/DES_Top/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 SBOX " "Found entity 1: SBOX" {  } { { "../../SIM/DES_Top/SBOX.v" "" { Text "C:/Research/SIM/DES_Top/SBOX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/rol.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/rol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROL " "Found entity 1: ROL" {  } { { "../../SIM/DES_Top/ROL.v" "" { Text "C:/Research/SIM/DES_Top/ROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/pc2.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/pc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC2 " "Found entity 1: PC2" {  } { { "../../SIM/DES_Top/PC2.v" "" { Text "C:/Research/SIM/DES_Top/PC2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/pc1.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/pc1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC1 " "Found entity 1: PC1" {  } { { "../../SIM/DES_Top/PC1.v" "" { Text "C:/Research/SIM/DES_Top/PC1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/p_table.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/p_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 P_Table " "Found entity 1: P_Table" {  } { { "../../SIM/DES_Top/P_Table.v" "" { Text "C:/Research/SIM/DES_Top/P_Table.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP " "Found entity 1: IP" {  } { { "../../SIM/DES_Top/IP.v" "" { Text "C:/Research/SIM/DES_Top/IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/invip.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/invip.v" { { "Info" "ISGN_ENTITY_NAME" "1 InvIP " "Found entity 1: InvIP" {  } { { "../../SIM/DES_Top/InvIP.v" "" { Text "C:/Research/SIM/DES_Top/InvIP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/e_table.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/e_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 E_Table " "Found entity 1: E_Table" {  } { { "../../SIM/DES_Top/E_Table.v" "" { Text "C:/Research/SIM/DES_Top/E_Table.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/des_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/des_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DES_Top " "Found entity 1: DES_Top" {  } { { "../../SIM/DES_Top/DES_Top.v" "" { Text "C:/Research/SIM/DES_Top/DES_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/des_top/des.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/des_top/des.v" { { "Info" "ISGN_ENTITY_NAME" "1 DES " "Found entity 1: DES" {  } { { "../../SIM/DES_Top/DES.v" "" { Text "C:/Research/SIM/DES_Top/DES.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701320611538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701320611538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DES_Top " "Elaborating entity \"DES_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701320611592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 DES_Top.v(77) " "Verilog HDL assignment warning at DES_Top.v(77): truncated value with size 8 to match size of target (2)" {  } { { "../../SIM/DES_Top/DES_Top.v" "" { Text "C:/Research/SIM/DES_Top/DES_Top.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701320611595 "|DES_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DES_Top.v(85) " "Verilog HDL assignment warning at DES_Top.v(85): truncated value with size 32 to match size of target (3)" {  } { { "../../SIM/DES_Top/DES_Top.v" "" { Text "C:/Research/SIM/DES_Top/DES_Top.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701320611595 "|DES_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DES_Top.v(93) " "Verilog HDL assignment warning at DES_Top.v(93): truncated value with size 32 to match size of target (3)" {  } { { "../../SIM/DES_Top/DES_Top.v" "" { Text "C:/Research/SIM/DES_Top/DES_Top.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701320611595 "|DES_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 DES_Top.v(118) " "Verilog HDL assignment warning at DES_Top.v(118): truncated value with size 32 to match size of target (3)" {  } { { "../../SIM/DES_Top/DES_Top.v" "" { Text "C:/Research/SIM/DES_Top/DES_Top.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701320611596 "|DES_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:RX0 " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:RX0\"" {  } { { "../../SIM/DES_Top/DES_Top.v" "RX0" { Text "C:/Research/SIM/DES_Top/DES_Top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701320611619 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 UART_RX.v(61) " "Verilog HDL assignment warning at UART_RX.v(61): truncated value with size 32 to match size of target (20)" {  } { { "../../SIM/DES_Top/UART_RX.v" "" { Text "C:/Research/SIM/DES_Top/UART_RX.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701320611672 "|DES_Top|UART_RX:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_RX.v(62) " "Verilog HDL assignment warning at UART_RX.v(62): truncated value with size 32 to match size of target (3)" {  } { { "../../SIM/DES_Top/UART_RX.v" "" { Text "C:/Research/SIM/DES_Top/UART_RX.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701320611672 "|DES_Top|UART_RX:RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:TX0 " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:TX0\"" {  } { { "../../SIM/DES_Top/DES_Top.v" "TX0" { Text "C:/Research/SIM/DES_Top/DES_Top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701320611674 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 UART_TX.v(58) " "Verilog HDL assignment warning at UART_TX.v(58): truncated value with size 32 to match size of target (20)" {  } { { "../../SIM/DES_Top/UART_TX.v" "" { Text "C:/Research/SIM/DES_Top/UART_TX.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701320611729 "|DES_Top|UART_TX:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 UART_TX.v(59) " "Verilog HDL assignment warning at UART_TX.v(59): truncated value with size 32 to match size of target (3)" {  } { { "../../SIM/DES_Top/UART_TX.v" "" { Text "C:/Research/SIM/DES_Top/UART_TX.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701320611729 "|DES_Top|UART_TX:TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DES DES:DES0 " "Elaborating entity \"DES\" for hierarchy \"DES:DES0\"" {  } { { "../../SIM/DES_Top/DES_Top.v" "DES0" { Text "C:/Research/SIM/DES_Top/DES_Top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701320611730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DES.v(100) " "Verilog HDL assignment warning at DES.v(100): truncated value with size 32 to match size of target (4)" {  } { { "../../SIM/DES_Top/DES.v" "" { Text "C:/Research/SIM/DES_Top/DES.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701320611749 "|DES_Top|DES:DES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP DES:DES0\|IP:IP0 " "Elaborating entity \"IP\" for hierarchy \"DES:DES0\|IP:IP0\"" {  } { { "../../SIM/DES_Top/DES.v" "IP0" { Text "C:/Research/SIM/DES_Top/DES.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701320611751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC1 DES:DES0\|PC1:PC10 " "Elaborating entity \"PC1\" for hierarchy \"DES:DES0\|PC1:PC10\"" {  } { { "../../SIM/DES_Top/DES.v" "PC10" { Text "C:/Research/SIM/DES_Top/DES.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701320611770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E_Table DES:DES0\|E_Table:ETable0 " "Elaborating entity \"E_Table\" for hierarchy \"DES:DES0\|E_Table:ETable0\"" {  } { { "../../SIM/DES_Top/DES.v" "ETable0" { Text "C:/Research/SIM/DES_Top/DES.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701320611784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC2 DES:DES0\|PC2:PC20 " "Elaborating entity \"PC2\" for hierarchy \"DES:DES0\|PC2:PC20\"" {  } { { "../../SIM/DES_Top/DES.v" "PC20" { Text "C:/Research/SIM/DES_Top/DES.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701320611807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SBOX DES:DES0\|SBOX:SBOX0 " "Elaborating entity \"SBOX\" for hierarchy \"DES:DES0\|SBOX:SBOX0\"" {  } { { "../../SIM/DES_Top/DES.v" "SBOX0" { Text "C:/Research/SIM/DES_Top/DES.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701320611831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_Table DES:DES0\|P_Table:Ptable0 " "Elaborating entity \"P_Table\" for hierarchy \"DES:DES0\|P_Table:Ptable0\"" {  } { { "../../SIM/DES_Top/DES.v" "Ptable0" { Text "C:/Research/SIM/DES_Top/DES.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701320611846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InvIP DES:DES0\|InvIP:InvIP0 " "Elaborating entity \"InvIP\" for hierarchy \"DES:DES0\|InvIP:InvIP0\"" {  } { { "../../SIM/DES_Top/DES.v" "InvIP0" { Text "C:/Research/SIM/DES_Top/DES.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701320611859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROL DES:DES0\|ROL:ROL_C " "Elaborating entity \"ROL\" for hierarchy \"DES:DES0\|ROL:ROL_C\"" {  } { { "../../SIM/DES_Top/DES.v" "ROL_C" { Text "C:/Research/SIM/DES_Top/DES.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701320611872 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[6\] GND " "Pin \"o_LED\[6\]\" is stuck at GND" {  } { { "../../SIM/DES_Top/DES_Top.v" "" { Text "C:/Research/SIM/DES_Top/DES_Top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701320612650 "|DES_Top|o_LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_LED\[7\] GND " "Pin \"o_LED\[7\]\" is stuck at GND" {  } { { "../../SIM/DES_Top/DES_Top.v" "" { Text "C:/Research/SIM/DES_Top/DES_Top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701320612650 "|DES_Top|o_LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701320612650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1701320612767 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1701320612925 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701320613214 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701320613214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "534 " "Implemented 534 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701320613411 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701320613411 ""} { "Info" "ICUT_CUT_TM_LCELLS" "522 " "Implemented 522 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701320613411 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701320613411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701320613429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 14:03:33 2023 " "Processing ended: Thu Nov 30 14:03:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701320613429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701320613429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701320613429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701320613429 ""}
