# Simple Security System Using FPGA

This repository contains Verilog HDL modules and Quartus design files for fundamental digital logic components, implemented and tested using **Altera Quartus II** software.

## ğŸ“‚ Project Structure

- **Multiplexer (2-to-1)**
  - `Mux2to1.v` â€“ Verilog code
  - `Mux2to1.bsf` â€“ Block symbol file

- **Comparator**
  - `MyComp.v` â€“ Verilog code
  - `MyComp.bsf` â€“ Block symbol file

- **Priority Encoder**
  - `priority_encoder.v` â€“ Verilog code
  - `priority_encoder.v.bak` â€“ Backup copy
  - `priority_encoder.bsf` â€“ Block symbol file

- **D Flip-Flop**
  - `dFlipFlop.v` â€“ Verilog code
  - `dFlipFlop.bsf` â€“ Block symbol file

- **Seven Segment Display Driver**
  - `sevenSegmentDriver.v` â€“ Verilog code
  - `sevenSegmentDriver.bsf` â€“ Block symbol file

- **Memory System**
  - `Memory-System-Block-Diagram.bdf` â€“ Quartus Block Design File
  - `Memory-System-Block-Diagram.bsf` â€“ Symbol file

- **Computer Security Design**
  - `ComputerSecurity.bdf` â€“ Quartus Block Design File

- **Service Request / Logs**
  - `serv_req_info.txt` â€“ Quartus error logs and system information

---

## âš™ï¸ Tools & Requirements

- **Quartus II** (tested on Version 9.0 Build 132 SJ Web Edition)  
- **FPGA development board** (Cyclone II/III or equivalent, depending on setup)  

---

## ğŸš€ Usage

1. Open the project in **Quartus II**.  
2. Add the Verilog (`.v`) and Block Design (`.bdf`) files.  
3. Compile the project.  
4. Program the FPGA board.  

---

## ğŸ§© Components Implemented

- 2-to-1 Multiplexer  
- Comparator  
- 4-to-2 Priority Encoder  
- D Flip-Flop  
- Seven Segment Display Driver  
- Memory System Block Diagram  

---

## ğŸ“Œ Notes

- `.bsf` files are used to integrate Verilog modules into schematic block designs.  
- `serv_req_info.txt` contains Quartus internal error logs for debugging compilation issues.  
