{
  "Top": "nms",
  "RtlTop": "nms",
  "RtlPrefix": "",
  "RtlSubPrefix": "nms_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data": {
      "index": "0",
      "direction": "in",
      "srcType": "GradPix*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "data_address0",
          "name": "data_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "data_ce0",
          "name": "data_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "data_q0",
          "name": "data_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "unsigned char*",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_r_address0",
          "name": "out_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_ce0",
          "name": "out_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_we0",
          "name": "out_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_d0",
          "name": "out_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top nms -name nms"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "nms"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "2.5",
    "Uncertainty": "0.675",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "134158"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 2.500 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "nms",
    "Version": "1.0",
    "DisplayName": "Nms",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_nms_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/src\/nms.cpp"],
    "Vhdl": [
      "impl\/vhdl\/nms_line_buf.vhd",
      "impl\/vhdl\/nms_mul_7ns_5ns_11_1_1.vhd",
      "impl\/vhdl\/nms.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/nms_line_buf.v",
      "impl\/verilog\/nms_mul_7ns_5ns_11_1_1.v",
      "impl\/verilog\/nms.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/nms.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/luoyanl2\/ece527_taskpar\/fpga_kernels\/nms_hls\/test.prj\/solution1\/.debug\/nms.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "1",
        "ap_done": "1",
        "ap_idle": "1",
        "ap_ready": "1"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "data_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "ports": ["data_address0"]
    },
    "data_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "ports": ["data_q0"]
    },
    "out_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "ports": ["out_r_address0"]
    },
    "out_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "8",
      "ports": ["out_r_d0"]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_address0": {
      "dir": "out",
      "width": "16"
    },
    "data_ce0": {
      "dir": "out",
      "width": "1"
    },
    "data_q0": {
      "dir": "in",
      "width": "16"
    },
    "out_r_address0": {
      "dir": "out",
      "width": "16"
    },
    "out_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_d0": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "nms"},
    "Info": {"nms": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"nms": {
        "Latency": {
          "LatencyBest": "134158",
          "LatencyAvg": "134158",
          "LatencyWorst": "134158",
          "PipelineII": "134159",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "2.50",
          "Uncertainty": "0.68",
          "Estimate": "2.414"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "768",
            "Latency": "768",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_31_1",
            "TripCount": "256",
            "Latency": "133376",
            "PipelineII": "",
            "PipelineDepth": "521",
            "Loops": [{
                "Name": "VITIS_LOOP_32_2",
                "TripCount": "256",
                "Latency": "518",
                "PipelineII": "2",
                "PipelineDepth": "9"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "~0",
          "FF": "672",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "1264",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-12-12 09:51:46 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
