
///////////////////////////////////
// Efinity Synthesis Started 
// Apr 09, 2025 18:46:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] literal value 'd50000000 truncated to fit in 24 bits (VERI-1208) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:9)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:33:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:34:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:35:48
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:38:42
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:40:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:41:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:43:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 09:50:11
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 15:50:36
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 16:30:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:28:21
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:28:45
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:29:50
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:30:17
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:37:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:38:06
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:38:18
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:38:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:39:00
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:39:09
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:39:43
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:43:56
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:45:28
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 17:49:34
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 18:43:15
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:20:16
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:21:35
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:22:10
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:35:20
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 19:37:00
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:50)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 20:08:09
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:50)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 10, 2025 20:10:25
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:50)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 09:41:01
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:50)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:31:59
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:43:18
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 12:56:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 15:39:30
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 15:47:34
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 16:47:04
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 17:33:55
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 17:59:41
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:139)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:172)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:256)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:26:56
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:139)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:172)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:256)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:40:07
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:139)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:172)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:256)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:53:47
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:139)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:172)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:256)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' remains unconnected for this instance (VDB-1053) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 11, 2025 19:58:46
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] port 'o_Tx_Active' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:139)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:172)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:201)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:256)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 09:47:11
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:23)
[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] port 'o_Tx_Active' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:76)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:139)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:172)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:74)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:36)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:201)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:256)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:44)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:59)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 10:30:32
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:22)
[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:48)
[EFX-0011 VERI-WARNING] port 'o_Tx_Active' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:48)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:75)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:73)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:35)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:200)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:43)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:12:41
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:22)
[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:48)
[EFX-0011 VERI-WARNING] port 'o_Tx_Active' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:48)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:75)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:138)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:171)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:73)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:35)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:200)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:255)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:43)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:58)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:43:46
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:22)
[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:51)
[EFX-0011 VERI-WARNING] port 'o_Tx_Active' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:51)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:78)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:141)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:174)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:76)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:203)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:258)
[EFX-0011 VERI-WARNING] net 'carry' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:12)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:46)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:61)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 12:45:13
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:22)
[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:54)
[EFX-0011 VERI-WARNING] port 'o_Tx_Active' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:54)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:81)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:144)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:177)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:79)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:206)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:261)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:49)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:64)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 13:01:06
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:22)
[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:55)
[EFX-0011 VERI-WARNING] port 'o_Tx_Active' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:55)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:82)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:145)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:178)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:80)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:207)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:262)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:50)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:65)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:16:13
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:16:32
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:22)
[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:56)
[EFX-0011 VERI-WARNING] port 'o_Tx_Active' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:56)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:146)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:179)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:81)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:35)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:208)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:263)
[EFX-0011 VERI-WARNING] net 'sum[3]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:11)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:51)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:66)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:24:24
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:22)
[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:56)
[EFX-0011 VERI-WARNING] port 'o_Tx_Active' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:56)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:146)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:179)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:81)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:208)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:263)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:51)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)

///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:27:29
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:27:53
///////////////////////////////////


///////////////////////////////////
// Efinity Synthesis Started 
// Apr 12, 2025 14:29:42
///////////////////////////////////

[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:22)
[EFX-0011 VERI-WARNING] port 'uart_config_data' is not connected on this instance (VERI-2435) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:56)
[EFX-0011 VERI-WARNING] port 'o_Tx_Active' remains unconnected for this instance (VERI-1927) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:56)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:83)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:146)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 8 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:179)
[EFX-0011 VERI-WARNING] net 'r_Rx_Byte[8]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:81)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:35)
[EFX-0011 VERI-WARNING] using initial value of 'r_config_data' since it is never assigned (VERI-1220) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:208)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:263)
[EFX-0011 VERI-WARNING] net 'sum[3]' does not have a driver (VDB-1002) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:11)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0011 VERI-WARNING] input port 'uart_config_data[31]' is not connected on this instance (VDB-1013) (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:51)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0200 WARNING] Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17)
