Abramovici, M., Breuer, M. A., and Friedman, A. D. 1995. Digital Systems Testing and Testable Design. Wiley-IEEE Press.
Nadir Z. Basturkmen , Sudhakar M. Reddy , Janusz Rajski, Improved Algorithms for Constructive Multi-Phase Test Point Insertion for Scan Based BIST, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.604, January 07-11, 2002
Bhargava, G., Meehl, D., and Sage, J. 2007. Achieving serendipitous N-detect mark-offs in multi-capture-clock scan patterns. In Proceedings of the International Test Conference. IEEE, 1--7.
Adrian Carbine , Derek Feltham, PentiumÂ® Pro Processor Design for Test and Debug, Proceedings of the IEEE International Test Conference, p.294-303, November 03-05, 1997
Kwang-Ting Cheng, Transition fault testing for sequential circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.12 n.12, p.1971-1983, November 2006[doi>10.1109/43.251160]
V. S. Iyengar , G. Vijayan, Optimized test application timing for AC test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.11 n.11, p.1439-1449, November 2006[doi>10.1109/43.177406]
Don Douglas Josephson , Steve Poehhnan , Vincent Govan, Debug methodology for the McKinley processor, Proceedings of the IEEE International Test Conference 2001, p.451-460, October 30-November 01, 2001
Liyang Lai , Thomas Rinderknecht , Wu-Tung Cheng , Janak H. Patel, Logic BIST Using Constrained Scan Cells, Proceedings of the 22nd IEEE VLSI Test Symposium, p.199, April 25-29, 2004
Soo Young Lee , K. K. Saluja, Test application time reduction for sequential circuits with scan, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.14 n.9, p.1128-1140, November 2006[doi>10.1109/43.406714]
Xijiang Lin , Rob Thompson, Test generation for designs with multiple clocks, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.776000]
Wei-Wei Mao , Michael D. Ciletti, A variable observation time method for testing delay faults, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.728-731, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123454]
Peter C. Maxwell , Robert C. Aitken , Kathleen R. Kollitz , Allen C. Brown, IDDQ and AC Scan: The War Against Unmodelled Defects, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.250-258, October 20-25, 1996
Wayne M. Needham , Naga Gollakota, DFT Strategy for Intel Microprocessors, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.396-399, October 20-25, 1996
Pomeranz, I. 2011a. Built-in generation of functional broadside tests. In Proceedings of the Design Automation and Test in Europe Conference. IEEE, 1--6.
I. Pomeranz, Generation of Multi-Cycle Broadside Tests, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.8, p.1253-1257, August 2011[doi>10.1109/TCAD.2011.2138470]
Irith Pomeranz, Built-in generation of functional broadside tests using a fixed hardware structure, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.1, p.124-132, January 2013[doi>10.1109/TVLSI.2011.2179682]
I. Pomeranz , S. M. Reddy, At-speed delay testing of synchronous sequential circuits, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.177, June 08-12, 1992, Anaheim, California, USA
Irith Pomeranz , Sudhakar M. Reddy, Design-for-testability for path delay faults in large combinatorial circuits using test-points, Proceedings of the 31st annual Design Automation Conference, p.358-364, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196421]
I. Pomeranz , S. M. Reddy, Generation of Functional Broadside Tests for Transition Faults, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.2207-2218, October 2006[doi>10.1109/TCAD.2005.860959]
Irith Pomeranz , Sudhakar M. Reddy, Improving the transition fault coverage of functional broadside tests by observation point insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.7, p.931-936, July 2008[doi>10.1109/TVLSI.2008.2000453]
Jeff Rearick, Too much delay fault coverage is a bad thing, Proceedings of the IEEE International Test Conference 2001, p.624-633, October 30-November 01, 2001
Rearick, J. and Rodgers, R. 2005. Calibrating clock stretch during AC scan testing. In Proceedings of the International Test Conference. IEEE, 1--8.
J. Savir , S. Patil, Broad-side delay test, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.8, p.1057-1064, November 2006[doi>10.1109/43.298042]
Saxena, J., Butler, K. M., Jayaram, V. B., Kundu, S., Arvind, N. V., Sreeprakash, P., and Hachinger, M. 2003. A case study of IR-drop in structured at-speed testing. In Proceedings of the International Test Conference. IEEE, 1098--1104.
Sde-Paz, S. and Salomon, E. 2008. Frequency and power correlation between at-speed scan and functional tests. In Proceedings of the International Test Conferance. IEEE, 1--9.
