// Seed: 2041632387
module module_0 (
    input  wor  id_0,
    input  wire id_1,
    input  wor  id_2,
    output tri1 id_3
);
  assign id_3 = 1;
  always @(1'b0) begin
    $display;
  end
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    input  logic id_2,
    input  uwire id_3,
    output logic id_4,
    output tri   id_5,
    input  tri1  id_6,
    input  wand  id_7,
    output tri1  id_8
);
  assign id_4 = 1 != 'b0;
  module_0(
      id_3, id_3, id_7, id_8
  );
  assign id_1 = 1'b0;
  always force id_4 = id_2;
  always @(posedge id_7 or posedge 1) begin
    if (1 - 1) begin
      id_4 <= 1;
    end else assert (1);
  end
endmodule
