v 20130925 2
C 45600 46600 1 0 0 in-1.sym
{
T 45600 46900 5 10 0 0 0 0 1
device=INPUT
T 45800 46750 5 10 1 1 0 0 1
refdes=LL
}
C 46400 46600 1 0 0 in-1.sym
{
T 46400 46900 5 10 0 0 0 0 1
device=INPUT
T 46800 46850 5 10 1 1 180 0 1
refdes=RR
}
C 43600 44900 1 0 0 in-1.sym
{
T 43600 45200 5 10 0 0 0 0 1
device=INPUT
T 43700 45050 5 10 1 1 0 0 1
refdes=S
}
C 45600 47500 1 0 0 in-1.sym
{
T 45600 47800 5 10 0 0 0 0 1
device=INPUT
T 46050 47600 5 10 1 1 180 0 1
refdes=Vdd
}
C 48700 46900 1 90 0 out-1.sym
{
T 48400 46900 5 10 0 0 90 0 1
device=OUTPUT
T 48600 47500 5 10 1 1 90 0 1
refdes=Q
}
C 47900 46900 1 90 0 out-1.sym
{
T 47600 46900 5 10 0 0 90 0 1
device=OUTPUT
T 47800 47500 5 10 1 1 90 0 1
refdes=Q#
}
N 47000 46700 47100 46700 4
C 45800 44700 1 0 0 2n7002.sym
{
T 46000 45000 5 10 1 1 0 0 1
refdes=M3
T 45900 45500 5 10 0 1 0 0 1
value=2N7002P
T 46300 45300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 47300 45300 5 10 0 1 0 0 1
device=NMOS
}
C 47400 44700 1 0 1 2n7002.sym
{
T 47500 45100 5 10 1 1 0 6 1
refdes=M4
T 47300 45500 5 10 0 1 0 6 1
value=2N7002P
T 46900 45300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 45900 45300 5 10 0 1 0 6 1
device=NMOS
}
N 46200 46100 46200 46700 4
N 47000 46100 47000 46700 4
C 47100 46400 1 0 0 pdtc124.sym
{
T 47350 46650 5 10 1 1 0 0 1
refdes=Qsr
T 47800 46900 5 10 0 1 0 0 1
footprint=sot323-bjt
T 47200 47100 5 10 0 1 0 0 1
value=PDTC124TU
}
N 47500 46400 48200 46400 4
C 48800 46300 1 0 1 in-1.sym
{
T 48800 46600 5 10 0 0 0 6 1
device=INPUT
T 48700 46200 5 10 1 1 0 6 1
refdes=GND
}
C 47400 46100 1 0 0 gnd-1.sym
C 46500 44500 1 0 0 gnd-1.sym
N 46200 44800 47000 44800 4
C 46600 45600 1 0 1 pdtc124.sym
{
T 46300 45850 5 10 1 1 0 6 1
refdes=Q1
T 45900 46100 5 10 0 1 0 6 1
footprint=sot323-bjt
T 46500 46300 5 10 0 1 0 6 1
value=PDTC124TU
}
C 46600 45600 1 0 0 pdtc124.sym
{
T 46900 45850 5 10 1 1 0 0 1
refdes=Q2
T 47300 46100 5 10 0 1 0 0 1
footprint=sot323-bjt
T 46700 46300 5 10 0 1 0 0 1
value=PDTC124TU
}
C 46700 45300 1 90 0 in-1.sym
{
T 46400 45300 5 10 0 0 90 0 1
device=INPUT
T 46750 45250 5 10 1 1 180 0 1
refdes=WE
}
N 47000 45200 47000 45700 4
N 46200 45200 46200 45700 4
C 47600 46900 1 90 0 resistor-load.sym
{
T 47500 47300 5 10 0 1 90 0 1
footprint=0603-boxed
T 47200 47200 5 10 0 0 90 0 1
device=RESISTOR
T 47350 47250 5 10 1 1 90 0 1
refdes=R3
T 47600 46900 5 10 0 1 0 0 1
value=3k3
}
C 44200 43900 1 0 0 rslatch.sym
{
T 44500 44600 5 10 1 1 0 0 1
source=rslatch.sch
T 45300 44400 5 10 1 1 0 0 1
refdes=L
}
N 47000 47800 47500 47800 4
N 45800 44800 45800 44400 4
N 45800 44400 47400 44400 4
N 47400 44400 47400 45000 4
C 44900 43600 1 0 0 gnd-1.sym
C 44800 45400 1 0 0 3.3V-plus-1.sym
C 43600 44300 1 0 0 in-1.sym
{
T 43600 44600 5 10 0 0 0 0 1
device=INPUT
T 43700 44200 5 10 1 1 0 0 1
refdes=STR
}
C 43600 44700 1 0 0 in-1.sym
{
T 43600 45000 5 10 0 0 0 0 1
device=INPUT
T 43700 44850 5 10 1 1 0 0 1
refdes=R
}
C 47800 46600 1 0 0 not.sym
{
T 48150 46850 5 10 1 1 0 0 1
refdes=I
}
N 47500 46900 47800 46900 4
C 48000 47200 1 0 0 3.3V-plus-1.sym
N 48200 46400 48200 46600 4
C 46300 46700 1 90 0 resistor-1.sym
{
T 45900 47000 5 10 0 0 90 0 1
device=RESISTOR
T 46100 47100 5 10 1 1 90 0 1
refdes=R1
T 46300 46700 5 10 0 1 0 0 1
value=10k
T 46300 46700 5 10 0 1 0 0 1
footprint=0603
}
C 47100 46700 1 90 0 resistor-1.sym
{
T 46700 47000 5 10 0 0 90 0 1
device=RESISTOR
T 46900 47100 5 10 1 1 90 0 1
refdes=R2
T 47100 46700 5 10 0 1 0 0 1
value=10k
T 47100 46700 5 10 0 1 0 0 1
footprint=0603
}
N 46200 47600 47000 47600 4
N 47000 47800 47000 47600 4
C 46000 47600 1 0 0 3.3V-plus-1.sym
N 47500 46400 47500 46500 4
