$date
	Mon Nov 04 00:54:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module contador_assincrono_crescente_4bits_tb $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$var reg 1 % T $end
$var reg 1 & clear $end
$var reg 1 ' clk $end
$scope module uut $end
$var wire 1 % T $end
$var wire 1 & clear $end
$var wire 1 ' clk $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$scope module ff_jk_1 $end
$var wire 1 % T $end
$var wire 1 & clear $end
$var wire 1 ' clk $end
$var reg 1 $ q $end
$upscope $end
$scope module ff_jk_2 $end
$var wire 1 % T $end
$var wire 1 & clear $end
$var wire 1 $ clk $end
$var reg 1 # q $end
$upscope $end
$scope module ff_jk_3 $end
$var wire 1 % T $end
$var wire 1 & clear $end
$var wire 1 # clk $end
$var reg 1 " q $end
$upscope $end
$scope module ff_jk_4 $end
$var wire 1 % T $end
$var wire 1 & clear $end
$var wire 1 " clk $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
1&
1%
0$
0#
0"
0!
$end
#10
1'
#20
0'
#30
1'
#40
0'
#50
1'
#60
0'
0&
#70
1'
#80
0'
#90
1'
#100
0'
#110
1'
#120
0'
#130
1'
#140
0'
