{
  "module_name": "clk-mt2701-mm.c",
  "hash_id": "714792a153fb46c17b7ba759806dc7632ed636fb8bba7ef50cf89412aa5d0df2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt2701-mm.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt2701-clk.h>\n\nstatic const struct mtk_gate_regs disp0_cg_regs = {\n\t.set_ofs = 0x0104,\n\t.clr_ofs = 0x0108,\n\t.sta_ofs = 0x0100,\n};\n\nstatic const struct mtk_gate_regs disp1_cg_regs = {\n\t.set_ofs = 0x0114,\n\t.clr_ofs = 0x0118,\n\t.sta_ofs = 0x0110,\n};\n\n#define GATE_DISP0(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &disp0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_DISP1(_id, _name, _parent, _shift)\t\\\n\tGATE_MTK(_id, _name, _parent, &disp1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\nstatic const struct mtk_gate mm_clks[] = {\n\tGATE_DISP0(CLK_MM_SMI_COMMON, \"mm_smi_comm\", \"mm_sel\", 0),\n\tGATE_DISP0(CLK_MM_SMI_LARB0, \"mm_smi_larb0\", \"mm_sel\", 1),\n\tGATE_DISP0(CLK_MM_CMDQ, \"mm_cmdq\", \"mm_sel\", 2),\n\tGATE_DISP0(CLK_MM_MUTEX, \"mm_mutex\", \"mm_sel\", 3),\n\tGATE_DISP0(CLK_MM_DISP_COLOR, \"mm_disp_color\", \"mm_sel\", 4),\n\tGATE_DISP0(CLK_MM_DISP_BLS, \"mm_disp_bls\", \"mm_sel\", 5),\n\tGATE_DISP0(CLK_MM_DISP_WDMA, \"mm_disp_wdma\", \"mm_sel\", 6),\n\tGATE_DISP0(CLK_MM_DISP_RDMA, \"mm_disp_rdma\", \"mm_sel\", 7),\n\tGATE_DISP0(CLK_MM_DISP_OVL, \"mm_disp_ovl\", \"mm_sel\", 8),\n\tGATE_DISP0(CLK_MM_MDP_TDSHP, \"mm_mdp_tdshp\", \"mm_sel\", 9),\n\tGATE_DISP0(CLK_MM_MDP_WROT, \"mm_mdp_wrot\", \"mm_sel\", 10),\n\tGATE_DISP0(CLK_MM_MDP_WDMA, \"mm_mdp_wdma\", \"mm_sel\", 11),\n\tGATE_DISP0(CLK_MM_MDP_RSZ1, \"mm_mdp_rsz1\", \"mm_sel\", 12),\n\tGATE_DISP0(CLK_MM_MDP_RSZ0, \"mm_mdp_rsz0\", \"mm_sel\", 13),\n\tGATE_DISP0(CLK_MM_MDP_RDMA, \"mm_mdp_rdma\", \"mm_sel\", 14),\n\tGATE_DISP0(CLK_MM_MDP_BLS_26M, \"mm_mdp_bls_26m\", \"pwm_sel\", 15),\n\tGATE_DISP0(CLK_MM_CAM_MDP, \"mm_cam_mdp\", \"mm_sel\", 16),\n\tGATE_DISP0(CLK_MM_FAKE_ENG, \"mm_fake_eng\", \"mm_sel\", 17),\n\tGATE_DISP0(CLK_MM_MUTEX_32K, \"mm_mutex_32k\", \"rtc_sel\", 18),\n\tGATE_DISP0(CLK_MM_DISP_RDMA1, \"mm_disp_rdma1\", \"mm_sel\", 19),\n\tGATE_DISP0(CLK_MM_DISP_UFOE, \"mm_disp_ufoe\", \"mm_sel\", 20),\n\tGATE_DISP1(CLK_MM_DSI_ENGINE, \"mm_dsi_eng\", \"mm_sel\", 0),\n\tGATE_DISP1(CLK_MM_DSI_DIG, \"mm_dsi_dig\", \"dsi0_lntc_dsi\", 1),\n\tGATE_DISP1(CLK_MM_DPI_DIGL, \"mm_dpi_digl\", \"dpi0_sel\", 2),\n\tGATE_DISP1(CLK_MM_DPI_ENGINE, \"mm_dpi_eng\", \"mm_sel\", 3),\n\tGATE_DISP1(CLK_MM_DPI1_DIGL, \"mm_dpi1_digl\", \"dpi1_sel\", 4),\n\tGATE_DISP1(CLK_MM_DPI1_ENGINE, \"mm_dpi1_eng\", \"mm_sel\", 5),\n\tGATE_DISP1(CLK_MM_TVE_OUTPUT, \"mm_tve_output\", \"tve_sel\", 6),\n\tGATE_DISP1(CLK_MM_TVE_INPUT, \"mm_tve_input\", \"dpi0_sel\", 7),\n\tGATE_DISP1(CLK_MM_HDMI_PIXEL, \"mm_hdmi_pixel\", \"dpi1_sel\", 8),\n\tGATE_DISP1(CLK_MM_HDMI_PLL, \"mm_hdmi_pll\", \"hdmi_sel\", 9),\n\tGATE_DISP1(CLK_MM_HDMI_AUDIO, \"mm_hdmi_audio\", \"apll_sel\", 10),\n\tGATE_DISP1(CLK_MM_HDMI_SPDIF, \"mm_hdmi_spdif\", \"apll_sel\", 11),\n\tGATE_DISP1(CLK_MM_TVE_FMM, \"mm_tve_fmm\", \"mm_sel\", 14),\n};\n\nstatic const struct mtk_clk_desc mm_desc = {\n\t.clks = mm_clks,\n\t.num_clks = ARRAY_SIZE(mm_clks),\n};\n\nstatic const struct platform_device_id clk_mt2701_mm_id_table[] = {\n\t{ .name = \"clk-mt2701-mm\", .driver_data = (kernel_ulong_t)&mm_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(platform, clk_mt2701_mm_id_table);\n\nstatic struct platform_driver clk_mt2701_mm_drv = {\n\t.probe = mtk_clk_pdev_probe,\n\t.remove_new = mtk_clk_pdev_remove,\n\t.driver = {\n\t\t.name = \"clk-mt2701-mm\",\n\t},\n\t.id_table = clk_mt2701_mm_id_table,\n};\nmodule_platform_driver(clk_mt2701_mm_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}