-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (767 downto 0);
    res_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_0_ap_vld : OUT STD_LOGIC;
    res_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_1_ap_vld : OUT STD_LOGIC;
    res_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_2_ap_vld : OUT STD_LOGIC;
    res_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_3_ap_vld : OUT STD_LOGIC;
    res_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_4_ap_vld : OUT STD_LOGIC;
    res_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_5_ap_vld : OUT STD_LOGIC;
    res_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_6_ap_vld : OUT STD_LOGIC;
    res_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_7_ap_vld : OUT STD_LOGIC;
    res_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_8_ap_vld : OUT STD_LOGIC );
end;


architecture behav of alveo_hls4ml_conv_2d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv21_1FFFF3 : STD_LOGIC_VECTOR (20 downto 0) := "111111111111111110011";
    constant ap_const_lv21_D : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001101";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111100000";
    constant ap_const_lv32_1EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111101111";
    constant ap_const_lv32_1F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111110000";
    constant ap_const_lv32_1FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111111111";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv32_20F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000001111";
    constant ap_const_lv32_270 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001110000";
    constant ap_const_lv32_27F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001111111";
    constant ap_const_lv32_280 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010000000";
    constant ap_const_lv32_28F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010001111";
    constant ap_const_lv32_290 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010010000";
    constant ap_const_lv32_29F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010011111";
    constant ap_const_lv32_2A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010100000";
    constant ap_const_lv32_2AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010101111";
    constant ap_const_lv32_2B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010110000";
    constant ap_const_lv32_2BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001010111111";
    constant ap_const_lv32_2C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011000000";
    constant ap_const_lv32_2CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011001111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_210 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000010000";
    constant ap_const_lv32_21F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000011111";
    constant ap_const_lv32_220 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000100000";
    constant ap_const_lv32_22F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000101111";
    constant ap_const_lv32_230 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000110000";
    constant ap_const_lv32_23F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000111111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_24F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001001111";
    constant ap_const_lv32_250 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001010000";
    constant ap_const_lv32_25F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001011111";
    constant ap_const_lv32_260 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001100000";
    constant ap_const_lv32_26F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001101111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_2D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011010000";
    constant ap_const_lv32_2DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011011111";
    constant ap_const_lv32_2E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011100000";
    constant ap_const_lv32_2EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011101111";
    constant ap_const_lv32_2F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011110000";
    constant ap_const_lv32_2FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001011111111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv14_20 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln35_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal do_init_reg_371 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_part1_reg_399 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_part1_reg_399_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_read2_phi_reg_413 : STD_LOGIC_VECTOR (767 downto 0);
    signal data_buf_V_120_reg_679 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_i_part1_phi_fu_402_p6 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_part_fu_1426_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal i_part_reg_1913 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_buf_V_fu_1522_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln35_reg_1978 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln818_24_reg_1982 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_28_reg_1987 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln818_32_reg_1992 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_28_fu_1808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_28_reg_1997 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_30_fu_1814_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_30_reg_2002 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_33_fu_1830_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_33_reg_2007 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_do_init_phi_fu_374_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_p_read2_phi_phi_fu_417_p4 : STD_LOGIC_VECTOR (767 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read2_phi_reg_413 : STD_LOGIC_VECTOR (767 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_131_reg_426 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_130_reg_449 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_129_reg_472 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_128_reg_495 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_127_reg_518 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_126_reg_541 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_125_reg_564 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_124_reg_587 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_123_reg_610 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_122_reg_633 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_121_reg_656 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_data_buf_V_120_reg_679 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_35_fu_1896_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal r_V_23_fu_705_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_33_fu_708_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln818_s_fu_1552_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_23_fu_705_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln818_25_fu_1581_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln818_26_fu_1595_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln818_27_fu_1609_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1273_4_fu_1627_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln70_2_fu_1623_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln1273_1_fu_1635_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_25_fu_1639_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal shl_ln1273_1_fu_1659_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1273_2_fu_1667_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln70_3_fu_1655_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_27_fu_1671_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln818_29_fu_1677_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1273_2_fu_1695_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1273_3_fu_1703_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln70_4_fu_1691_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_29_fu_1707_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal trunc_ln818_30_fu_1713_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1273_3_fu_1731_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1273_4_fu_1739_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln70_5_fu_1727_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_31_fu_1743_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln818_31_fu_1749_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_33_fu_708_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln818_33_fu_1778_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln813_fu_1788_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln813_fu_1792_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln818_fu_1562_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln818_8_fu_1759_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_27_fu_1802_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln818_2_fu_1605_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln818_6_fu_1687_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln818_1_fu_1591_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln813_15_fu_1798_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln70_7_fu_1619_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln813_32_fu_1820_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln813_16_fu_1826_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln818_7_fu_1723_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_1840_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln1273_fu_1848_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln70_fu_1836_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal r_V_21_fu_1852_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln_fu_1858_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_25_fu_1871_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_26_fu_1876_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln818_5_fu_1868_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_31_fu_1886_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_34_fu_1891_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln813_29_fu_1881_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_212 : BOOLEAN;
    signal ap_condition_109 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component alveo_hls4ml_mul_16s_5s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component alveo_hls4ml_mul_16s_5ns_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component alveo_hls4ml_flow_control_loop_pipe_no_ap_cont IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_16s_5s_21_1_1_U9 : component alveo_hls4ml_mul_16s_5s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 5,
        dout_WIDTH => 21)
    port map (
        din0 => ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633,
        din1 => r_V_23_fu_705_p1,
        dout => r_V_23_fu_705_p2);

    mul_16s_5ns_21_1_1_U10 : component alveo_hls4ml_mul_16s_5ns_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 5,
        dout_WIDTH => 21)
    port map (
        din0 => ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449,
        din1 => r_V_33_fu_708_p1,
        dout => r_V_33_fu_708_p2);

    flow_control_loop_pipe_no_ap_cont_U : component alveo_hls4ml_flow_control_loop_pipe_no_ap_cont
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= data_buf_V_fu_1522_p1;
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(63 downto 48);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(111 downto 96);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(207 downto 192);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(255 downto 240);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(303 downto 288);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(399 downto 384);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(447 downto 432);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(495 downto 480);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679 <= ap_phi_reg_pp0_iter0_data_buf_V_120_reg_679;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(31 downto 16);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(79 downto 64);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(127 downto 112);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(223 downto 208);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(271 downto 256);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(319 downto 304);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(415 downto 400);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(463 downto 448);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(511 downto 496);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656 <= ap_phi_reg_pp0_iter0_data_buf_V_121_reg_656;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(47 downto 32);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(95 downto 80);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(143 downto 128);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(239 downto 224);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(287 downto 272);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(335 downto 320);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(431 downto 416);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(479 downto 464);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(527 downto 512);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_122_reg_633 <= ap_phi_reg_pp0_iter0_data_buf_V_122_reg_633;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(63 downto 48);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(111 downto 96);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(159 downto 144);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(255 downto 240);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(303 downto 288);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(351 downto 336);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(447 downto 432);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(495 downto 480);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(543 downto 528);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610 <= ap_phi_reg_pp0_iter0_data_buf_V_123_reg_610;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(79 downto 64);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(127 downto 112);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(175 downto 160);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(271 downto 256);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(319 downto 304);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(367 downto 352);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(463 downto 448);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(511 downto 496);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(559 downto 544);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587 <= ap_phi_reg_pp0_iter0_data_buf_V_124_reg_587;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(95 downto 80);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(143 downto 128);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(191 downto 176);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(287 downto 272);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(335 downto 320);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(383 downto 368);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(479 downto 464);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(527 downto 512);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(575 downto 560);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564 <= ap_phi_reg_pp0_iter0_data_buf_V_125_reg_564;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(207 downto 192);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(255 downto 240);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(303 downto 288);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(399 downto 384);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(447 downto 432);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(495 downto 480);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(591 downto 576);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(639 downto 624);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(687 downto 672);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 <= ap_phi_reg_pp0_iter0_data_buf_V_126_reg_541;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(223 downto 208);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(271 downto 256);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(319 downto 304);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(415 downto 400);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(463 downto 448);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(511 downto 496);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(607 downto 592);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(655 downto 640);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(703 downto 688);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 <= ap_phi_reg_pp0_iter0_data_buf_V_127_reg_518;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(239 downto 224);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(287 downto 272);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(335 downto 320);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(431 downto 416);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(479 downto 464);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(527 downto 512);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(623 downto 608);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(671 downto 656);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(719 downto 704);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 <= ap_phi_reg_pp0_iter0_data_buf_V_128_reg_495;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(255 downto 240);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(303 downto 288);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(351 downto 336);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(447 downto 432);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(495 downto 480);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(543 downto 528);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(639 downto 624);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(687 downto 672);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(735 downto 720);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 <= ap_phi_reg_pp0_iter0_data_buf_V_129_reg_472;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(271 downto 256);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(319 downto 304);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(367 downto 352);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(463 downto 448);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(511 downto 496);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(559 downto 544);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(655 downto 640);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(703 downto 688);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(751 downto 736);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_130_reg_449 <= ap_phi_reg_pp0_iter0_data_buf_V_130_reg_449;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_const_boolean_1 = ap_condition_212)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(287 downto 272);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(335 downto 320);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(383 downto 368);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(479 downto 464);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(527 downto 512);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(575 downto 560);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(671 downto 656);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(719 downto 704);
                elsif ((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(767 downto 752);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426 <= ap_phi_reg_pp0_iter0_data_buf_V_131_reg_426;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_371_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln35_reg_1978 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                do_init_reg_371 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln35_reg_1978 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                do_init_reg_371 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    i_part1_reg_399_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln35_reg_1978 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_part1_reg_399 <= i_part_reg_1913;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln35_reg_1978 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                i_part1_reg_399 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    p_read2_phi_reg_413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if ((ap_phi_mux_do_init_phi_fu_374_p6 = ap_const_lv1_0)) then 
                    p_read2_phi_reg_413 <= p_read2_phi_reg_413;
                elsif ((ap_phi_mux_do_init_phi_fu_374_p6 = ap_const_lv1_1)) then 
                    p_read2_phi_reg_413 <= p_read;
                elsif (not((icmp_ln35_fu_1546_p2 = ap_const_lv1_1))) then 
                    p_read2_phi_reg_413 <= ap_phi_reg_pp0_iter0_p_read2_phi_reg_413;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln813_28_reg_1997 <= add_ln813_28_fu_1808_p2;
                add_ln813_30_reg_2002 <= add_ln813_30_fu_1814_p2;
                add_ln813_33_reg_2007 <= add_ln813_33_fu_1830_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                i_part1_reg_399_pp0_iter1_reg <= i_part1_reg_399;
                icmp_ln35_reg_1978 <= icmp_ln35_fu_1546_p2;
                trunc_ln818_24_reg_1982 <= r_V_23_fu_705_p2(20 downto 5);
                trunc_ln818_28_reg_1987 <= r_V_25_fu_1639_p2(19 downto 5);
                trunc_ln818_32_reg_1992 <= r_V_33_fu_708_p2(20 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                data_buf_V_120_reg_679 <= ap_phi_reg_pp0_iter1_data_buf_V_120_reg_679;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_part_reg_1913 <= i_part_fu_1426_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln813_25_fu_1871_p2 <= std_logic_vector(unsigned(trunc_ln818_24_reg_1982) + unsigned(trunc_ln_fu_1858_p4));
    add_ln813_26_fu_1876_p2 <= std_logic_vector(unsigned(add_ln813_25_fu_1871_p2) + unsigned(trunc_ln818_32_reg_1992));
    add_ln813_27_fu_1802_p2 <= std_logic_vector(signed(sext_ln818_fu_1562_p1) + signed(sext_ln818_8_fu_1759_p1));
    add_ln813_28_fu_1808_p2 <= std_logic_vector(unsigned(add_ln813_27_fu_1802_p2) + unsigned(sext_ln818_2_fu_1605_p1));
    add_ln813_29_fu_1881_p2 <= std_logic_vector(unsigned(add_ln813_28_reg_1997) + unsigned(add_ln813_26_fu_1876_p2));
    add_ln813_30_fu_1814_p2 <= std_logic_vector(signed(sext_ln818_6_fu_1687_p1) + signed(sext_ln818_1_fu_1591_p1));
    add_ln813_31_fu_1886_p2 <= std_logic_vector(unsigned(add_ln813_30_reg_2002) + unsigned(sext_ln818_5_fu_1868_p1));
    add_ln813_32_fu_1820_p2 <= std_logic_vector(signed(sext_ln813_15_fu_1798_p1) + signed(sext_ln70_7_fu_1619_p1));
    add_ln813_33_fu_1830_p2 <= std_logic_vector(signed(sext_ln813_16_fu_1826_p1) + signed(sext_ln818_7_fu_1723_p1));
    add_ln813_34_fu_1891_p2 <= std_logic_vector(unsigned(add_ln813_33_reg_2007) + unsigned(add_ln813_31_fu_1886_p2));
    add_ln813_35_fu_1896_p2 <= std_logic_vector(unsigned(add_ln813_34_fu_1891_p2) + unsigned(add_ln813_29_fu_1881_p2));
    add_ln813_fu_1792_p2 <= std_logic_vector(signed(sext_ln813_fu_1788_p1) + signed(ap_const_lv14_20));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_109_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_109 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_212_assign_proc : process(ap_phi_mux_i_part1_phi_fu_402_p6)
    begin
                ap_condition_212 <= (not((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_1)) and not((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_2)) and not((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8)) and not((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_5)) and not((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_3)) and not((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_4)) and not((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_6)) and not((ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_7)));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln35_fu_1546_p2)
    begin
        if (((icmp_ln35_fu_1546_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_do_init_phi_fu_374_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, do_init_reg_371, icmp_ln35_reg_1978, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln35_reg_1978 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_do_init_phi_fu_374_p6 <= ap_const_lv1_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln35_reg_1978 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_do_init_phi_fu_374_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_do_init_phi_fu_374_p6 <= do_init_reg_371;
        end if; 
    end process;


    ap_phi_mux_i_part1_phi_fu_402_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, i_part1_reg_399, i_part_reg_1913, icmp_ln35_reg_1978, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln35_reg_1978 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_part1_phi_fu_402_p6 <= i_part_reg_1913;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln35_reg_1978 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_i_part1_phi_fu_402_p6 <= ap_const_lv4_0;
        else 
            ap_phi_mux_i_part1_phi_fu_402_p6 <= i_part1_reg_399;
        end if; 
    end process;


    ap_phi_mux_p_read2_phi_phi_fu_417_p4_assign_proc : process(p_read, p_read2_phi_reg_413, ap_phi_mux_do_init_phi_fu_374_p6, ap_phi_reg_pp0_iter0_p_read2_phi_reg_413)
    begin
        if ((ap_phi_mux_do_init_phi_fu_374_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read2_phi_phi_fu_417_p4 <= p_read2_phi_reg_413;
        elsif ((ap_phi_mux_do_init_phi_fu_374_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read2_phi_phi_fu_417_p4 <= p_read;
        else 
            ap_phi_mux_p_read2_phi_phi_fu_417_p4 <= ap_phi_reg_pp0_iter0_p_read2_phi_reg_413;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_data_buf_V_120_reg_679 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_121_reg_656 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_122_reg_633 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_123_reg_610 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_124_reg_587 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_125_reg_564 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_126_reg_541 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_127_reg_518 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_128_reg_495 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_129_reg_472 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_130_reg_449 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_data_buf_V_131_reg_426 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read2_phi_reg_413 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_idle_pp0_0to1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    data_buf_V_fu_1522_p1 <= ap_phi_mux_p_read2_phi_phi_fu_417_p4(16 - 1 downto 0);
    i_part_fu_1426_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_part1_phi_fu_402_p6) + unsigned(ap_const_lv4_1));
    icmp_ln35_fu_1546_p2 <= "1" when (ap_phi_mux_i_part1_phi_fu_402_p6 = ap_const_lv4_8) else "0";
    r_V_21_fu_1852_p2 <= std_logic_vector(signed(sext_ln1273_fu_1848_p1) - signed(sext_ln70_fu_1836_p1));
    r_V_23_fu_705_p1 <= ap_const_lv21_1FFFF3(5 - 1 downto 0);
    r_V_25_fu_1639_p2 <= std_logic_vector(signed(sext_ln70_2_fu_1623_p1) - signed(sext_ln1273_1_fu_1635_p1));
    r_V_27_fu_1671_p2 <= std_logic_vector(signed(sext_ln1273_2_fu_1667_p1) + signed(sext_ln70_3_fu_1655_p1));
    r_V_29_fu_1707_p2 <= std_logic_vector(signed(sext_ln1273_3_fu_1703_p1) + signed(sext_ln70_4_fu_1691_p1));
    r_V_31_fu_1743_p2 <= std_logic_vector(signed(sext_ln1273_4_fu_1739_p1) + signed(sext_ln70_5_fu_1727_p1));
    r_V_33_fu_708_p1 <= ap_const_lv21_D(5 - 1 downto 0);
    res_0 <= add_ln813_35_fu_1896_p2;

    res_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part1_reg_399_pp0_iter1_reg)
    begin
        if (((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_0_ap_vld <= ap_const_logic_1;
        else 
            res_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_1 <= add_ln813_35_fu_1896_p2;

    res_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part1_reg_399_pp0_iter1_reg)
    begin
        if (((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_1_ap_vld <= ap_const_logic_1;
        else 
            res_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_2 <= add_ln813_35_fu_1896_p2;

    res_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part1_reg_399_pp0_iter1_reg)
    begin
        if (((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_2_ap_vld <= ap_const_logic_1;
        else 
            res_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_3 <= add_ln813_35_fu_1896_p2;

    res_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part1_reg_399_pp0_iter1_reg)
    begin
        if (((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_3_ap_vld <= ap_const_logic_1;
        else 
            res_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_4 <= add_ln813_35_fu_1896_p2;

    res_4_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part1_reg_399_pp0_iter1_reg)
    begin
        if (((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_4_ap_vld <= ap_const_logic_1;
        else 
            res_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_5 <= add_ln813_35_fu_1896_p2;

    res_5_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part1_reg_399_pp0_iter1_reg)
    begin
        if (((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_5_ap_vld <= ap_const_logic_1;
        else 
            res_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_6 <= add_ln813_35_fu_1896_p2;

    res_6_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part1_reg_399_pp0_iter1_reg)
    begin
        if (((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_6_ap_vld <= ap_const_logic_1;
        else 
            res_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_7 <= add_ln813_35_fu_1896_p2;

    res_7_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part1_reg_399_pp0_iter1_reg)
    begin
        if (((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_7_ap_vld <= ap_const_logic_1;
        else 
            res_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_8 <= add_ln813_35_fu_1896_p2;

    res_8_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part1_reg_399_pp0_iter1_reg)
    begin
        if ((not((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_0)) and not((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_1)) and not((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_2)) and not((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_3)) and not((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_4)) and not((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_5)) and not((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_6)) and not((i_part1_reg_399_pp0_iter1_reg = ap_const_lv4_7)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            res_8_ap_vld <= ap_const_logic_1;
        else 
            res_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln1273_1_fu_1635_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1273_4_fu_1627_p3),20));

        sext_ln1273_2_fu_1667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1273_1_fu_1659_p3),20));

        sext_ln1273_3_fu_1703_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1273_2_fu_1695_p3),19));

        sext_ln1273_4_fu_1739_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1273_3_fu_1731_p3),20));

        sext_ln1273_fu_1848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_1840_p3),21));

        sext_ln70_2_fu_1623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541),20));

        sext_ln70_3_fu_1655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518),20));

        sext_ln70_4_fu_1691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495),19));

        sext_ln70_5_fu_1727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472),20));

        sext_ln70_7_fu_1619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_27_fu_1609_p4),15));

        sext_ln70_fu_1836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(data_buf_V_120_reg_679),21));

        sext_ln813_15_fu_1798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_fu_1792_p2),15));

        sext_ln813_16_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_32_fu_1820_p2),16));

        sext_ln813_fu_1788_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_33_fu_1778_p4),14));

        sext_ln818_1_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_25_fu_1581_p4),16));

        sext_ln818_2_fu_1605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_26_fu_1595_p4),16));

        sext_ln818_5_fu_1868_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_28_reg_1987),16));

        sext_ln818_6_fu_1687_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_29_fu_1677_p4),16));

        sext_ln818_7_fu_1723_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_30_fu_1713_p4),16));

        sext_ln818_8_fu_1759_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_31_fu_1749_p4),16));

        sext_ln818_fu_1562_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_s_fu_1552_p4),16));

    shl_ln1273_1_fu_1659_p3 <= (ap_phi_reg_pp0_iter1_data_buf_V_127_reg_518 & ap_const_lv3_0);
    shl_ln1273_2_fu_1695_p3 <= (ap_phi_reg_pp0_iter1_data_buf_V_128_reg_495 & ap_const_lv2_0);
    shl_ln1273_3_fu_1731_p3 <= (ap_phi_reg_pp0_iter1_data_buf_V_129_reg_472 & ap_const_lv3_0);
    shl_ln1273_4_fu_1627_p3 <= (ap_phi_reg_pp0_iter1_data_buf_V_126_reg_541 & ap_const_lv3_0);
    shl_ln_fu_1840_p3 <= (data_buf_V_120_reg_679 & ap_const_lv4_0);
    trunc_ln818_25_fu_1581_p4 <= ap_phi_reg_pp0_iter1_data_buf_V_123_reg_610(15 downto 2);
    trunc_ln818_26_fu_1595_p4 <= ap_phi_reg_pp0_iter1_data_buf_V_124_reg_587(15 downto 1);
    trunc_ln818_27_fu_1609_p4 <= ap_phi_reg_pp0_iter1_data_buf_V_125_reg_564(15 downto 3);
    trunc_ln818_29_fu_1677_p4 <= r_V_27_fu_1671_p2(19 downto 5);
    trunc_ln818_30_fu_1713_p4 <= r_V_29_fu_1707_p2(18 downto 5);
    trunc_ln818_31_fu_1749_p4 <= r_V_31_fu_1743_p2(19 downto 5);
    trunc_ln818_33_fu_1778_p4 <= ap_phi_reg_pp0_iter1_data_buf_V_131_reg_426(15 downto 3);
    trunc_ln818_s_fu_1552_p4 <= ap_phi_reg_pp0_iter1_data_buf_V_121_reg_656(15 downto 1);
    trunc_ln_fu_1858_p4 <= r_V_21_fu_1852_p2(20 downto 5);
end behav;
