vendor_name = ModelSim
source_file = 1, C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/part1.sv
source_file = 1, C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/tb_sr_latchpart1.sv
source_file = 1, C:/Users/Rao/Desktop/Quartus_github/FPGA_DLD_LAB/lab3_dff_srlatch/part1/db/part1.cbx.xml
design_name = part1
instance = comp, \Q~output , Q~output, part1, 1
instance = comp, \Clk~input , Clk~input, part1, 1
instance = comp, \R~input , R~input, part1, 1
instance = comp, \S~input , S~input, part1, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, part1, 1
