# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Dec 18 2023 16:19:21

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for TOP|clk
		4.2::Critical Path Report for nco|un13_clk_internal_inferred_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (TOP|clk:R vs. TOP|clk:R)
		5.2::Critical Path Report for (nco|un13_clk_internal_inferred_clock:R vs. nco|un13_clk_internal_inferred_clock:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: BUTTON2
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: BNC
			6.2.2::Path details for port: LED[0]
			6.2.3::Path details for port: LED[1]
			6.2.4::Path details for port: LED[2]
			6.2.5::Path details for port: LED[3]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: BUTTON2
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: BNC
			6.5.2::Path details for port: LED[0]
			6.5.3::Path details for port: LED[1]
			6.5.4::Path details for port: LED[2]
			6.5.5::Path details for port: LED[3]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 2
Clock: TOP|clk                               | Frequency: 253.25 MHz  | Target: 205.76 MHz  | 
Clock: nco|un13_clk_internal_inferred_clock  | Frequency: 275.61 MHz  | Target: 249.38 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                          Capture Clock                         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------------  ------------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
TOP|clk                               TOP|clk                               4860             911         N/A              N/A         N/A              N/A         N/A              N/A         
TOP|clk                               nco|un13_clk_internal_inferred_clock  False path       False path  False path       False path  False path       False path  False path       False path  
nco|un13_clk_internal_inferred_clock  TOP|clk                               False path       False path  False path       False path  False path       False path  False path       False path  
nco|un13_clk_internal_inferred_clock  nco|un13_clk_internal_inferred_clock  4010             382         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                                Setup Times  Clock Reference:Phase                   
---------  --------------------------------------------------------  -----------  --------------------------------------  
BUTTON2    NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  2183         nco|un13_clk_internal_inferred_clock:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                                Clock to Out  Clock Reference:Phase                   
---------  --------------------------------------------------------  ------------  --------------------------------------  
BNC        NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  10192         nco|un13_clk_internal_inferred_clock:R  
LED[0]     NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  10120         nco|un13_clk_internal_inferred_clock:R  
LED[1]     NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  10957         nco|un13_clk_internal_inferred_clock:R  
LED[2]     NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  10068         nco|un13_clk_internal_inferred_clock:R  
LED[3]     NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  10068         nco|un13_clk_internal_inferred_clock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                                Hold Times  Clock Reference:Phase                   
---------  --------------------------------------------------------  ----------  --------------------------------------  
BUTTON2    NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  -1576       nco|un13_clk_internal_inferred_clock:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                                Minimum Clock to Out  Clock Reference:Phase                   
---------  --------------------------------------------------------  --------------------  --------------------------------------  
BNC        NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  9656                  nco|un13_clk_internal_inferred_clock:R  
LED[0]     NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  9532                  nco|un13_clk_internal_inferred_clock:R  
LED[1]     NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  10442                 nco|un13_clk_internal_inferred_clock:R  
LED[2]     NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  9532                  nco|un13_clk_internal_inferred_clock:R  
LED[3]     NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  9532                  nco|un13_clk_internal_inferred_clock:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for TOP|clk
*************************************
Clock: TOP|clk
Frequency: 253.25 MHz | Target: 205.76 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_7_LC_3_3_7/in3
Capture Clock    : NCO1.stevec_7_LC_3_3_7/clk
Setup Constraint : 4860p
Path slack       : 912p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             8151

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2749
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490    911  RISE       2
I__38/I                          LocalMux                       0              4490    911  RISE       1
I__38/O                          LocalMux                     486              4976    911  RISE       1
I__40/I                          InMux                          0              4976    911  RISE       1
I__40/O                          InMux                        382              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/in1       LogicCell40_SEQ_MODE_1000      0              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740    911  RISE       2
NCO1.stevec_1_LC_3_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              5740    911  RISE       1
NCO1.stevec_1_LC_3_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              5927    911  RISE       2
NCO1.stevec_2_LC_3_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              5927    911  RISE       1
NCO1.stevec_2_LC_3_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              6113    911  RISE       2
NCO1.stevec_3_LC_3_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              6113    911  RISE       1
NCO1.stevec_3_LC_3_3_3/carryout  LogicCell40_SEQ_MODE_1000    186              6299    911  RISE       2
NCO1.stevec_4_LC_3_3_4/carryin   LogicCell40_SEQ_MODE_1000      0              6299    911  RISE       1
NCO1.stevec_4_LC_3_3_4/carryout  LogicCell40_SEQ_MODE_1000    186              6485    911  RISE       2
NCO1.stevec_5_LC_3_3_5/carryin   LogicCell40_SEQ_MODE_1000      0              6485    911  RISE       1
NCO1.stevec_5_LC_3_3_5/carryout  LogicCell40_SEQ_MODE_1000    186              6671    911  RISE       2
NCO1.stevec_6_LC_3_3_6/carryin   LogicCell40_SEQ_MODE_1000      0              6671    911  RISE       1
NCO1.stevec_6_LC_3_3_6/carryout  LogicCell40_SEQ_MODE_1000    186              6857    911  RISE       1
I__95/I                          InMux                          0              6857    911  RISE       1
I__95/O                          InMux                        382              7239    911  RISE       1
NCO1.stevec_7_LC_3_3_7/in3       LogicCell40_SEQ_MODE_1000      0              7239    911  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_7_LC_3_3_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1


===================================================================== 
4.2::Critical Path Report for nco|un13_clk_internal_inferred_clock
******************************************************************
Clock: nco|un13_clk_internal_inferred_clock
Frequency: 275.61 MHz | Target: 249.38 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.U1.q_1_LC_2_5_3/ce
Capture Clock    : NCO1.U1.q_1_LC_2_5_3/clk
Setup Constraint : 4010p
Path slack       : 382p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#2)   4010
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          6305

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                      2708
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          5923
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout          LogicCell40_SEQ_MODE_1000    796              3215    382  RISE       3
I__79/I                               LocalMux                       0              3215    382  RISE       1
I__79/O                               LocalMux                     486              3701    382  RISE       1
I__81/I                               InMux                          0              3701    382  RISE       1
I__81/O                               InMux                        382              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/in3    LogicCell40_SEQ_MODE_0000      0              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    465              4548    382  RISE       4
I__45/I                               LocalMux                       0              4548    382  RISE       1
I__45/O                               LocalMux                     486              5034    382  RISE       1
I__46/I                               CEMux                          0              5034    382  RISE       1
I__46/O                               CEMux                        889              5923    382  RISE       1
NCO1.U1.q_1_LC_2_5_3/ce               LogicCell40_SEQ_MODE_1010      0              5923    382  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (TOP|clk:R vs. TOP|clk:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_7_LC_3_3_7/in3
Capture Clock    : NCO1.stevec_7_LC_3_3_7/clk
Setup Constraint : 4860p
Path slack       : 912p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             8151

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2749
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490    911  RISE       2
I__38/I                          LocalMux                       0              4490    911  RISE       1
I__38/O                          LocalMux                     486              4976    911  RISE       1
I__40/I                          InMux                          0              4976    911  RISE       1
I__40/O                          InMux                        382              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/in1       LogicCell40_SEQ_MODE_1000      0              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740    911  RISE       2
NCO1.stevec_1_LC_3_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              5740    911  RISE       1
NCO1.stevec_1_LC_3_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              5927    911  RISE       2
NCO1.stevec_2_LC_3_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              5927    911  RISE       1
NCO1.stevec_2_LC_3_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              6113    911  RISE       2
NCO1.stevec_3_LC_3_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              6113    911  RISE       1
NCO1.stevec_3_LC_3_3_3/carryout  LogicCell40_SEQ_MODE_1000    186              6299    911  RISE       2
NCO1.stevec_4_LC_3_3_4/carryin   LogicCell40_SEQ_MODE_1000      0              6299    911  RISE       1
NCO1.stevec_4_LC_3_3_4/carryout  LogicCell40_SEQ_MODE_1000    186              6485    911  RISE       2
NCO1.stevec_5_LC_3_3_5/carryin   LogicCell40_SEQ_MODE_1000      0              6485    911  RISE       1
NCO1.stevec_5_LC_3_3_5/carryout  LogicCell40_SEQ_MODE_1000    186              6671    911  RISE       2
NCO1.stevec_6_LC_3_3_6/carryin   LogicCell40_SEQ_MODE_1000      0              6671    911  RISE       1
NCO1.stevec_6_LC_3_3_6/carryout  LogicCell40_SEQ_MODE_1000    186              6857    911  RISE       1
I__95/I                          InMux                          0              6857    911  RISE       1
I__95/O                          InMux                        382              7239    911  RISE       1
NCO1.stevec_7_LC_3_3_7/in3       LogicCell40_SEQ_MODE_1000      0              7239    911  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_7_LC_3_3_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1


5.2::Critical Path Report for (nco|un13_clk_internal_inferred_clock:R vs. nco|un13_clk_internal_inferred_clock:R)
*****************************************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.U1.q_1_LC_2_5_3/ce
Capture Clock    : NCO1.U1.q_1_LC_2_5_3/clk
Setup Constraint : 4010p
Path slack       : 382p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#2)   4010
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          6305

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                      2708
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          5923
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout          LogicCell40_SEQ_MODE_1000    796              3215    382  RISE       3
I__79/I                               LocalMux                       0              3215    382  RISE       1
I__79/O                               LocalMux                     486              3701    382  RISE       1
I__81/I                               InMux                          0              3701    382  RISE       1
I__81/O                               InMux                        382              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/in3    LogicCell40_SEQ_MODE_0000      0              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    465              4548    382  RISE       4
I__45/I                               LocalMux                       0              4548    382  RISE       1
I__45/O                               LocalMux                     486              5034    382  RISE       1
I__46/I                               CEMux                          0              5034    382  RISE       1
I__46/O                               CEMux                        889              5923    382  RISE       1
NCO1.U1.q_1_LC_2_5_3/ce               LogicCell40_SEQ_MODE_1010      0              5923    382  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: BUTTON2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON2
Clock Port        : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference   : nco|un13_clk_internal_inferred_clock:R
Setup Time        : 2183


Data Path Delay                4242
+ Setup Time                    235
- Capture Clock Path Delay    -2295
---------------------------- ------
Setup to Clock                 2183

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON2                              TOP                        0      0                  RISE  1       
BUTTON2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  RISE  1       
BUTTON2_ibuf_iopad/DOUT              IO_PAD                     510    510                RISE  1       
BUTTON2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
BUTTON2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__35/I                              LocalMux                   0      1420               RISE  1       
I__35/O                              LocalMux                   486    1905               RISE  1       
I__36/I                              InMux                      0      1905               RISE  1       
I__36/O                              InMux                      382    2288               RISE  1       
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000  0      2288               RISE  1       
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000  424    2712               FALL  4       
I__42/I                              Odrv4                      0      2712               FALL  1       
I__42/O                              Odrv4                      548    3260               FALL  1       
I__43/I                              LocalMux                   0      3260               FALL  1       
I__43/O                              LocalMux                   455    3714               FALL  1       
I__44/I                              SRMux                      0      3714               FALL  1       
I__44/O                              SRMux                      527    4242               FALL  1       
NCO1.U1.q_1_LC_2_5_3/sr              LogicCell40_SEQ_MODE_1010  0      4242               FALL  1       

Capture Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__48/I                                                   Odrv12                     0      0                  RISE  1       
I__48/O                                                   Odrv12                     724    724                RISE  1       
I__50/I                                                   Sp12to4                    0      724                RISE  1       
I__50/O                                                   Sp12to4                    631    1354               RISE  1       
I__52/I                                                   LocalMux                   0      1354               RISE  1       
I__52/O                                                   LocalMux                   486    1840               RISE  1       
I__54/I                                                   ClkMux                     0      1840               RISE  1       
I__54/O                                                   ClkMux                     455    2295               RISE  1       
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010  0      2295               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: BNC       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : BNC
Clock Port         : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference    : nco|un13_clk_internal_inferred_clock:R
Clock to Out Delay : 10192


Launch Clock Path Delay        2419
+ Clock To Q Delay              796
+ Data Path Delay              6977
---------------------------- ------
Clock To Out Delay            10192

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__47/I                                                   Odrv4                      0      0                  RISE  1       
I__47/O                                                   Odrv4                      517    517                RISE  1       
I__49/I                                                   Span4Mux_h                 0      517                RISE  1       
I__49/O                                                   Span4Mux_h                 444    961                RISE  1       
I__51/I                                                   Span4Mux_v                 0      961                RISE  1       
I__51/O                                                   Span4Mux_v                 517    1478               RISE  1       
I__53/I                                                   LocalMux                   0      1478               RISE  1       
I__53/O                                                   LocalMux                   486    1964               RISE  1       
I__55/I                                                   ClkMux                     0      1964               RISE  1       
I__55/O                                                   ClkMux                     455    2419               RISE  1       
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000  0      2419               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.clk_frac_LC_2_4_7/lcout   LogicCell40_SEQ_MODE_1000  796    3215               RISE  3       
I__80/I                        Odrv12                     0      3215               RISE  1       
I__80/O                        Odrv12                     724    3938               RISE  1       
I__83/I                        LocalMux                   0      3938               RISE  1       
I__83/O                        LocalMux                   486    4424               RISE  1       
I__84/I                        IoInMux                    0      4424               RISE  1       
I__84/O                        IoInMux                    382    4807               RISE  1       
BNC_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4807               RISE  1       
BNC_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8104               FALL  1       
BNC_obuf_iopad/DIN             IO_PAD                     0      8104               FALL  1       
BNC_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   10192              FALL  1       
BNC                            TOP                        0      10192              FALL  1       

6.2.2::Path details for port: LED[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[0]
Clock Port         : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference    : nco|un13_clk_internal_inferred_clock:R
Clock to Out Delay : 10120


Launch Clock Path Delay        2295
+ Clock To Q Delay              796
+ Data Path Delay              7029
---------------------------- ------
Clock To Out Delay            10120

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__48/I                                                   Odrv12                     0      0                  RISE  1       
I__48/O                                                   Odrv12                     724    724                RISE  1       
I__50/I                                                   Sp12to4                    0      724                RISE  1       
I__50/O                                                   Sp12to4                    631    1354               RISE  1       
I__52/I                                                   LocalMux                   0      1354               RISE  1       
I__52/O                                                   LocalMux                   486    1840               RISE  1       
I__54/I                                                   ClkMux                     0      1840               RISE  1       
I__54/O                                                   ClkMux                     455    2295               RISE  1       
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010  0      2295               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.U1.q_0_LC_2_5_0/lcout       LogicCell40_SEQ_MODE_1010  796    3091               RISE  2       
I__74/I                          Odrv4                      0      3091               RISE  1       
I__74/O                          Odrv4                      517    3608               RISE  1       
I__76/I                          Span4Mux_s1_h              0      3608               RISE  1       
I__76/O                          Span4Mux_s1_h              258    3866               RISE  1       
I__77/I                          LocalMux                   0      3866               RISE  1       
I__77/O                          LocalMux                   486    4352               RISE  1       
I__78/I                          IoInMux                    0      4352               RISE  1       
I__78/O                          IoInMux                    382    4734               RISE  1       
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4734               RISE  1       
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8032               FALL  1       
LED_obuf_0_iopad/DIN             IO_PAD                     0      8032               FALL  1       
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     2088   10120              FALL  1       
LED[0]                           TOP                        0      10120              FALL  1       

6.2.3::Path details for port: LED[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[1]
Clock Port         : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference    : nco|un13_clk_internal_inferred_clock:R
Clock to Out Delay : 10957


Launch Clock Path Delay        2295
+ Clock To Q Delay              796
+ Data Path Delay              7866
---------------------------- ------
Clock To Out Delay            10957

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__48/I                                                   Odrv12                     0      0                  RISE  1       
I__48/O                                                   Odrv12                     724    724                RISE  1       
I__50/I                                                   Sp12to4                    0      724                RISE  1       
I__50/O                                                   Sp12to4                    631    1354               RISE  1       
I__52/I                                                   LocalMux                   0      1354               RISE  1       
I__52/O                                                   LocalMux                   486    1840               RISE  1       
I__54/I                                                   ClkMux                     0      1840               RISE  1       
I__54/O                                                   ClkMux                     455    2295               RISE  1       
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010  0      2295               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.U1.q_1_LC_2_5_3/lcout       LogicCell40_SEQ_MODE_1010  796    3091               RISE  2       
I__57/I                          Odrv12                     0      3091               RISE  1       
I__57/O                          Odrv12                     724    3814               RISE  1       
I__59/I                          Sp12to4                    0      3814               RISE  1       
I__59/O                          Sp12to4                    631    4445               RISE  1       
I__60/I                          Span4Mux_s1_h              0      4445               RISE  1       
I__60/O                          Span4Mux_s1_h              258    4703               RISE  1       
I__61/I                          LocalMux                   0      4703               RISE  1       
I__61/O                          LocalMux                   486    5189               RISE  1       
I__62/I                          IoInMux                    0      5189               RISE  1       
I__62/O                          IoInMux                    382    5572               RISE  1       
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5572               RISE  1       
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8869               FALL  1       
LED_obuf_1_iopad/DIN             IO_PAD                     0      8869               FALL  1       
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     2088   10957              FALL  1       
LED[1]                           TOP                        0      10957              FALL  1       

6.2.4::Path details for port: LED[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[2]
Clock Port         : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference    : nco|un13_clk_internal_inferred_clock:R
Clock to Out Delay : 10068


Launch Clock Path Delay        2295
+ Clock To Q Delay              796
+ Data Path Delay              6977
---------------------------- ------
Clock To Out Delay            10068

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__48/I                                                   Odrv12                     0      0                  RISE  1       
I__48/O                                                   Odrv12                     724    724                RISE  1       
I__50/I                                                   Sp12to4                    0      724                RISE  1       
I__50/O                                                   Sp12to4                    631    1354               RISE  1       
I__52/I                                                   LocalMux                   0      1354               RISE  1       
I__52/O                                                   LocalMux                   486    1840               RISE  1       
I__54/I                                                   ClkMux                     0      1840               RISE  1       
I__54/O                                                   ClkMux                     455    2295               RISE  1       
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010  0      2295               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.U1.q_2_LC_2_5_2/lcout       LogicCell40_SEQ_MODE_1010  796    3091               RISE  2       
I__64/I                          Odrv12                     0      3091               RISE  1       
I__64/O                          Odrv12                     724    3814               RISE  1       
I__66/I                          LocalMux                   0      3814               RISE  1       
I__66/O                          LocalMux                   486    4300               RISE  1       
I__67/I                          IoInMux                    0      4300               RISE  1       
I__67/O                          IoInMux                    382    4683               RISE  1       
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4683               RISE  1       
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   7980               FALL  1       
LED_obuf_2_iopad/DIN             IO_PAD                     0      7980               FALL  1       
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     2088   10068              FALL  1       
LED[2]                           TOP                        0      10068              FALL  1       

6.2.5::Path details for port: LED[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[3]
Clock Port         : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference    : nco|un13_clk_internal_inferred_clock:R
Clock to Out Delay : 10068


Launch Clock Path Delay        2295
+ Clock To Q Delay              796
+ Data Path Delay              6977
---------------------------- ------
Clock To Out Delay            10068

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__48/I                                                   Odrv12                     0      0                  RISE  1       
I__48/O                                                   Odrv12                     724    724                RISE  1       
I__50/I                                                   Sp12to4                    0      724                RISE  1       
I__50/O                                                   Sp12to4                    631    1354               RISE  1       
I__52/I                                                   LocalMux                   0      1354               RISE  1       
I__52/O                                                   LocalMux                   486    1840               RISE  1       
I__54/I                                                   ClkMux                     0      1840               RISE  1       
I__54/O                                                   ClkMux                     455    2295               RISE  1       
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011  0      2295               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.U1.q_3_LC_2_5_1/lcout       LogicCell40_SEQ_MODE_1011  796    3091               RISE  2       
I__69/I                          Odrv12                     0      3091               RISE  1       
I__69/O                          Odrv12                     724    3814               RISE  1       
I__71/I                          LocalMux                   0      3814               RISE  1       
I__71/O                          LocalMux                   486    4300               RISE  1       
I__72/I                          IoInMux                    0      4300               RISE  1       
I__72/O                          IoInMux                    382    4683               RISE  1       
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4683               RISE  1       
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   7980               FALL  1       
LED_obuf_3_iopad/DIN             IO_PAD                     0      7980               FALL  1       
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     2088   10068              FALL  1       
LED[3]                           TOP                        0      10068              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: BUTTON2   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON2
Clock Port        : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference   : nco|un13_clk_internal_inferred_clock:R
Hold Time         : -1576


Capture Clock Path Delay       2295
+ Hold  Time                      0
- Data Path Delay             -3871
---------------------------- ------
Hold Time                     -1576

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON2                              TOP                        0      0                  FALL  1       
BUTTON2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                     0      0                  FALL  1       
BUTTON2_ibuf_iopad/DOUT              IO_PAD                     460    460                FALL  1       
BUTTON2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
BUTTON2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__35/I                              LocalMux                   0      1142               FALL  1       
I__35/O                              LocalMux                   455    1597               FALL  1       
I__36/I                              InMux                      0      1597               FALL  1       
I__36/O                              InMux                      320    1918               FALL  1       
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000  0      1918               FALL  1       
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000  424    2341               FALL  4       
I__42/I                              Odrv4                      0      2341               FALL  1       
I__42/O                              Odrv4                      548    2889               FALL  1       
I__43/I                              LocalMux                   0      2889               FALL  1       
I__43/O                              LocalMux                   455    3344               FALL  1       
I__44/I                              SRMux                      0      3344               FALL  1       
I__44/O                              SRMux                      527    3871               FALL  1       
NCO1.U1.q_1_LC_2_5_3/sr              LogicCell40_SEQ_MODE_1010  0      3871               FALL  1       

Capture Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__48/I                                                   Odrv12                     0      0                  RISE  1       
I__48/O                                                   Odrv12                     724    724                RISE  1       
I__50/I                                                   Sp12to4                    0      724                RISE  1       
I__50/O                                                   Sp12to4                    631    1354               RISE  1       
I__52/I                                                   LocalMux                   0      1354               RISE  1       
I__52/O                                                   LocalMux                   486    1840               RISE  1       
I__54/I                                                   ClkMux                     0      1840               RISE  1       
I__54/O                                                   ClkMux                     455    2295               RISE  1       
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010  0      2295               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: BNC       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : BNC
Clock Port         : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference    : nco|un13_clk_internal_inferred_clock:R
Clock to Out Delay : 9656


Launch Clock Path Delay        2419
+ Clock To Q Delay              796
+ Data Path Delay              6441
---------------------------- ------
Clock To Out Delay             9656

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__47/I                                                   Odrv4                      0      0                  RISE  1       
I__47/O                                                   Odrv4                      517    517                RISE  1       
I__49/I                                                   Span4Mux_h                 0      517                RISE  1       
I__49/O                                                   Span4Mux_h                 444    961                RISE  1       
I__51/I                                                   Span4Mux_v                 0      961                RISE  1       
I__51/O                                                   Span4Mux_v                 517    1478               RISE  1       
I__53/I                                                   LocalMux                   0      1478               RISE  1       
I__53/O                                                   LocalMux                   486    1964               RISE  1       
I__55/I                                                   ClkMux                     0      1964               RISE  1       
I__55/O                                                   ClkMux                     455    2419               RISE  1       
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000  0      2419               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.clk_frac_LC_2_4_7/lcout   LogicCell40_SEQ_MODE_1000  796    3215               FALL  3       
I__80/I                        Odrv12                     0      3215               FALL  1       
I__80/O                        Odrv12                     796    4011               FALL  1       
I__83/I                        LocalMux                   0      4011               FALL  1       
I__83/O                        LocalMux                   455    4466               FALL  1       
I__84/I                        IoInMux                    0      4466               FALL  1       
I__84/O                        IoInMux                    320    4786               FALL  1       
BNC_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4786               FALL  1       
BNC_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   7742               RISE  1       
BNC_obuf_iopad/DIN             IO_PAD                     0      7742               RISE  1       
BNC_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   9656               RISE  1       
BNC                            TOP                        0      9656               RISE  1       

6.5.2::Path details for port: LED[0]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[0]
Clock Port         : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference    : nco|un13_clk_internal_inferred_clock:R
Clock to Out Delay : 9532


Launch Clock Path Delay        2295
+ Clock To Q Delay              796
+ Data Path Delay              6441
---------------------------- ------
Clock To Out Delay             9532

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__48/I                                                   Odrv12                     0      0                  RISE  1       
I__48/O                                                   Odrv12                     724    724                RISE  1       
I__50/I                                                   Sp12to4                    0      724                RISE  1       
I__50/O                                                   Sp12to4                    631    1354               RISE  1       
I__52/I                                                   LocalMux                   0      1354               RISE  1       
I__52/O                                                   LocalMux                   486    1840               RISE  1       
I__54/I                                                   ClkMux                     0      1840               RISE  1       
I__54/O                                                   ClkMux                     455    2295               RISE  1       
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010  0      2295               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.U1.q_0_LC_2_5_0/lcout       LogicCell40_SEQ_MODE_1010  796    3091               FALL  2       
I__74/I                          Odrv4                      0      3091               FALL  1       
I__74/O                          Odrv4                      548    3639               FALL  1       
I__76/I                          Span4Mux_s1_h              0      3639               FALL  1       
I__76/O                          Span4Mux_s1_h              248    3887               FALL  1       
I__77/I                          LocalMux                   0      3887               FALL  1       
I__77/O                          LocalMux                   455    4342               FALL  1       
I__78/I                          IoInMux                    0      4342               FALL  1       
I__78/O                          IoInMux                    320    4662               FALL  1       
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4662               FALL  1       
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   7618               RISE  1       
LED_obuf_0_iopad/DIN             IO_PAD                     0      7618               RISE  1       
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                     1914   9532               RISE  1       
LED[0]                           TOP                        0      9532               RISE  1       

6.5.3::Path details for port: LED[1]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[1]
Clock Port         : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference    : nco|un13_clk_internal_inferred_clock:R
Clock to Out Delay : 10442


Launch Clock Path Delay        2295
+ Clock To Q Delay              796
+ Data Path Delay              7351
---------------------------- ------
Clock To Out Delay            10442

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__48/I                                                   Odrv12                     0      0                  RISE  1       
I__48/O                                                   Odrv12                     724    724                RISE  1       
I__50/I                                                   Sp12to4                    0      724                RISE  1       
I__50/O                                                   Sp12to4                    631    1354               RISE  1       
I__52/I                                                   LocalMux                   0      1354               RISE  1       
I__52/O                                                   LocalMux                   486    1840               RISE  1       
I__54/I                                                   ClkMux                     0      1840               RISE  1       
I__54/O                                                   ClkMux                     455    2295               RISE  1       
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010  0      2295               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.U1.q_1_LC_2_5_3/lcout       LogicCell40_SEQ_MODE_1010  796    3091               RISE  2       
I__57/I                          Odrv12                     0      3091               RISE  1       
I__57/O                          Odrv12                     724    3814               RISE  1       
I__59/I                          Sp12to4                    0      3814               RISE  1       
I__59/O                          Sp12to4                    631    4445               RISE  1       
I__60/I                          Span4Mux_s1_h              0      4445               RISE  1       
I__60/O                          Span4Mux_s1_h              258    4703               RISE  1       
I__61/I                          LocalMux                   0      4703               RISE  1       
I__61/O                          LocalMux                   486    5189               RISE  1       
I__62/I                          IoInMux                    0      5189               RISE  1       
I__62/O                          IoInMux                    382    5572               RISE  1       
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5572               RISE  1       
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8528               RISE  1       
LED_obuf_1_iopad/DIN             IO_PAD                     0      8528               RISE  1       
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                     1914   10442              RISE  1       
LED[1]                           TOP                        0      10442              RISE  1       

6.5.4::Path details for port: LED[2]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[2]
Clock Port         : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference    : nco|un13_clk_internal_inferred_clock:R
Clock to Out Delay : 9532


Launch Clock Path Delay        2295
+ Clock To Q Delay              796
+ Data Path Delay              6441
---------------------------- ------
Clock To Out Delay             9532

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__48/I                                                   Odrv12                     0      0                  RISE  1       
I__48/O                                                   Odrv12                     724    724                RISE  1       
I__50/I                                                   Sp12to4                    0      724                RISE  1       
I__50/O                                                   Sp12to4                    631    1354               RISE  1       
I__52/I                                                   LocalMux                   0      1354               RISE  1       
I__52/O                                                   LocalMux                   486    1840               RISE  1       
I__54/I                                                   ClkMux                     0      1840               RISE  1       
I__54/O                                                   ClkMux                     455    2295               RISE  1       
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010  0      2295               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.U1.q_2_LC_2_5_2/lcout       LogicCell40_SEQ_MODE_1010  796    3091               FALL  2       
I__64/I                          Odrv12                     0      3091               FALL  1       
I__64/O                          Odrv12                     796    3887               FALL  1       
I__66/I                          LocalMux                   0      3887               FALL  1       
I__66/O                          LocalMux                   455    4342               FALL  1       
I__67/I                          IoInMux                    0      4342               FALL  1       
I__67/O                          IoInMux                    320    4662               FALL  1       
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4662               FALL  1       
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   7618               RISE  1       
LED_obuf_2_iopad/DIN             IO_PAD                     0      7618               RISE  1       
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                     1914   9532               RISE  1       
LED[2]                           TOP                        0      9532               RISE  1       

6.5.5::Path details for port: LED[3]    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED[3]
Clock Port         : NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout
Clock Reference    : nco|un13_clk_internal_inferred_clock:R
Clock to Out Delay : 9532


Launch Clock Path Delay        2295
+ Clock To Q Delay              796
+ Data Path Delay              6441
---------------------------- ------
Clock To Out Delay             9532

Launch Clock Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000  0      0                  RISE  5       
I__48/I                                                   Odrv12                     0      0                  RISE  1       
I__48/O                                                   Odrv12                     724    724                RISE  1       
I__50/I                                                   Sp12to4                    0      724                RISE  1       
I__50/O                                                   Sp12to4                    631    1354               RISE  1       
I__52/I                                                   LocalMux                   0      1354               RISE  1       
I__52/O                                                   LocalMux                   486    1840               RISE  1       
I__54/I                                                   ClkMux                     0      1840               RISE  1       
I__54/O                                                   ClkMux                     455    2295               RISE  1       
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011  0      2295               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
NCO1.U1.q_3_LC_2_5_1/lcout       LogicCell40_SEQ_MODE_1011  796    3091               FALL  2       
I__69/I                          Odrv12                     0      3091               FALL  1       
I__69/O                          Odrv12                     796    3887               FALL  1       
I__71/I                          LocalMux                   0      3887               FALL  1       
I__71/O                          LocalMux                   455    4342               FALL  1       
I__72/I                          IoInMux                    0      4342               FALL  1       
I__72/O                          IoInMux                    320    4662               FALL  1       
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4662               FALL  1       
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   7618               RISE  1       
LED_obuf_3_iopad/DIN             IO_PAD                     0      7618               RISE  1       
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                     1914   9532               RISE  1       
LED[3]                           TOP                        0      9532               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.U1.q_1_LC_2_5_3/ce
Capture Clock    : NCO1.U1.q_1_LC_2_5_3/clk
Setup Constraint : 4010p
Path slack       : 382p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#2)   4010
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          6305

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                      2708
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          5923
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout          LogicCell40_SEQ_MODE_1000    796              3215    382  RISE       3
I__79/I                               LocalMux                       0              3215    382  RISE       1
I__79/O                               LocalMux                     486              3701    382  RISE       1
I__81/I                               InMux                          0              3701    382  RISE       1
I__81/O                               InMux                        382              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/in3    LogicCell40_SEQ_MODE_0000      0              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    465              4548    382  RISE       4
I__45/I                               LocalMux                       0              4548    382  RISE       1
I__45/O                               LocalMux                     486              5034    382  RISE       1
I__46/I                               CEMux                          0              5034    382  RISE       1
I__46/O                               CEMux                        889              5923    382  RISE       1
NCO1.U1.q_1_LC_2_5_3/ce               LogicCell40_SEQ_MODE_1010      0              5923    382  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.U1.q_2_LC_2_5_2/ce
Capture Clock    : NCO1.U1.q_2_LC_2_5_2/clk
Setup Constraint : 4010p
Path slack       : 382p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#2)   4010
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          6305

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                      2708
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          5923
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout          LogicCell40_SEQ_MODE_1000    796              3215    382  RISE       3
I__79/I                               LocalMux                       0              3215    382  RISE       1
I__79/O                               LocalMux                     486              3701    382  RISE       1
I__81/I                               InMux                          0              3701    382  RISE       1
I__81/O                               InMux                        382              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/in3    LogicCell40_SEQ_MODE_0000      0              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    465              4548    382  RISE       4
I__45/I                               LocalMux                       0              4548    382  RISE       1
I__45/O                               LocalMux                     486              5034    382  RISE       1
I__46/I                               CEMux                          0              5034    382  RISE       1
I__46/O                               CEMux                        889              5923    382  RISE       1
NCO1.U1.q_2_LC_2_5_2/ce               LogicCell40_SEQ_MODE_1010      0              5923    382  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.U1.q_3_LC_2_5_1/ce
Capture Clock    : NCO1.U1.q_3_LC_2_5_1/clk
Setup Constraint : 4010p
Path slack       : 382p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#2)   4010
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          6305

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                      2708
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          5923
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout          LogicCell40_SEQ_MODE_1000    796              3215    382  RISE       3
I__79/I                               LocalMux                       0              3215    382  RISE       1
I__79/O                               LocalMux                     486              3701    382  RISE       1
I__81/I                               InMux                          0              3701    382  RISE       1
I__81/O                               InMux                        382              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/in3    LogicCell40_SEQ_MODE_0000      0              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    465              4548    382  RISE       4
I__45/I                               LocalMux                       0              4548    382  RISE       1
I__45/O                               LocalMux                     486              5034    382  RISE       1
I__46/I                               CEMux                          0              5034    382  RISE       1
I__46/O                               CEMux                        889              5923    382  RISE       1
NCO1.U1.q_3_LC_2_5_1/ce               LogicCell40_SEQ_MODE_1011      0              5923    382  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011      0              2295  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.U1.q_0_LC_2_5_0/ce
Capture Clock    : NCO1.U1.q_0_LC_2_5_0/clk
Setup Constraint : 4010p
Path slack       : 382p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#2)   4010
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          6305

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                      2708
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          5923
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout          LogicCell40_SEQ_MODE_1000    796              3215    382  RISE       3
I__79/I                               LocalMux                       0              3215    382  RISE       1
I__79/O                               LocalMux                     486              3701    382  RISE       1
I__81/I                               InMux                          0              3701    382  RISE       1
I__81/O                               InMux                        382              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/in3    LogicCell40_SEQ_MODE_0000      0              4083    382  RISE       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    465              4548    382  RISE       4
I__45/I                               LocalMux                       0              4548    382  RISE       1
I__45/O                               LocalMux                     486              5034    382  RISE       1
I__46/I                               CEMux                          0              5034    382  RISE       1
I__46/O                               CEMux                        889              5923    382  RISE       1
NCO1.U1.q_0_LC_2_5_0/ce               LogicCell40_SEQ_MODE_1010      0              5923    382  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_7_LC_3_3_7/in3
Capture Clock    : NCO1.stevec_7_LC_3_3_7/clk
Setup Constraint : 4860p
Path slack       : 912p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             8151

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2749
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490    911  RISE       2
I__38/I                          LocalMux                       0              4490    911  RISE       1
I__38/O                          LocalMux                     486              4976    911  RISE       1
I__40/I                          InMux                          0              4976    911  RISE       1
I__40/O                          InMux                        382              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/in1       LogicCell40_SEQ_MODE_1000      0              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740    911  RISE       2
NCO1.stevec_1_LC_3_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              5740    911  RISE       1
NCO1.stevec_1_LC_3_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              5927    911  RISE       2
NCO1.stevec_2_LC_3_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              5927    911  RISE       1
NCO1.stevec_2_LC_3_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              6113    911  RISE       2
NCO1.stevec_3_LC_3_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              6113    911  RISE       1
NCO1.stevec_3_LC_3_3_3/carryout  LogicCell40_SEQ_MODE_1000    186              6299    911  RISE       2
NCO1.stevec_4_LC_3_3_4/carryin   LogicCell40_SEQ_MODE_1000      0              6299    911  RISE       1
NCO1.stevec_4_LC_3_3_4/carryout  LogicCell40_SEQ_MODE_1000    186              6485    911  RISE       2
NCO1.stevec_5_LC_3_3_5/carryin   LogicCell40_SEQ_MODE_1000      0              6485    911  RISE       1
NCO1.stevec_5_LC_3_3_5/carryout  LogicCell40_SEQ_MODE_1000    186              6671    911  RISE       2
NCO1.stevec_6_LC_3_3_6/carryin   LogicCell40_SEQ_MODE_1000      0              6671    911  RISE       1
NCO1.stevec_6_LC_3_3_6/carryout  LogicCell40_SEQ_MODE_1000    186              6857    911  RISE       1
I__95/I                          InMux                          0              6857    911  RISE       1
I__95/O                          InMux                        382              7239    911  RISE       1
NCO1.stevec_7_LC_3_3_7/in3       LogicCell40_SEQ_MODE_1000      0              7239    911  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_7_LC_3_3_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_6_LC_3_3_6/in3
Capture Clock    : NCO1.stevec_6_LC_3_3_6/clk
Setup Constraint : 4860p
Path slack       : 1098p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             8151

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2563
---------------------------------------   ---- 
End-of-path arrival time (ps)             7053
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490    911  RISE       2
I__38/I                          LocalMux                       0              4490    911  RISE       1
I__38/O                          LocalMux                     486              4976    911  RISE       1
I__40/I                          InMux                          0              4976    911  RISE       1
I__40/O                          InMux                        382              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/in1       LogicCell40_SEQ_MODE_1000      0              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740    911  RISE       2
NCO1.stevec_1_LC_3_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              5740    911  RISE       1
NCO1.stevec_1_LC_3_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              5927    911  RISE       2
NCO1.stevec_2_LC_3_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              5927    911  RISE       1
NCO1.stevec_2_LC_3_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              6113    911  RISE       2
NCO1.stevec_3_LC_3_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              6113    911  RISE       1
NCO1.stevec_3_LC_3_3_3/carryout  LogicCell40_SEQ_MODE_1000    186              6299    911  RISE       2
NCO1.stevec_4_LC_3_3_4/carryin   LogicCell40_SEQ_MODE_1000      0              6299    911  RISE       1
NCO1.stevec_4_LC_3_3_4/carryout  LogicCell40_SEQ_MODE_1000    186              6485    911  RISE       2
NCO1.stevec_5_LC_3_3_5/carryin   LogicCell40_SEQ_MODE_1000      0              6485    911  RISE       1
NCO1.stevec_5_LC_3_3_5/carryout  LogicCell40_SEQ_MODE_1000    186              6671    911  RISE       2
I__96/I                          InMux                          0              6671   1097  RISE       1
I__96/O                          InMux                        382              7053   1097  RISE       1
NCO1.stevec_6_LC_3_3_6/in3       LogicCell40_SEQ_MODE_1000      0              7053   1097  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_6_LC_3_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_5_LC_3_3_5/in3
Capture Clock    : NCO1.stevec_5_LC_3_3_5/clk
Setup Constraint : 4860p
Path slack       : 1284p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             8151

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2377
---------------------------------------   ---- 
End-of-path arrival time (ps)             6867
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490    911  RISE       2
I__38/I                          LocalMux                       0              4490    911  RISE       1
I__38/O                          LocalMux                     486              4976    911  RISE       1
I__40/I                          InMux                          0              4976    911  RISE       1
I__40/O                          InMux                        382              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/in1       LogicCell40_SEQ_MODE_1000      0              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740    911  RISE       2
NCO1.stevec_1_LC_3_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              5740    911  RISE       1
NCO1.stevec_1_LC_3_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              5927    911  RISE       2
NCO1.stevec_2_LC_3_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              5927    911  RISE       1
NCO1.stevec_2_LC_3_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              6113    911  RISE       2
NCO1.stevec_3_LC_3_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              6113    911  RISE       1
NCO1.stevec_3_LC_3_3_3/carryout  LogicCell40_SEQ_MODE_1000    186              6299    911  RISE       2
NCO1.stevec_4_LC_3_3_4/carryin   LogicCell40_SEQ_MODE_1000      0              6299    911  RISE       1
NCO1.stevec_4_LC_3_3_4/carryout  LogicCell40_SEQ_MODE_1000    186              6485    911  RISE       2
I__101/I                         InMux                          0              6485   1283  RISE       1
I__101/O                         InMux                        382              6867   1283  RISE       1
NCO1.stevec_5_LC_3_3_5/in3       LogicCell40_SEQ_MODE_1000      0              6867   1283  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_5_LC_3_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_4_LC_3_3_4/in3
Capture Clock    : NCO1.stevec_4_LC_3_3_4/clk
Setup Constraint : 4860p
Path slack       : 1470p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             8151

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2191
---------------------------------------   ---- 
End-of-path arrival time (ps)             6681
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490    911  RISE       2
I__38/I                          LocalMux                       0              4490    911  RISE       1
I__38/O                          LocalMux                     486              4976    911  RISE       1
I__40/I                          InMux                          0              4976    911  RISE       1
I__40/O                          InMux                        382              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/in1       LogicCell40_SEQ_MODE_1000      0              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740    911  RISE       2
NCO1.stevec_1_LC_3_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              5740    911  RISE       1
NCO1.stevec_1_LC_3_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              5927    911  RISE       2
NCO1.stevec_2_LC_3_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              5927    911  RISE       1
NCO1.stevec_2_LC_3_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              6113    911  RISE       2
NCO1.stevec_3_LC_3_3_3/carryin   LogicCell40_SEQ_MODE_1000      0              6113    911  RISE       1
NCO1.stevec_3_LC_3_3_3/carryout  LogicCell40_SEQ_MODE_1000    186              6299    911  RISE       2
I__106/I                         InMux                          0              6299   1469  RISE       1
I__106/O                         InMux                        382              6681   1469  RISE       1
NCO1.stevec_4_LC_3_3_4/in3       LogicCell40_SEQ_MODE_1000      0              6681   1469  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_4_LC_3_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.clk_frac_LC_2_4_7/in0
Capture Clock    : NCO1.clk_frac_LC_2_4_7/clk
Setup Constraint : 4010p
Path slack       : 1653p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#2)   4010
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2419
- Setup Time                                                            -693
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          5736

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                       868
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          4083
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              3215    382  RISE       3
I__79/I                       LocalMux                       0              3215    382  RISE       1
I__79/O                       LocalMux                     486              3701    382  RISE       1
I__82/I                       InMux                          0              3701   1653  RISE       1
I__82/O                       InMux                        382              4083   1653  RISE       1
NCO1.clk_frac_LC_2_4_7/in0    LogicCell40_SEQ_MODE_1000      0              4083   1653  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_3_LC_3_3_3/in3
Capture Clock    : NCO1.stevec_3_LC_3_3_3/clk
Setup Constraint : 4860p
Path slack       : 1656p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             8151

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         2005
---------------------------------------   ---- 
End-of-path arrival time (ps)             6495
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490    911  RISE       2
I__38/I                          LocalMux                       0              4490    911  RISE       1
I__38/O                          LocalMux                     486              4976    911  RISE       1
I__40/I                          InMux                          0              4976    911  RISE       1
I__40/O                          InMux                        382              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/in1       LogicCell40_SEQ_MODE_1000      0              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740    911  RISE       2
NCO1.stevec_1_LC_3_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              5740    911  RISE       1
NCO1.stevec_1_LC_3_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              5927    911  RISE       2
NCO1.stevec_2_LC_3_3_2/carryin   LogicCell40_SEQ_MODE_1000      0              5927    911  RISE       1
NCO1.stevec_2_LC_3_3_2/carryout  LogicCell40_SEQ_MODE_1000    186              6113    911  RISE       2
I__111/I                         InMux                          0              6113   1656  RISE       1
I__111/O                         InMux                        382              6495   1656  RISE       1
NCO1.stevec_3_LC_3_3_3/in3       LogicCell40_SEQ_MODE_1000      0              6495   1656  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_3_LC_3_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_2_LC_3_3_2/in3
Capture Clock    : NCO1.stevec_2_LC_3_3_2/clk
Setup Constraint : 4860p
Path slack       : 1842p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             8151

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1819
---------------------------------------   ---- 
End-of-path arrival time (ps)             6309
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490    911  RISE       2
I__38/I                          LocalMux                       0              4490    911  RISE       1
I__38/O                          LocalMux                     486              4976    911  RISE       1
I__40/I                          InMux                          0              4976    911  RISE       1
I__40/O                          InMux                        382              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/in1       LogicCell40_SEQ_MODE_1000      0              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740    911  RISE       2
NCO1.stevec_1_LC_3_3_1/carryin   LogicCell40_SEQ_MODE_1000      0              5740    911  RISE       1
NCO1.stevec_1_LC_3_3_1/carryout  LogicCell40_SEQ_MODE_1000    186              5927    911  RISE       2
I__116/I                         InMux                          0              5927   1842  RISE       1
I__116/O                         InMux                        382              6309   1842  RISE       1
NCO1.stevec_2_LC_3_3_2/in3       LogicCell40_SEQ_MODE_1000      0              6309   1842  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_2_LC_3_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_1_LC_2_5_3/lcout
Path End         : NCO1.U1.q_0_LC_2_5_0/in3
Capture Clock    : NCO1.U1.q_0_LC_2_5_0/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#2)   4010
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                            -403
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          5902

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2295
+ Clock To Q                                                            796
+ Data Path Delay                                                       868
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          3959
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_1_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1010    796              3091   1943  RISE       2
I__56/I                     LocalMux                       0              3091   1943  RISE       1
I__56/O                     LocalMux                     486              3577   1943  RISE       1
I__58/I                     InMux                          0              3577   1943  RISE       1
I__58/O                     InMux                        382              3959   1943  RISE       1
NCO1.U1.q_0_LC_2_5_0/in3    LogicCell40_SEQ_MODE_1010      0              3959   1943  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_2_LC_2_5_2/lcout
Path End         : NCO1.U1.q_1_LC_2_5_3/in3
Capture Clock    : NCO1.U1.q_1_LC_2_5_3/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#2)   4010
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                            -403
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          5902

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2295
+ Clock To Q                                                            796
+ Data Path Delay                                                       868
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          3959
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_2_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1010    796              3091   1943  RISE       2
I__63/I                     LocalMux                       0              3091   1943  RISE       1
I__63/O                     LocalMux                     486              3577   1943  RISE       1
I__65/I                     InMux                          0              3577   1943  RISE       1
I__65/O                     InMux                        382              3959   1943  RISE       1
NCO1.U1.q_1_LC_2_5_3/in3    LogicCell40_SEQ_MODE_1010      0              3959   1943  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_3_LC_2_5_1/lcout
Path End         : NCO1.U1.q_2_LC_2_5_2/in3
Capture Clock    : NCO1.U1.q_2_LC_2_5_2/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#2)   4010
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                            -403
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          5902

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2295
+ Clock To Q                                                            796
+ Data Path Delay                                                       868
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          3959
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011      0              2295  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_3_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              3091   1943  RISE       2
I__68/I                     LocalMux                       0              3091   1943  RISE       1
I__68/O                     LocalMux                     486              3577   1943  RISE       1
I__70/I                     InMux                          0              3577   1943  RISE       1
I__70/O                     InMux                        382              3959   1943  RISE       1
NCO1.U1.q_2_LC_2_5_2/in3    LogicCell40_SEQ_MODE_1010      0              3959   1943  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_0_LC_2_5_0/lcout
Path End         : NCO1.U1.q_3_LC_2_5_1/in3
Capture Clock    : NCO1.U1.q_3_LC_2_5_1/clk
Setup Constraint : 4010p
Path slack       : 1943p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#2)   4010
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                            -403
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          5902

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2295
+ Clock To Q                                                            796
+ Data Path Delay                                                       868
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          3959
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_0_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_1010    796              3091   1943  RISE       2
I__73/I                     LocalMux                       0              3091   1943  RISE       1
I__73/O                     LocalMux                     486              3577   1943  RISE       1
I__75/I                     InMux                          0              3577   1943  RISE       1
I__75/O                     InMux                        382              3959   1943  RISE       1
NCO1.U1.q_3_LC_2_5_1/in3    LogicCell40_SEQ_MODE_1011      0              3959   1943  RISE       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011      0              2295  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_1_LC_3_3_1/in3
Capture Clock    : NCO1.stevec_1_LC_3_3_1/clk
Setup Constraint : 4860p
Path slack       : 2028p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             8151

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1633
---------------------------------------   ---- 
End-of-path arrival time (ps)             6123
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490    911  RISE       2
I__38/I                          LocalMux                       0              4490    911  RISE       1
I__38/O                          LocalMux                     486              4976    911  RISE       1
I__40/I                          InMux                          0              4976    911  RISE       1
I__40/O                          InMux                        382              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/in1       LogicCell40_SEQ_MODE_1000      0              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/carryout  LogicCell40_SEQ_MODE_1000    382              5740    911  RISE       2
I__122/I                         InMux                          0              5740   2028  RISE       1
I__122/O                         InMux                        382              6123   2028  RISE       1
NCO1.stevec_1_LC_3_3_1/in3       LogicCell40_SEQ_MODE_1000      0              6123   2028  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_1_LC_3_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_7_LC_3_3_7/lcout
Path End         : NCO1.stevec_7_LC_3_3_7/in1
Capture Clock    : NCO1.stevec_7_LC_3_3_7/clk
Setup Constraint : 4860p
Path slack       : 2607p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             7965

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_7_LC_3_3_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_7_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2607  RISE       2
I__91/I                       LocalMux                       0              4490   2607  RISE       1
I__91/O                       LocalMux                     486              4976   2607  RISE       1
I__93/I                       InMux                          0              4976   2607  RISE       1
I__93/O                       InMux                        382              5358   2607  RISE       1
NCO1.stevec_7_LC_3_3_7/in1    LogicCell40_SEQ_MODE_1000      0              5358   2607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_7_LC_3_3_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_6_LC_3_3_6/lcout
Path End         : NCO1.stevec_6_LC_3_3_6/in1
Capture Clock    : NCO1.stevec_6_LC_3_3_6/clk
Setup Constraint : 4860p
Path slack       : 2607p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             7965

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_6_LC_3_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_6_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2028  RISE       2
I__97/I                       LocalMux                       0              4490   2028  RISE       1
I__97/O                       LocalMux                     486              4976   2028  RISE       1
I__99/I                       InMux                          0              4976   2028  RISE       1
I__99/O                       InMux                        382              5358   2028  RISE       1
NCO1.stevec_6_LC_3_3_6/in1    LogicCell40_SEQ_MODE_1000      0              5358   2607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_6_LC_3_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_5_LC_3_3_5/lcout
Path End         : NCO1.stevec_5_LC_3_3_5/in1
Capture Clock    : NCO1.stevec_5_LC_3_3_5/clk
Setup Constraint : 4860p
Path slack       : 2607p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             7965

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_5_LC_3_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_5_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1842  RISE       2
I__102/I                      LocalMux                       0              4490   1842  RISE       1
I__102/O                      LocalMux                     486              4976   1842  RISE       1
I__104/I                      InMux                          0              4976   1842  RISE       1
I__104/O                      InMux                        382              5358   1842  RISE       1
NCO1.stevec_5_LC_3_3_5/in1    LogicCell40_SEQ_MODE_1000      0              5358   2607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_5_LC_3_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_4_LC_3_3_4/lcout
Path End         : NCO1.stevec_4_LC_3_3_4/in1
Capture Clock    : NCO1.stevec_4_LC_3_3_4/clk
Setup Constraint : 4860p
Path slack       : 2607p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             7965

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_4_LC_3_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_4_LC_3_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1656  RISE       2
I__107/I                      LocalMux                       0              4490   1656  RISE       1
I__107/O                      LocalMux                     486              4976   1656  RISE       1
I__109/I                      InMux                          0              4976   1656  RISE       1
I__109/O                      InMux                        382              5358   1656  RISE       1
NCO1.stevec_4_LC_3_3_4/in1    LogicCell40_SEQ_MODE_1000      0              5358   2607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_4_LC_3_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_3_LC_3_3_3/lcout
Path End         : NCO1.stevec_3_LC_3_3_3/in1
Capture Clock    : NCO1.stevec_3_LC_3_3_3/clk
Setup Constraint : 4860p
Path slack       : 2607p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             7965

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_3_LC_3_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_3_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1469  RISE       2
I__112/I                      LocalMux                       0              4490   1469  RISE       1
I__112/O                      LocalMux                     486              4976   1469  RISE       1
I__114/I                      InMux                          0              4976   1469  RISE       1
I__114/O                      InMux                        382              5358   1469  RISE       1
NCO1.stevec_3_LC_3_3_3/in1    LogicCell40_SEQ_MODE_1000      0              5358   2607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_3_LC_3_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_2_LC_3_3_2/lcout
Path End         : NCO1.stevec_2_LC_3_3_2/in1
Capture Clock    : NCO1.stevec_2_LC_3_3_2/clk
Setup Constraint : 4860p
Path slack       : 2607p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             7965

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_2_LC_3_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_2_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1283  RISE       2
I__117/I                      LocalMux                       0              4490   1283  RISE       1
I__117/O                      LocalMux                     486              4976   1283  RISE       1
I__119/I                      InMux                          0              4976   1283  RISE       1
I__119/O                      InMux                        382              5358   1283  RISE       1
NCO1.stevec_2_LC_3_3_2/in1    LogicCell40_SEQ_MODE_1000      0              5358   2607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_2_LC_3_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_1_LC_3_3_1/lcout
Path End         : NCO1.stevec_1_LC_3_3_1/in1
Capture Clock    : NCO1.stevec_1_LC_3_3_1/clk
Setup Constraint : 4860p
Path slack       : 2607p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             7965

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_1_LC_3_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_1_LC_3_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1097  RISE       2
I__123/I                      LocalMux                       0              4490   1097  RISE       1
I__123/O                      LocalMux                     486              4976   1097  RISE       1
I__125/I                      InMux                          0              4976   1097  RISE       1
I__125/O                      InMux                        382              5358   1097  RISE       1
NCO1.stevec_1_LC_3_3_1/in1    LogicCell40_SEQ_MODE_1000      0              5358   2607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_1_LC_3_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_0_LC_3_3_0/in1
Capture Clock    : NCO1.stevec_0_LC_3_3_0/clk
Setup Constraint : 4860p
Path slack       : 2607p

Capture Clock Arrival Time (TOP|clk:R#2)   4860
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             7965

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490    911  RISE       2
I__38/I                       LocalMux                       0              4490    911  RISE       1
I__38/O                       LocalMux                     486              4976    911  RISE       1
I__40/I                       InMux                          0              4976    911  RISE       1
I__40/O                       InMux                        382              5358    911  RISE       1
NCO1.stevec_0_LC_3_3_0/in1    LogicCell40_SEQ_MODE_1000      0              5358   2607  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON2
Path End         : NCO1.U1.q_1_LC_2_5_3/sr
Capture Clock    : NCO1.U1.q_1_LC_2_5_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)    +INF
+ Capture Clock Source Latency                                              0
+ Capture Clock Path Delay                                               2295
- Setup Time                                                             -235
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3921
---------------------------------------   ---- 
End-of-path arrival time (ps)             3921
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON2                              TOP                            0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
BUTTON2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__35/I                              LocalMux                       0              1192   +INF  FALL       1
I__35/O                              LocalMux                     455              1647   +INF  FALL       1
I__36/I                              InMux                          0              1647   +INF  FALL       1
I__36/O                              InMux                        320              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       4
I__42/I                              Odrv4                          0              2391   +INF  FALL       1
I__42/O                              Odrv4                        548              2939   +INF  FALL       1
I__43/I                              LocalMux                       0              2939   +INF  FALL       1
I__43/O                              LocalMux                     455              3394   +INF  FALL       1
I__44/I                              SRMux                          0              3394   +INF  FALL       1
I__44/O                              SRMux                        527              3921   +INF  FALL       1
NCO1.U1.q_1_LC_2_5_3/sr              LogicCell40_SEQ_MODE_1010      0              3921   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON2
Path End         : NCO1.U1.q_2_LC_2_5_2/sr
Capture Clock    : NCO1.U1.q_2_LC_2_5_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)    +INF
+ Capture Clock Source Latency                                              0
+ Capture Clock Path Delay                                               2295
- Setup Time                                                             -235
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3871
---------------------------------------   ---- 
End-of-path arrival time (ps)             3871
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON2                              TOP                            0                 0   +INF  FALL       1
BUTTON2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
BUTTON2_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
BUTTON2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__35/I                              LocalMux                       0              1142   +INF  FALL       1
I__35/O                              LocalMux                     455              1597   +INF  FALL       1
I__36/I                              InMux                          0              1597   +INF  FALL       1
I__36/O                              InMux                        320              1918   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       4
I__42/I                              Odrv4                          0              2341   +INF  FALL       1
I__42/O                              Odrv4                        548              2889   +INF  FALL       1
I__43/I                              LocalMux                       0              2889   +INF  FALL       1
I__43/O                              LocalMux                     455              3344   +INF  FALL       1
I__44/I                              SRMux                          0              3344   +INF  FALL       1
I__44/O                              SRMux                        527              3871   +INF  FALL       1
NCO1.U1.q_2_LC_2_5_2/sr              LogicCell40_SEQ_MODE_1010      0              3871   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_1_LC_2_5_3/lcout
Path End         : LED[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)       0
+ Launch Clock Source Latency                                              0
+ Launch Clock Path Delay                                               2295
+ Clock To Q                                                             796
+ Data Path Delay                                                       7866
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          10957
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_1_LC_2_5_3/lcout       LogicCell40_SEQ_MODE_1010    796              3091   +INF  RISE       2
I__57/I                          Odrv12                         0              3091   +INF  RISE       1
I__57/O                          Odrv12                       724              3814   +INF  RISE       1
I__59/I                          Sp12to4                        0              3814   +INF  RISE       1
I__59/O                          Sp12to4                      631              4445   +INF  RISE       1
I__60/I                          Span4Mux_s1_h                  0              4445   +INF  RISE       1
I__60/O                          Span4Mux_s1_h                258              4703   +INF  RISE       1
I__61/I                          LocalMux                       0              4703   +INF  RISE       1
I__61/O                          LocalMux                     486              5189   +INF  RISE       1
I__62/I                          IoInMux                        0              5189   +INF  RISE       1
I__62/O                          IoInMux                      382              5572   +INF  RISE       1
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5572   +INF  RISE       1
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8869   +INF  FALL       1
LED_obuf_1_iopad/DIN             IO_PAD                         0              8869   +INF  FALL       1
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             10957   +INF  FALL       1
LED[1]                           TOP                            0             10957   +INF  FALL       1


++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_2_LC_2_5_2/lcout
Path End         : LED[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)       0
+ Launch Clock Source Latency                                              0
+ Launch Clock Path Delay                                               2295
+ Clock To Q                                                             796
+ Data Path Delay                                                       6977
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          10068
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_2_LC_2_5_2/lcout       LogicCell40_SEQ_MODE_1010    796              3091   +INF  RISE       2
I__64/I                          Odrv12                         0              3091   +INF  RISE       1
I__64/O                          Odrv12                       724              3814   +INF  RISE       1
I__66/I                          LocalMux                       0              3814   +INF  RISE       1
I__66/O                          LocalMux                     486              4300   +INF  RISE       1
I__67/I                          IoInMux                        0              4300   +INF  RISE       1
I__67/O                          IoInMux                      382              4683   +INF  RISE       1
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4683   +INF  RISE       1
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              7980   +INF  FALL       1
LED_obuf_2_iopad/DIN             IO_PAD                         0              7980   +INF  FALL       1
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             10068   +INF  FALL       1
LED[2]                           TOP                            0             10068   +INF  FALL       1


++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON2
Path End         : NCO1.U1.q_3_LC_2_5_1/sr
Capture Clock    : NCO1.U1.q_3_LC_2_5_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)    +INF
+ Capture Clock Source Latency                                              0
+ Capture Clock Path Delay                                               2295
- Setup Time                                                             -235
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3921
---------------------------------------   ---- 
End-of-path arrival time (ps)             3921
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON2                              TOP                            0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
BUTTON2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__35/I                              LocalMux                       0              1192   +INF  FALL       1
I__35/O                              LocalMux                     455              1647   +INF  FALL       1
I__36/I                              InMux                          0              1647   +INF  FALL       1
I__36/O                              InMux                        320              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       4
I__42/I                              Odrv4                          0              2391   +INF  FALL       1
I__42/O                              Odrv4                        548              2939   +INF  FALL       1
I__43/I                              LocalMux                       0              2939   +INF  FALL       1
I__43/O                              LocalMux                     455              3394   +INF  FALL       1
I__44/I                              SRMux                          0              3394   +INF  FALL       1
I__44/O                              SRMux                        527              3921   +INF  FALL       1
NCO1.U1.q_3_LC_2_5_1/sr              LogicCell40_SEQ_MODE_1011      0              3921   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011      0              2295  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_3_LC_2_5_1/lcout
Path End         : LED[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)       0
+ Launch Clock Source Latency                                              0
+ Launch Clock Path Delay                                               2295
+ Clock To Q                                                             796
+ Data Path Delay                                                       6977
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          10068
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011      0              2295  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_3_LC_2_5_1/lcout       LogicCell40_SEQ_MODE_1011    796              3091   +INF  RISE       2
I__69/I                          Odrv12                         0              3091   +INF  RISE       1
I__69/O                          Odrv12                       724              3814   +INF  RISE       1
I__71/I                          LocalMux                       0              3814   +INF  RISE       1
I__71/O                          LocalMux                     486              4300   +INF  RISE       1
I__72/I                          IoInMux                        0              4300   +INF  RISE       1
I__72/O                          IoInMux                      382              4683   +INF  RISE       1
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4683   +INF  RISE       1
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              7980   +INF  FALL       1
LED_obuf_3_iopad/DIN             IO_PAD                         0              7980   +INF  FALL       1
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             10068   +INF  FALL       1
LED[3]                           TOP                            0             10068   +INF  FALL       1


++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON2
Path End         : NCO1.U1.q_0_LC_2_5_0/sr
Capture Clock    : NCO1.U1.q_0_LC_2_5_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)    +INF
+ Capture Clock Source Latency                                              0
+ Capture Clock Path Delay                                               2295
- Setup Time                                                             -235
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3921
---------------------------------------   ---- 
End-of-path arrival time (ps)             3921
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON2                              TOP                            0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
BUTTON2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__35/I                              LocalMux                       0              1192   +INF  FALL       1
I__35/O                              LocalMux                     455              1647   +INF  FALL       1
I__36/I                              InMux                          0              1647   +INF  FALL       1
I__36/O                              InMux                        320              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       4
I__42/I                              Odrv4                          0              2391   +INF  FALL       1
I__42/O                              Odrv4                        548              2939   +INF  FALL       1
I__43/I                              LocalMux                       0              2939   +INF  FALL       1
I__43/O                              LocalMux                     455              3394   +INF  FALL       1
I__44/I                              SRMux                          0              3394   +INF  FALL       1
I__44/O                              SRMux                        527              3921   +INF  FALL       1
NCO1.U1.q_0_LC_2_5_0/sr              LogicCell40_SEQ_MODE_1010      0              3921   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_0_LC_2_5_0/lcout
Path End         : LED[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)       0
+ Launch Clock Source Latency                                              0
+ Launch Clock Path Delay                                               2295
+ Clock To Q                                                             796
+ Data Path Delay                                                       7029
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          10120
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_0_LC_2_5_0/lcout       LogicCell40_SEQ_MODE_1010    796              3091   +INF  RISE       2
I__74/I                          Odrv4                          0              3091   +INF  RISE       1
I__74/O                          Odrv4                        517              3608   +INF  RISE       1
I__76/I                          Span4Mux_s1_h                  0              3608   +INF  RISE       1
I__76/O                          Span4Mux_s1_h                258              3866   +INF  RISE       1
I__77/I                          LocalMux                       0              3866   +INF  RISE       1
I__77/O                          LocalMux                     486              4352   +INF  RISE       1
I__78/I                          IoInMux                        0              4352   +INF  RISE       1
I__78/O                          IoInMux                      382              4734   +INF  RISE       1
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4734   +INF  RISE       1
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8032   +INF  FALL       1
LED_obuf_0_iopad/DIN             IO_PAD                         0              8032   +INF  FALL       1
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             10120   +INF  FALL       1
LED[0]                           TOP                            0             10120   +INF  FALL       1


++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : BNC
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)       0
+ Launch Clock Source Latency                                              0
+ Launch Clock Path Delay                                               2419
+ Clock To Q                                                             796
+ Data Path Delay                                                       6977
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          10192
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout   LogicCell40_SEQ_MODE_1000    796              3215   +INF  RISE       3
I__80/I                        Odrv12                         0              3215   +INF  RISE       1
I__80/O                        Odrv12                       724              3938   +INF  RISE       1
I__83/I                        LocalMux                       0              3938   +INF  RISE       1
I__83/O                        LocalMux                     486              4424   +INF  RISE       1
I__84/I                        IoInMux                        0              4424   +INF  RISE       1
I__84/O                        IoInMux                      382              4807   +INF  RISE       1
BNC_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4807   +INF  RISE       1
BNC_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8104   +INF  FALL       1
BNC_obuf_iopad/DIN             IO_PAD                         0              8104   +INF  FALL       1
BNC_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             10192   +INF  FALL       1
BNC                            TOP                            0             10192   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_7_LC_3_3_7/lcout
Path End         : NCO1.stevec_7_LC_3_3_7/in1
Capture Clock    : NCO1.stevec_7_LC_3_3_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_7_LC_3_3_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_7_LC_3_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__91/I                       LocalMux                       0              4490   1571  FALL       1
I__91/O                       LocalMux                     455              4945   1571  FALL       1
I__93/I                       InMux                          0              4945   1571  FALL       1
I__93/O                       InMux                        320              5265   1571  FALL       1
NCO1.stevec_7_LC_3_3_7/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_7_LC_3_3_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_6_LC_3_3_6/lcout
Path End         : NCO1.stevec_6_LC_3_3_6/in1
Capture Clock    : NCO1.stevec_6_LC_3_3_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_6_LC_3_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_6_LC_3_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__97/I                       LocalMux                       0              4490   1571  FALL       1
I__97/O                       LocalMux                     455              4945   1571  FALL       1
I__99/I                       InMux                          0              4945   1571  FALL       1
I__99/O                       InMux                        320              5265   1571  FALL       1
NCO1.stevec_6_LC_3_3_6/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_6_LC_3_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_5_LC_3_3_5/lcout
Path End         : NCO1.stevec_5_LC_3_3_5/in1
Capture Clock    : NCO1.stevec_5_LC_3_3_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_5_LC_3_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_5_LC_3_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__102/I                      LocalMux                       0              4490   1571  FALL       1
I__102/O                      LocalMux                     455              4945   1571  FALL       1
I__104/I                      InMux                          0              4945   1571  FALL       1
I__104/O                      InMux                        320              5265   1571  FALL       1
NCO1.stevec_5_LC_3_3_5/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_5_LC_3_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_4_LC_3_3_4/lcout
Path End         : NCO1.stevec_4_LC_3_3_4/in1
Capture Clock    : NCO1.stevec_4_LC_3_3_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_4_LC_3_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_4_LC_3_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__107/I                      LocalMux                       0              4490   1571  FALL       1
I__107/O                      LocalMux                     455              4945   1571  FALL       1
I__109/I                      InMux                          0              4945   1571  FALL       1
I__109/O                      InMux                        320              5265   1571  FALL       1
NCO1.stevec_4_LC_3_3_4/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_4_LC_3_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_3_LC_3_3_3/lcout
Path End         : NCO1.stevec_3_LC_3_3_3/in1
Capture Clock    : NCO1.stevec_3_LC_3_3_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_3_LC_3_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_3_LC_3_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__112/I                      LocalMux                       0              4490   1571  FALL       1
I__112/O                      LocalMux                     455              4945   1571  FALL       1
I__114/I                      InMux                          0              4945   1571  FALL       1
I__114/O                      InMux                        320              5265   1571  FALL       1
NCO1.stevec_3_LC_3_3_3/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_3_LC_3_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_2_LC_3_3_2/lcout
Path End         : NCO1.stevec_2_LC_3_3_2/in1
Capture Clock    : NCO1.stevec_2_LC_3_3_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_2_LC_3_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_2_LC_3_3_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__117/I                      LocalMux                       0              4490   1571  FALL       1
I__117/O                      LocalMux                     455              4945   1571  FALL       1
I__119/I                      InMux                          0              4945   1571  FALL       1
I__119/O                      InMux                        320              5265   1571  FALL       1
NCO1.stevec_2_LC_3_3_2/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_2_LC_3_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_1_LC_3_3_1/lcout
Path End         : NCO1.stevec_1_LC_3_3_1/in1
Capture Clock    : NCO1.stevec_1_LC_3_3_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_1_LC_3_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_1_LC_3_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__123/I                      LocalMux                       0              4490   1571  FALL       1
I__123/O                      LocalMux                     455              4945   1571  FALL       1
I__125/I                      InMux                          0              4945   1571  FALL       1
I__125/O                      InMux                        320              5265   1571  FALL       1
NCO1.stevec_1_LC_3_3_1/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_1_LC_3_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_0_LC_3_3_0/in1
Capture Clock    : NCO1.stevec_0_LC_3_3_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__38/I                       LocalMux                       0              4490   1571  FALL       1
I__38/O                       LocalMux                     455              4945   1571  FALL       1
I__40/I                       InMux                          0              4945   1571  FALL       1
I__40/O                       InMux                        320              5265   1571  FALL       1
NCO1.stevec_0_LC_3_3_0/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_1_LC_2_5_3/lcout
Path End         : NCO1.U1.q_0_LC_2_5_0/in3
Capture Clock    : NCO1.U1.q_0_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          2295

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2295
+ Clock To Q                                                            796
+ Data Path Delay                                                       775
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          3866
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_1_LC_2_5_3/lcout  LogicCell40_SEQ_MODE_1010    796              3091   1571  FALL       2
I__56/I                     LocalMux                       0              3091   1571  FALL       1
I__56/O                     LocalMux                     455              3546   1571  FALL       1
I__58/I                     InMux                          0              3546   1571  FALL       1
I__58/O                     InMux                        320              3866   1571  FALL       1
NCO1.U1.q_0_LC_2_5_0/in3    LogicCell40_SEQ_MODE_1010      0              3866   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_2_LC_2_5_2/lcout
Path End         : NCO1.U1.q_1_LC_2_5_3/in3
Capture Clock    : NCO1.U1.q_1_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          2295

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2295
+ Clock To Q                                                            796
+ Data Path Delay                                                       775
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          3866
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_2_LC_2_5_2/lcout  LogicCell40_SEQ_MODE_1010    796              3091   1571  FALL       2
I__63/I                     LocalMux                       0              3091   1571  FALL       1
I__63/O                     LocalMux                     455              3546   1571  FALL       1
I__65/I                     InMux                          0              3546   1571  FALL       1
I__65/O                     InMux                        320              3866   1571  FALL       1
NCO1.U1.q_1_LC_2_5_3/in3    LogicCell40_SEQ_MODE_1010      0              3866   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_3_LC_2_5_1/lcout
Path End         : NCO1.U1.q_2_LC_2_5_2/in3
Capture Clock    : NCO1.U1.q_2_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          2295

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2295
+ Clock To Q                                                            796
+ Data Path Delay                                                       775
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          3866
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011      0              2295  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_3_LC_2_5_1/lcout  LogicCell40_SEQ_MODE_1011    796              3091   1571  FALL       2
I__68/I                     LocalMux                       0              3091   1571  FALL       1
I__68/O                     LocalMux                     455              3546   1571  FALL       1
I__70/I                     InMux                          0              3546   1571  FALL       1
I__70/O                     InMux                        320              3866   1571  FALL       1
NCO1.U1.q_2_LC_2_5_2/in3    LogicCell40_SEQ_MODE_1010      0              3866   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_0_LC_2_5_0/lcout
Path End         : NCO1.U1.q_3_LC_2_5_1/in3
Capture Clock    : NCO1.U1.q_3_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          2295

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2295
+ Clock To Q                                                            796
+ Data Path Delay                                                       775
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          3866
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_0_LC_2_5_0/lcout  LogicCell40_SEQ_MODE_1010    796              3091   1571  FALL       2
I__73/I                     LocalMux                       0              3091   1571  FALL       1
I__73/O                     LocalMux                     455              3546   1571  FALL       1
I__75/I                     InMux                          0              3546   1571  FALL       1
I__75/O                     InMux                        320              3866   1571  FALL       1
NCO1.U1.q_3_LC_2_5_1/in3    LogicCell40_SEQ_MODE_1011      0              3866   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011      0              2295  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.clk_frac_LC_2_4_7/in0
Capture Clock    : NCO1.clk_frac_LC_2_4_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2419
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          2419

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                       775
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          3990
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              3215   1571  FALL       3
I__79/I                       LocalMux                       0              3215   1571  FALL       1
I__79/O                       LocalMux                     455              3670   1571  FALL       1
I__82/I                       InMux                          0              3670   1571  FALL       1
I__82/O                       InMux                        320              3990   1571  FALL       1
NCO1.clk_frac_LC_2_4_7/in0    LogicCell40_SEQ_MODE_1000      0              3990   1571  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_6_LC_3_3_6/lcout
Path End         : NCO1.stevec_7_LC_3_3_7/in3
Capture Clock    : NCO1.stevec_7_LC_3_3_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_6_LC_3_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_6_LC_3_3_6/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__97/I                          LocalMux                       0              4490   1571  FALL       1
I__97/O                          LocalMux                     455              4945   1571  FALL       1
I__99/I                          InMux                          0              4945   1571  FALL       1
I__99/O                          InMux                        320              5265   1571  FALL       1
NCO1.stevec_6_LC_3_3_6/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.stevec_6_LC_3_3_6/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       1
I__95/I                          InMux                          0              5627   2253  FALL       1
I__95/O                          InMux                        320              5947   2253  FALL       1
NCO1.stevec_7_LC_3_3_7/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_7_LC_3_3_7/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_5_LC_3_3_5/lcout
Path End         : NCO1.stevec_6_LC_3_3_6/in3
Capture Clock    : NCO1.stevec_6_LC_3_3_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_5_LC_3_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_5_LC_3_3_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__102/I                         LocalMux                       0              4490   1571  FALL       1
I__102/O                         LocalMux                     455              4945   1571  FALL       1
I__104/I                         InMux                          0              4945   1571  FALL       1
I__104/O                         InMux                        320              5265   1571  FALL       1
NCO1.stevec_5_LC_3_3_5/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.stevec_5_LC_3_3_5/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__96/I                          InMux                          0              5627   2253  FALL       1
I__96/O                          InMux                        320              5947   2253  FALL       1
NCO1.stevec_6_LC_3_3_6/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_6_LC_3_3_6/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_4_LC_3_3_4/lcout
Path End         : NCO1.stevec_5_LC_3_3_5/in3
Capture Clock    : NCO1.stevec_5_LC_3_3_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_4_LC_3_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_4_LC_3_3_4/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__107/I                         LocalMux                       0              4490   1571  FALL       1
I__107/O                         LocalMux                     455              4945   1571  FALL       1
I__109/I                         InMux                          0              4945   1571  FALL       1
I__109/O                         InMux                        320              5265   1571  FALL       1
NCO1.stevec_4_LC_3_3_4/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.stevec_4_LC_3_3_4/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__101/I                         InMux                          0              5627   2253  FALL       1
I__101/O                         InMux                        320              5947   2253  FALL       1
NCO1.stevec_5_LC_3_3_5/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_5_LC_3_3_5/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_3_LC_3_3_3/lcout
Path End         : NCO1.stevec_4_LC_3_3_4/in3
Capture Clock    : NCO1.stevec_4_LC_3_3_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_3_LC_3_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_3_LC_3_3_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__112/I                         LocalMux                       0              4490   1571  FALL       1
I__112/O                         LocalMux                     455              4945   1571  FALL       1
I__114/I                         InMux                          0              4945   1571  FALL       1
I__114/O                         InMux                        320              5265   1571  FALL       1
NCO1.stevec_3_LC_3_3_3/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.stevec_3_LC_3_3_3/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__106/I                         InMux                          0              5627   2253  FALL       1
I__106/O                         InMux                        320              5947   2253  FALL       1
NCO1.stevec_4_LC_3_3_4/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_4_LC_3_3_4/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_2_LC_3_3_2/lcout
Path End         : NCO1.stevec_3_LC_3_3_3/in3
Capture Clock    : NCO1.stevec_3_LC_3_3_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_2_LC_3_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_2_LC_3_3_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__117/I                         LocalMux                       0              4490   1571  FALL       1
I__117/O                         LocalMux                     455              4945   1571  FALL       1
I__119/I                         InMux                          0              4945   1571  FALL       1
I__119/O                         InMux                        320              5265   1571  FALL       1
NCO1.stevec_2_LC_3_3_2/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.stevec_2_LC_3_3_2/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__111/I                         InMux                          0              5627   2253  FALL       1
I__111/O                         InMux                        320              5947   2253  FALL       1
NCO1.stevec_3_LC_3_3_3/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_3_LC_3_3_3/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_1_LC_3_3_1/lcout
Path End         : NCO1.stevec_2_LC_3_3_2/in3
Capture Clock    : NCO1.stevec_2_LC_3_3_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_1_LC_3_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_1_LC_3_3_1/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__123/I                         LocalMux                       0              4490   1571  FALL       1
I__123/O                         LocalMux                     455              4945   1571  FALL       1
I__125/I                         InMux                          0              4945   1571  FALL       1
I__125/O                         InMux                        320              5265   1571  FALL       1
NCO1.stevec_1_LC_3_3_1/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.stevec_1_LC_3_3_1/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__116/I                         InMux                          0              5627   2253  FALL       1
I__116/O                         InMux                        320              5947   2253  FALL       1
NCO1.stevec_2_LC_3_3_2/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_2_LC_3_3_2/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.stevec_0_LC_3_3_0/lcout
Path End         : NCO1.stevec_1_LC_3_3_1/in3
Capture Clock    : NCO1.stevec_1_LC_3_3_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (TOP|clk:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3694
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3694

Launch Clock Arrival Time (TOP|clk:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3694
+ Clock To Q                               796
+ Data Path Delay                         1457
---------------------------------------   ---- 
End-of-path arrival time (ps)             5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_0_LC_3_3_0/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.stevec_0_LC_3_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__38/I                          LocalMux                       0              4490   1571  FALL       1
I__38/O                          LocalMux                     455              4945   1571  FALL       1
I__40/I                          InMux                          0              4945   1571  FALL       1
I__40/O                          InMux                        320              5265   1571  FALL       1
NCO1.stevec_0_LC_3_3_0/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
NCO1.stevec_0_LC_3_3_0/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__122/I                         InMux                          0              5627   2253  FALL       1
I__122/O                         InMux                        320              5947   2253  FALL       1
NCO1.stevec_1_LC_3_3_1/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               TOP                            0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__88/I                                           gio2CtrlBuf                    0              3012  RISE       1
I__88/O                                           gio2CtrlBuf                    0              3012  RISE       1
I__89/I                                           GlobalMux                      0              3012  RISE       1
I__89/O                                           GlobalMux                    227              3239  RISE       1
I__90/I                                           ClkMux                         0              3239  RISE       1
I__90/O                                           ClkMux                       455              3694  RISE       1
NCO1.stevec_1_LC_3_3_1/clk                        LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.U1.q_1_LC_2_5_3/ce
Capture Clock    : NCO1.U1.q_1_LC_2_5_3/clk
Hold Constraint  : 0p
Path slack       : 3390p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          2295

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                      2470
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          5685
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout          LogicCell40_SEQ_MODE_1000    796              3215   1571  FALL       3
I__79/I                               LocalMux                       0              3215   1571  FALL       1
I__79/O                               LocalMux                     455              3670   1571  FALL       1
I__81/I                               InMux                          0              3670   3391  FALL       1
I__81/O                               InMux                        320              3990   3391  FALL       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/in3    LogicCell40_SEQ_MODE_0000      0              3990   3391  FALL       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    424              4414   3391  FALL       4
I__45/I                               LocalMux                       0              4414   3391  FALL       1
I__45/O                               LocalMux                     455              4869   3391  FALL       1
I__46/I                               CEMux                          0              4869   3391  FALL       1
I__46/O                               CEMux                        817              5685   3391  FALL       1
NCO1.U1.q_1_LC_2_5_3/ce               LogicCell40_SEQ_MODE_1010      0              5685   3391  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.U1.q_2_LC_2_5_2/ce
Capture Clock    : NCO1.U1.q_2_LC_2_5_2/clk
Hold Constraint  : 0p
Path slack       : 3390p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          2295

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                      2470
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          5685
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout          LogicCell40_SEQ_MODE_1000    796              3215   1571  FALL       3
I__79/I                               LocalMux                       0              3215   1571  FALL       1
I__79/O                               LocalMux                     455              3670   1571  FALL       1
I__81/I                               InMux                          0              3670   3391  FALL       1
I__81/O                               InMux                        320              3990   3391  FALL       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/in3    LogicCell40_SEQ_MODE_0000      0              3990   3391  FALL       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    424              4414   3391  FALL       4
I__45/I                               LocalMux                       0              4414   3391  FALL       1
I__45/O                               LocalMux                     455              4869   3391  FALL       1
I__46/I                               CEMux                          0              4869   3391  FALL       1
I__46/O                               CEMux                        817              5685   3391  FALL       1
NCO1.U1.q_2_LC_2_5_2/ce               LogicCell40_SEQ_MODE_1010      0              5685   3391  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.U1.q_3_LC_2_5_1/ce
Capture Clock    : NCO1.U1.q_3_LC_2_5_1/clk
Hold Constraint  : 0p
Path slack       : 3390p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          2295

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                      2470
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          5685
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout          LogicCell40_SEQ_MODE_1000    796              3215   1571  FALL       3
I__79/I                               LocalMux                       0              3215   1571  FALL       1
I__79/O                               LocalMux                     455              3670   1571  FALL       1
I__81/I                               InMux                          0              3670   3391  FALL       1
I__81/O                               InMux                        320              3990   3391  FALL       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/in3    LogicCell40_SEQ_MODE_0000      0              3990   3391  FALL       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    424              4414   3391  FALL       4
I__45/I                               LocalMux                       0              4414   3391  FALL       1
I__45/O                               LocalMux                     455              4869   3391  FALL       1
I__46/I                               CEMux                          0              4869   3391  FALL       1
I__46/O                               CEMux                        817              5685   3391  FALL       1
NCO1.U1.q_3_LC_2_5_1/ce               LogicCell40_SEQ_MODE_1011      0              5685   3391  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011      0              2295  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : NCO1.U1.q_0_LC_2_5_0/ce
Capture Clock    : NCO1.U1.q_0_LC_2_5_0/clk
Hold Constraint  : 0p
Path slack       : 3390p

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Capture Clock Source Latency                                             0
+ Capture Clock Path Delay                                              2295
- Setup Time                                                               0
---------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                          2295

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)      0
+ Launch Clock Source Latency                                             0
+ Launch Clock Path Delay                                              2419
+ Clock To Q                                                            796
+ Data Path Delay                                                      2470
--------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                          5685
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout          LogicCell40_SEQ_MODE_1000    796              3215   1571  FALL       3
I__79/I                               LocalMux                       0              3215   1571  FALL       1
I__79/O                               LocalMux                     455              3670   1571  FALL       1
I__81/I                               InMux                          0              3670   3391  FALL       1
I__81/O                               InMux                        320              3990   3391  FALL       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/in3    LogicCell40_SEQ_MODE_0000      0              3990   3391  FALL       1
NCO1.clk_frac_RNIKIG8_LC_2_4_2/lcout  LogicCell40_SEQ_MODE_0000    424              4414   3391  FALL       4
I__45/I                               LocalMux                       0              4414   3391  FALL       1
I__45/O                               LocalMux                     455              4869   3391  FALL       1
I__46/I                               CEMux                          0              4869   3391  FALL       1
I__46/O                               CEMux                        817              5685   3391  FALL       1
NCO1.U1.q_0_LC_2_5_0/ce               LogicCell40_SEQ_MODE_1010      0              5685   3391  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON2
Path End         : NCO1.U1.q_1_LC_2_5_3/sr
Capture Clock    : NCO1.U1.q_1_LC_2_5_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)    -INF
+ Capture Clock Source Latency                                              0
+ Capture Clock Path Delay                                               2295
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3921
---------------------------------------   ---- 
End-of-path arrival time (ps)             3921
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON2                              TOP                            0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
BUTTON2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__35/I                              LocalMux                       0              1192   +INF  FALL       1
I__35/O                              LocalMux                     455              1647   +INF  FALL       1
I__36/I                              InMux                          0              1647   +INF  FALL       1
I__36/O                              InMux                        320              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       4
I__42/I                              Odrv4                          0              2391   +INF  FALL       1
I__42/O                              Odrv4                        548              2939   +INF  FALL       1
I__43/I                              LocalMux                       0              2939   +INF  FALL       1
I__43/O                              LocalMux                     455              3394   +INF  FALL       1
I__44/I                              SRMux                          0              3394   +INF  FALL       1
I__44/O                              SRMux                        527              3921   +INF  FALL       1
NCO1.U1.q_1_LC_2_5_3/sr              LogicCell40_SEQ_MODE_1010      0              3921   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON2
Path End         : NCO1.U1.q_2_LC_2_5_2/sr
Capture Clock    : NCO1.U1.q_2_LC_2_5_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)    -INF
+ Capture Clock Source Latency                                              0
+ Capture Clock Path Delay                                               2295
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3871
---------------------------------------   ---- 
End-of-path arrival time (ps)             3871
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON2                              TOP                            0                 0   +INF  FALL       1
BUTTON2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  FALL       1
BUTTON2_ibuf_iopad/DOUT              IO_PAD                       460               460   +INF  FALL       1
BUTTON2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
BUTTON2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__35/I                              LocalMux                       0              1142   +INF  FALL       1
I__35/O                              LocalMux                     455              1597   +INF  FALL       1
I__36/I                              InMux                          0              1597   +INF  FALL       1
I__36/O                              InMux                        320              1918   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL       4
I__42/I                              Odrv4                          0              2341   +INF  FALL       1
I__42/O                              Odrv4                        548              2889   +INF  FALL       1
I__43/I                              LocalMux                       0              2889   +INF  FALL       1
I__43/O                              LocalMux                     455              3344   +INF  FALL       1
I__44/I                              SRMux                          0              3344   +INF  FALL       1
I__44/O                              SRMux                        527              3871   +INF  FALL       1
NCO1.U1.q_2_LC_2_5_2/sr              LogicCell40_SEQ_MODE_1010      0              3871   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_1_LC_2_5_3/lcout
Path End         : LED[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)       0
+ Launch Clock Source Latency                                              0
+ Launch Clock Path Delay                                               2295
+ Clock To Q                                                             796
+ Data Path Delay                                                       7866
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          10957
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_1_LC_2_5_3/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_1_LC_2_5_3/lcout       LogicCell40_SEQ_MODE_1010    796              3091   +INF  RISE       2
I__57/I                          Odrv12                         0              3091   +INF  RISE       1
I__57/O                          Odrv12                       724              3814   +INF  RISE       1
I__59/I                          Sp12to4                        0              3814   +INF  RISE       1
I__59/O                          Sp12to4                      631              4445   +INF  RISE       1
I__60/I                          Span4Mux_s1_h                  0              4445   +INF  RISE       1
I__60/O                          Span4Mux_s1_h                258              4703   +INF  RISE       1
I__61/I                          LocalMux                       0              4703   +INF  RISE       1
I__61/O                          LocalMux                     486              5189   +INF  RISE       1
I__62/I                          IoInMux                        0              5189   +INF  RISE       1
I__62/O                          IoInMux                      382              5572   +INF  RISE       1
LED_obuf_1_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5572   +INF  RISE       1
LED_obuf_1_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8869   +INF  FALL       1
LED_obuf_1_iopad/DIN             IO_PAD                         0              8869   +INF  FALL       1
LED_obuf_1_iopad/PACKAGEPIN:out  IO_PAD                      2088             10957   +INF  FALL       1
LED[1]                           TOP                            0             10957   +INF  FALL       1


++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_2_LC_2_5_2/lcout
Path End         : LED[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)       0
+ Launch Clock Source Latency                                              0
+ Launch Clock Path Delay                                               2295
+ Clock To Q                                                             796
+ Data Path Delay                                                       6977
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          10068
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_2_LC_2_5_2/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_2_LC_2_5_2/lcout       LogicCell40_SEQ_MODE_1010    796              3091   +INF  RISE       2
I__64/I                          Odrv12                         0              3091   +INF  RISE       1
I__64/O                          Odrv12                       724              3814   +INF  RISE       1
I__66/I                          LocalMux                       0              3814   +INF  RISE       1
I__66/O                          LocalMux                     486              4300   +INF  RISE       1
I__67/I                          IoInMux                        0              4300   +INF  RISE       1
I__67/O                          IoInMux                      382              4683   +INF  RISE       1
LED_obuf_2_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4683   +INF  RISE       1
LED_obuf_2_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              7980   +INF  FALL       1
LED_obuf_2_iopad/DIN             IO_PAD                         0              7980   +INF  FALL       1
LED_obuf_2_iopad/PACKAGEPIN:out  IO_PAD                      2088             10068   +INF  FALL       1
LED[2]                           TOP                            0             10068   +INF  FALL       1


++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON2
Path End         : NCO1.U1.q_3_LC_2_5_1/sr
Capture Clock    : NCO1.U1.q_3_LC_2_5_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)    -INF
+ Capture Clock Source Latency                                              0
+ Capture Clock Path Delay                                               2295
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3921
---------------------------------------   ---- 
End-of-path arrival time (ps)             3921
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON2                              TOP                            0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
BUTTON2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__35/I                              LocalMux                       0              1192   +INF  FALL       1
I__35/O                              LocalMux                     455              1647   +INF  FALL       1
I__36/I                              InMux                          0              1647   +INF  FALL       1
I__36/O                              InMux                        320              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       4
I__42/I                              Odrv4                          0              2391   +INF  FALL       1
I__42/O                              Odrv4                        548              2939   +INF  FALL       1
I__43/I                              LocalMux                       0              2939   +INF  FALL       1
I__43/O                              LocalMux                     455              3394   +INF  FALL       1
I__44/I                              SRMux                          0              3394   +INF  FALL       1
I__44/O                              SRMux                        527              3921   +INF  FALL       1
NCO1.U1.q_3_LC_2_5_1/sr              LogicCell40_SEQ_MODE_1011      0              3921   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011      0              2295  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_3_LC_2_5_1/lcout
Path End         : LED[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)       0
+ Launch Clock Source Latency                                              0
+ Launch Clock Path Delay                                               2295
+ Clock To Q                                                             796
+ Data Path Delay                                                       6977
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          10068
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_3_LC_2_5_1/clk                                  LogicCell40_SEQ_MODE_1011      0              2295  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_3_LC_2_5_1/lcout       LogicCell40_SEQ_MODE_1011    796              3091   +INF  RISE       2
I__69/I                          Odrv12                         0              3091   +INF  RISE       1
I__69/O                          Odrv12                       724              3814   +INF  RISE       1
I__71/I                          LocalMux                       0              3814   +INF  RISE       1
I__71/O                          LocalMux                     486              4300   +INF  RISE       1
I__72/I                          IoInMux                        0              4300   +INF  RISE       1
I__72/O                          IoInMux                      382              4683   +INF  RISE       1
LED_obuf_3_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4683   +INF  RISE       1
LED_obuf_3_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              7980   +INF  FALL       1
LED_obuf_3_iopad/DIN             IO_PAD                         0              7980   +INF  FALL       1
LED_obuf_3_iopad/PACKAGEPIN:out  IO_PAD                      2088             10068   +INF  FALL       1
LED[3]                           TOP                            0             10068   +INF  FALL       1


++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON2
Path End         : NCO1.U1.q_0_LC_2_5_0/sr
Capture Clock    : NCO1.U1.q_0_LC_2_5_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)    -INF
+ Capture Clock Source Latency                                              0
+ Capture Clock Path Delay                                               2295
- Setup Time                                                                0
---------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                           -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3921
---------------------------------------   ---- 
End-of-path arrival time (ps)             3921
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON2                              TOP                            0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/PACKAGEPIN:in     IO_PAD                         0                 0   +INF  RISE       1
BUTTON2_ibuf_iopad/DOUT              IO_PAD                       510               510   +INF  RISE       1
BUTTON2_ibuf_preio/PADIN             PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON2_ibuf_preio/DIN0              PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__35/I                              LocalMux                       0              1192   +INF  FALL       1
I__35/O                              LocalMux                     455              1647   +INF  FALL       1
I__36/I                              InMux                          0              1647   +INF  FALL       1
I__36/O                              InMux                        320              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
BUTTON2_ibuf_RNIJ3TC_LC_1_5_0/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL       4
I__42/I                              Odrv4                          0              2391   +INF  FALL       1
I__42/O                              Odrv4                        548              2939   +INF  FALL       1
I__43/I                              LocalMux                       0              2939   +INF  FALL       1
I__43/O                              LocalMux                     455              3394   +INF  FALL       1
I__44/I                              SRMux                          0              3394   +INF  FALL       1
I__44/O                              SRMux                        527              3921   +INF  FALL       1
NCO1.U1.q_0_LC_2_5_0/sr              LogicCell40_SEQ_MODE_1010      0              3921   +INF  FALL       1

Capture Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.U1.q_0_LC_2_5_0/lcout
Path End         : LED[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)       0
+ Launch Clock Source Latency                                              0
+ Launch Clock Path Delay                                               2295
+ Clock To Q                                                             796
+ Data Path Delay                                                       7029
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          10120
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__48/I                                                   Odrv12                         0                 0  RISE       1
I__48/O                                                   Odrv12                       724               724  RISE       1
I__50/I                                                   Sp12to4                        0               724  RISE       1
I__50/O                                                   Sp12to4                      631              1354  RISE       1
I__52/I                                                   LocalMux                       0              1354  RISE       1
I__52/O                                                   LocalMux                     486              1840  RISE       1
I__54/I                                                   ClkMux                         0              1840  RISE       1
I__54/O                                                   ClkMux                       455              2295  RISE       1
NCO1.U1.q_0_LC_2_5_0/clk                                  LogicCell40_SEQ_MODE_1010      0              2295  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.U1.q_0_LC_2_5_0/lcout       LogicCell40_SEQ_MODE_1010    796              3091   +INF  RISE       2
I__74/I                          Odrv4                          0              3091   +INF  RISE       1
I__74/O                          Odrv4                        517              3608   +INF  RISE       1
I__76/I                          Span4Mux_s1_h                  0              3608   +INF  RISE       1
I__76/O                          Span4Mux_s1_h                258              3866   +INF  RISE       1
I__77/I                          LocalMux                       0              3866   +INF  RISE       1
I__77/O                          LocalMux                     486              4352   +INF  RISE       1
I__78/I                          IoInMux                        0              4352   +INF  RISE       1
I__78/O                          IoInMux                      382              4734   +INF  RISE       1
LED_obuf_0_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4734   +INF  RISE       1
LED_obuf_0_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8032   +INF  FALL       1
LED_obuf_0_iopad/DIN             IO_PAD                         0              8032   +INF  FALL       1
LED_obuf_0_iopad/PACKAGEPIN:out  IO_PAD                      2088             10120   +INF  FALL       1
LED[0]                           TOP                            0             10120   +INF  FALL       1


++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NCO1.clk_frac_LC_2_4_7/lcout
Path End         : BNC
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (nco|un13_clk_internal_inferred_clock:R#1)       0
+ Launch Clock Source Latency                                              0
+ Launch Clock Path Delay                                               2419
+ Clock To Q                                                             796
+ Data Path Delay                                                       6977
--------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                          10192
 
Launch Clock Path
pin name                                                  model name                 delay  cumulative delay  edge  Fanout
--------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
NCO1.un13_clk_internal_inferred_clock_RNO_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000      0                 0  RISE       5
I__47/I                                                   Odrv4                          0                 0  RISE       1
I__47/O                                                   Odrv4                        517               517  RISE       1
I__49/I                                                   Span4Mux_h                     0               517  RISE       1
I__49/O                                                   Span4Mux_h                   444               961  RISE       1
I__51/I                                                   Span4Mux_v                     0               961  RISE       1
I__51/O                                                   Span4Mux_v                   517              1478  RISE       1
I__53/I                                                   LocalMux                       0              1478  RISE       1
I__53/O                                                   LocalMux                     486              1964  RISE       1
I__55/I                                                   ClkMux                         0              1964  RISE       1
I__55/O                                                   ClkMux                       455              2419  RISE       1
NCO1.clk_frac_LC_2_4_7/clk                                LogicCell40_SEQ_MODE_1000      0              2419  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
NCO1.clk_frac_LC_2_4_7/lcout   LogicCell40_SEQ_MODE_1000    796              3215   +INF  RISE       3
I__80/I                        Odrv12                         0              3215   +INF  RISE       1
I__80/O                        Odrv12                       724              3938   +INF  RISE       1
I__83/I                        LocalMux                       0              3938   +INF  RISE       1
I__83/O                        LocalMux                     486              4424   +INF  RISE       1
I__84/I                        IoInMux                        0              4424   +INF  RISE       1
I__84/O                        IoInMux                      382              4807   +INF  RISE       1
BNC_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4807   +INF  RISE       1
BNC_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8104   +INF  FALL       1
BNC_obuf_iopad/DIN             IO_PAD                         0              8104   +INF  FALL       1
BNC_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             10192   +INF  FALL       1
BNC                            TOP                            0             10192   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

