
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003620                       # Number of seconds simulated
sim_ticks                                  3619566255                       # Number of ticks simulated
final_tick                               533229085191                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78850                       # Simulator instruction rate (inst/s)
host_op_rate                                   100106                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 282577                       # Simulator tick rate (ticks/s)
host_mem_usage                               16876252                       # Number of bytes of host memory used
host_seconds                                 12809.13                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1282276646                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       401536                       # Number of bytes read from this memory
system.physmem.bytes_read::total               407040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        77056                       # Number of bytes written to this memory
system.physmem.bytes_written::total             77056                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         3137                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3180                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             602                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  602                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1520624                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data    110934839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               112455463                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1520624                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1520624                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21288739                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21288739                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21288739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1520624                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data    110934839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              133744202                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8680016                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3088032                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2535690                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       207445                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1304066                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1196476                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           300620                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         8939                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3328745                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               16819672                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3088032                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1497096                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3597955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1042157                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         749341                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1637505                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         91929                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8507456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.424457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.317735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4909501     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           353760      4.16%     61.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           334196      3.93%     65.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           317480      3.73%     69.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           258927      3.04%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           188246      2.21%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           138753      1.63%     76.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           210832      2.48%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1795761     21.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8507456                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.355763                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.937747                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3485038                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        716023                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3437601                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         41333                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         827454                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       496318                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3964                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       19977759                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         10864                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         827454                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3667334                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          354186                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        79669                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3289738                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        289069                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19382711                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            89                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         154164                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         83970                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     26870712                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      90298717                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     90298717                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      16788545                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10082127                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3637                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1936                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            708888                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1902839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1021258                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        23507                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       441814                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18059749                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         3562                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14625172                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        22540                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5723392                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     17471572                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          243                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8507456                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.719101                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.839244                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3019149     35.49%     35.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1706439     20.06%     55.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1368908     16.09%     71.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       821358      9.65%     81.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       829337      9.75%     91.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       380256      4.47%     95.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       245257      2.88%     98.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        67343      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        69409      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8507456                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63612     58.11%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     58.11% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          21134     19.31%     77.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         24727     22.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12017225     82.17%     82.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       200304      1.37%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1555568     10.64%     94.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       850484      5.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14625172                       # Type of FU issued
system.switch_cpus.iq.rate                   1.684925                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              109473                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007485                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     37889812                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     23786966                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14250685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       14734645                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        46459                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       667637                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          410                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          267                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       237553                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           74                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         827454                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          264334                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         14399                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18063313                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        81501                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1902839                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1021258                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1917                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9687                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          1523                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          267                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       123434                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       115165                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       238599                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14382658                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1475221                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       242513                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     2                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2312078                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2020487                       # Number of branches executed
system.switch_cpus.iew.exec_stores             836857                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.656985                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14261755                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14250685                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9202564                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          24875784                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.641781                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.369941                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      5824294                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       206617                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7680002                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.593757                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.113103                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      3090910     40.25%     40.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2046870     26.65%     66.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       850437     11.07%     77.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       431647      5.62%     83.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       449492      5.85%     89.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       228113      2.97%     92.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       155805      2.03%     94.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        89818      1.17%     95.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       336910      4.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7680002                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12240054                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2018907                       # Number of memory references committed
system.switch_cpus.commit.loads               1235202                       # Number of loads committed
system.switch_cpus.commit.membars                1642                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1758291                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11009303                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        336910                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25407115                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            36956702                       # The number of ROB writes
system.switch_cpus.timesIdled                    4732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  172560                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.868002                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.868002                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.152072                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.152072                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         65027842                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19490043                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        18767325                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3304                       # number of misc regfile writes
system.l2.replacements                           3180                       # number of replacements
system.l2.tagsinuse                       2046.330368                       # Cycle average of tags in use
system.l2.total_refs                           336932                       # Total number of references to valid blocks.
system.l2.sampled_refs                           5224                       # Sample count of references to valid blocks.
system.l2.avg_refs                          64.496937                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             6.338551                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      19.382316                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    1117.756647                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             902.852854                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003095                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.009464                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.545780                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.440846                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999185                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7575                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7576                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1258                       # number of Writeback hits
system.l2.Writeback_hits::total                  1258                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          100                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   100                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          7675                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7676                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         7675                       # number of overall hits
system.l2.overall_hits::total                    7676                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         3137                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3180                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3137                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3180                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3137                       # number of overall misses
system.l2.overall_misses::total                  3180                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2671945                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    180005529                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       182677474                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2671945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    180005529                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        182677474                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2671945                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    180005529                       # number of overall miss cycles
system.l2.overall_miss_latency::total       182677474                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        10712                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10756                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1258                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1258                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        10812                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10856                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        10812                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10856                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.292849                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.295649                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.290141                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.292926                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.290141                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.292926                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 62138.255814                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 57381.424609                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57445.746541                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 62138.255814                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 57381.424609                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57445.746541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 62138.255814                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 57381.424609                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57445.746541                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  602                       # number of writebacks
system.l2.writebacks::total                       602                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         3137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3180                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3180                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3180                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      2418234                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    161622760                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    164040994                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      2418234                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    161622760                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    164040994                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      2418234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    161622760                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    164040994                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.292849                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.295649                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.290141                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.292926                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.290141                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.292926                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        56238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51521.440867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51585.218239                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        56238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 51521.440867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51585.218239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        56238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 51521.440867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51585.218239                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      2                       # number of replacements
system.cpu.icache.tagsinuse                580.429293                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001647126                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    585                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1712217.309402                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    41.369255                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst     539.060038                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.066297                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.863878                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.930175                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1637449                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1637449                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1637449                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1637449                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1637449                       # number of overall hits
system.cpu.icache.overall_hits::total         1637449                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            56                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             56                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total            56                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3808492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3808492                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3808492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3808492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3808492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3808492                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1637505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1637505                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1637505                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1637505                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1637505                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1637505                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 68008.785714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68008.785714                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 68008.785714                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68008.785714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 68008.785714                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68008.785714                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           44                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      3010811                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3010811                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      3010811                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3010811                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      3010811                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3010811                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 68427.522727                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68427.522727                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 68427.522727                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68427.522727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 68427.522727                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68427.522727                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  10812                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                174240596                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  11068                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               15742.735454                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.733110                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.266890                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.905207                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.094793                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1138279                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1138279                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       779917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         779917                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1808                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1808                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1652                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1918196                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1918196                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1918196                       # number of overall hits
system.cpu.dcache.overall_hits::total         1918196                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        36945                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         36945                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          333                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        37278                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          37278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        37278                       # number of overall misses
system.cpu.dcache.overall_misses::total         37278                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1294530554                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1294530554                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data      9637615                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9637615                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1304168169                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1304168169                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1304168169                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1304168169                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1175224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1175224                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1955474                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1955474                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1955474                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1955474                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.031437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031437                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000427                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000427                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.019063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.019063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019063                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 35039.397862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35039.397862                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 28941.786787                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28941.786787                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 34984.928617                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34984.928617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 34984.928617                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34984.928617                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1258                       # number of writebacks
system.cpu.dcache.writebacks::total              1258                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        26233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        26233                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          233                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          233                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        26466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        26466                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        26466                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        26466                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        10712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10712                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          100                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        10812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        10812                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10812                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    252288461                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    252288461                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      1991740                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1991740                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    254280201                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    254280201                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    254280201                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    254280201                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009115                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009115                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.005529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.005529                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005529                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 23551.947442                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23551.947442                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 19917.400000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19917.400000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 23518.331576                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23518.331576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 23518.331576                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23518.331576                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
