Time resolution is 1 ps
$finish called at time : 220 ns : File "D:/Verilog Labs/Lab 5/Vending Machine FSM/Vending Machine FSM.srcs/sources_1/new/FSM_tb.v" Line 51
