|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 2.0.00.17.20.15                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|




Project_Summary
~~~~~~~~~~~~~~~

Project Name :          saturn
Project Path :          Z:\Saturn\HW\CPLD
Project Fitted on :     Fri Mar 02 06:32:47 2018

Device :                M4A5-64/32
Package :               44PLCC
Speed :                 -10
Partnumber :            M4A5-64/32-10JC
Source Format :         ABEL_Schematic


// Project 'saturn' was Fitted Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Reading/DRC                                   0 sec
Partition                                     0 sec
Place                                         0 sec
Route                                         0 sec
Jedec/Report generation                       0 sec
                                         --------
Fitter                                   00:00:00


Design_Summary
~~~~~~~~~~~~~~
  Total Input Pins :                 13
  Total Output Pins :                15
  Total Bidir I/O Pins :              4
  Total Flip-Flops :                 10
  Total Product Terms :              59
  Total Reserved Pins :               0
  Total Reserved Blocks :             0


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                ..       ..     ..    -->    ..
  Clock/Input Pins                2        2      0    -->   100%
I/O Pins                         32       30      2    -->    93%
Logic Macrocells                 64       31     33    -->    48%
  Input Registers                32        0     32    -->     0%
  Unusable Macrocells            ..        0     ..

CSM Outputs/Total Block Inputs  132       91     41    -->    68%
Logical Product Terms           320       59    261    -->    18%
Product Term Clusters            64       24     40    -->    37%


Blocks_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                                                  # of PT  
                   I/O    Inp    Macrocells   Macrocells   logic  clusters 
          Fanin    Pins   Reg   Used Unusable  available    PTs   available  Pwr
---------------------------------------------------------------------------------
Maximum     33      8      8     --     --         16       80       16       -
---------------------------------------------------------------------------------
Block  A    23      8      0      8      0          8       16       11       Hi 
Block  B    23      8      0      8      0          8       15       10       Hi 
Block  C    23      8      0      7      0          9       15       10       Hi 
Block  D    22      6      0      8      0          8       13       13       Hi 
---------------------------------------------------------------------------------

<Note> Four rightmost columns above reflect last status of the placement process.
<Note> Pwr (Power) : Hi = High
                     Lo = Low.


Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No (1)
Block Reservation :                    No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes

@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Yes
  D/T Synthesis :                      Yes
  Clock Optimization :                 No
  Input Register Optimization :        Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          16
  Max. Equation Fanin :                32
  Keep Xor :                           Yes

@Utilization_options
  Max. % of macrocells used :          100
  Max. % of block inputs used :        100
  Max. % of segment lines used :       ---
  Max. % of macrocells used :          ---


@Import_Source_Constraint_Option       No

@Zero_Hold_Time                        No

@Pull_up                               No

@User_Signature                        #H0

@Output_Slew_Rate                      Default = Fast(2)

@Power                                 Default = High(2)


Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output, 
           Bidir and Burried Signal Lists.




Pinout_Listing
~~~~~~~~~~~~~~
      | Pin  |Blk |Assigned|
Pin No| Type |Pad |Pin     | Signal name
---------------------------------------------------------------
    1 |  GND |    |        |
    2 |  I_O | A7 |        |RAM0
3     |  I_O | A6 |        |A17
4     |  I_O | A5 |        |D2
5     |  I_O | A4 |        |VDA
6     |  I_O | A3 |        |A18
7     |  I_O | A2 |        |RWB
8     |  I_O | A1 |        |DUART
9     |  I_O | A0 |        |A8
10    | JTAG |    |        |
11    | CkIn |    |   *    |PHI
12    |  GND |    |        |
13    | JTAG |    |        |
14    |  I_O | B0 |        |A9
15    |  I_O | B1 |        |IO1
16    |  I_O | B2 |        |A10
17    |  I_O | B3 |        |A16
18    |  I_O | B4 |        |A11
19    |  I_O | B5 |        |RD
20    |  I_O | B6 |        |A12
21    |  I_O | B7 |        |IO3
22    |  Vcc |    |        |
23    |  GND |    |        |
24    |  I_O | C7 |        |WD
25    |  I_O | C6 |        |RAM1
26    |  I_O | C5 |        |D3
27    |  I_O | C4 |        |A13
28    |  I_O | C3 |        |IO0
29    |  I_O | C2 |        |A14
30    |  I_O | C1 |        |IO2
31    |  I_O | C0 |        |A15
32    | JTAG |    |        |
33    | CkIn |    |        |VPA
34    |  GND |    |        |
35    | JTAG |    |        |
36    |  I_O | D0 |        |RESB
37    |  I_O | D1 |        |RTC
38    |  I_O | D2 |        |
39    |  I_O | D3 |        |ROM
40    |  I_O | D4 |        |
41    |  I_O | D5 |        |D0
42    |  I_O | D6 |        |STP
43    |  I_O | D7 |        |D1
44    |  Vcc |    |        |

---------------------------------------------------------------------------

<Note> Blk Pad : This notation refers to the Block I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
           CkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Input 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 16  B   .  I/O          ABCD    Hi Fast      A10   
 18  B   .  I/O          ABCD    Hi Fast      A11   
 20  B   .  I/O          ABCD    Hi Fast      A12   
 27  C   .  I/O          ABCD    Hi Fast      A13   
 29  C   .  I/O          ABCD    Hi Fast      A14   
 31  C   .  I/O          ABCD    Hi Fast      A15   
  9  A   .  I/O          ABCD    Hi Fast      A8   
 14  B   .  I/O          ABCD    Hi Fast      A9   
 36  D   .  I/O          AB--    Hi Fast      RESB   
  7  A   .  I/O          ABCD    Hi Fast      RWB   
  5  A   .  I/O          ABCD    Hi Fast      VDA   
 11  .   . Ck/I          ---D    -  Fast      PHI   
 33  .   . Ck/I          ABCD    -  Fast      VPA   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Output_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Output 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 17  B   2  COM          ----    Hi Fast      A16   
  3  A   2  COM          ----    Hi Fast      A17   
  6  A   2  COM          ----    Hi Fast      A18   
  8  A   2  COM          ----    Hi Fast      DUART   
 28  C   2  COM          ----    Hi Fast      IO0   
 15  B   2  COM          ----    Hi Fast      IO1   
 30  C   2  COM          ----    Hi Fast      IO2   
 21  B   2  COM          ----    Hi Fast      IO3   
  2  A   6  COM          ----    Hi Fast      RAM0   
 25  C   2  COM          ----    Hi Fast      RAM1   
 19  B   3  COM          ----    Hi Fast      RD   
 39  D   2  COM          ----    Hi Fast      ROM   
 37  D   2  COM          ----    Hi Fast      RTC   
 42  D   1  DFF  * *     ----    Hi Fast      STP   
 24  C   4  COM          ----    Hi Fast      WD   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Bidir 
Pin Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 41  D   1  COM          A-C-    Hi Fast      D0   
 43  D   1  COM          A-C-    Hi Fast      D1   
  4  A   1  COM          AB--    Hi Fast      D2   
 26  C   1  COM          -B--    Hi Fast      D3   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
                 P R
            Pin  r e O   Node 
#Mc Blk PTs Type e s E   Fanout Pwr Slew      Signal 
----------------------------------------------------------------------
 D1  D   1  DFF  * *     -BCD    Hi  -        RN_STP   --> STP
 C9  C   2  LAT  * *     ABCD    Hi Fast      blatch0   
 C5  C   2  LAT  * *     ABCD    Hi Fast      blatch1   
 B5  B   2  LAT  * *     ABCD    Hi Fast      blatch2   
 B1  B   2  LAT  * *     ABCD    Hi Fast      blatch3   
 A13  A   1  LAT  * *     A--D    Hi Fast      hmucfg0   
 A9  A   1  LAT  * *     A--D    Hi Fast      hmucfg1   
 A5  A   1  LAT  * *     ABCD    Hi Fast      hmucfg2   
 B13  B   1  LAT  * *     --C-    Hi Fast      hmucfg3   
 D5  D   1  COM          -BC-    Hi Fast      vab   
 B9  B   1  COM          -BC-    Hi Fast      wsext   
 D13  D   1  DFF  * *     ---D    Hi Fast      wsff0   
 D9  D   4  COM          ---D    Hi Fast      wsflag   
----------------------------------------------------------------------

<Note> Power : Hi = High
               MH = Medium High
               ML = Medium Low
               Lo = Low




Signals_Fanout_List
~~~~~~~~~~~~~~~~~~~
Signal Source  :    Fanout List
-----------------------------------------------------------------------------
        A15{ D}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}           RAM0{ A}            ROM{ D}
               :             WD{ C}          DUART{ A}            RTC{ D}
               :            IO0{ C}            IO1{ B}            IO2{ C}
               :            IO3{ B}         wsflag{ D}        hmucfg0{ A}
               :        hmucfg1{ A}        hmucfg2{ A}        hmucfg3{ B}
        A14{ D}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}           RAM0{ A}            ROM{ D}
               :             WD{ C}          DUART{ A}            RTC{ D}
               :            IO0{ C}            IO1{ B}            IO2{ C}
               :            IO3{ B}         wsflag{ D}        hmucfg0{ A}
               :        hmucfg1{ A}        hmucfg2{ A}        hmucfg3{ B}
        A13{ D}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}           RAM0{ A}            ROM{ D}
               :             WD{ C}          DUART{ A}            RTC{ D}
               :            IO0{ C}            IO1{ B}            IO2{ C}
               :            IO3{ B}         wsflag{ D}        hmucfg0{ A}
               :        hmucfg1{ A}        hmucfg2{ A}        hmucfg3{ B}
        A12{ C}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}           RAM0{ A}            ROM{ D}
               :          DUART{ A}            RTC{ D}            IO0{ C}
               :            IO1{ B}            IO2{ C}            IO3{ B}
               :         wsflag{ D}        hmucfg0{ A}        hmucfg1{ A}
               :        hmucfg2{ A}        hmucfg3{ B}
        A11{ C}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}           RAM0{ A}          DUART{ A}
               :            RTC{ D}            IO0{ C}            IO1{ B}
               :            IO2{ C}            IO3{ B}         wsflag{ D}
               :        hmucfg0{ A}        hmucfg1{ A}        hmucfg2{ A}
               :        hmucfg3{ B}
        A10{ C}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}           RAM0{ A}          DUART{ A}
               :            RTC{ D}            IO0{ C}            IO1{ B}
               :            IO2{ C}            IO3{ B}         wsflag{ D}
               :        hmucfg0{ A}        hmucfg1{ A}        hmucfg2{ A}
               :        hmucfg3{ B}
         A9{ C}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}           RAM0{ A}          DUART{ A}
               :            RTC{ D}            IO0{ C}            IO1{ B}
               :            IO2{ C}            IO3{ B}         wsflag{ D}
               :        hmucfg0{ A}        hmucfg1{ A}        hmucfg2{ A}
               :        hmucfg3{ B}
         A8{ B}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}           RAM0{ A}          DUART{ A}
               :            RTC{ D}            IO0{ C}            IO1{ B}
               :            IO2{ C}            IO3{ B}         wsflag{ D}
               :        hmucfg0{ A}        hmucfg1{ A}        hmucfg2{ A}
               :        hmucfg3{ B}
         D3{ D}:        blatch3{ B}        hmucfg3{ B}
         D2{ B}:        blatch2{ B}        hmucfg2{ A}
         D1{ E}:        blatch1{ C}        hmucfg1{ A}
         D0{ E}:        blatch0{ C}        hmucfg0{ A}
        PHI{. }:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}             RD{ B}             WD{ C}
               :          wsext{ B}        blatch0{ C}        blatch1{ C}
               :        blatch2{ B}        blatch3{ B}        hmucfg0{ A}
               :        hmucfg1{ A}        hmucfg2{ A}        hmucfg3{ B}
        RWB{ B}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}           RAM0{ A}            ROM{ D}
               :             RD{ B}             WD{ C}         wsflag{ D}
               :        hmucfg0{ A}        hmucfg1{ A}        hmucfg2{ A}
               :        hmucfg3{ B}
        VDA{ B}:            A16{ B}            A17{ A}            A18{ A}
               :           RAM0{ A}           RAM1{ C}             RD{ B}
               :             WD{ C}          DUART{ A}            RTC{ D}
               :            IO0{ C}            IO1{ B}            IO2{ C}
               :            IO3{ B}            vab{ D}         wsflag{ D}
               :        blatch0{ C}        blatch1{ C}        blatch2{ B}
               :        blatch3{ B}
        VPA{. }:            A16{ B}            A17{ A}            A18{ A}
               :           RAM0{ A}           RAM1{ C}             RD{ B}
               :             WD{ C}          DUART{ A}            RTC{ D}
               :            IO0{ C}            IO1{ B}            IO2{ C}
               :            IO3{ B}            vab{ D}         wsflag{ D}
               :        blatch0{ C}        blatch1{ C}        blatch2{ B}
               :        blatch3{ B}
       RESB{ E}:        hmucfg0{ A}        hmucfg1{ A}        hmucfg2{ A}
               :        hmucfg3{ B}
     RN_STP{ E}:             RD{ B}             WD{ C}          wsext{ B}
               :        blatch0{ C}        blatch1{ C}        blatch2{ B}
               :        blatch3{ B}          wsff0{ D}
      wsext{ C}:        blatch0{ C}        blatch1{ C}        blatch2{ B}
               :        blatch3{ B}
        vab{ E}:        blatch0{ C}        blatch1{ C}        blatch2{ B}
               :        blatch3{ B}
     wsflag{ E}:            STP{ D}          wsff0{ D}
    blatch0{ D}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}            A16{ B}           RAM0{ A}
               :            ROM{ D}             WD{ C}          DUART{ A}
               :            RTC{ D}            IO0{ C}            IO1{ B}
               :            IO2{ C}            IO3{ B}         wsflag{ D}
               :        hmucfg0{ A}        hmucfg1{ A}        hmucfg2{ A}
               :        hmucfg3{ B}
    blatch1{ D}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}            A17{ A}           RAM0{ A}
               :            ROM{ D}             WD{ C}          DUART{ A}
               :            RTC{ D}            IO0{ C}            IO1{ B}
               :            IO2{ C}            IO3{ B}         wsflag{ D}
               :        hmucfg0{ A}        hmucfg1{ A}        hmucfg2{ A}
               :        hmucfg3{ B}
    blatch2{ C}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}            A18{ A}           RAM0{ A}
               :            ROM{ D}             WD{ C}          DUART{ A}
               :            RTC{ D}            IO0{ C}            IO1{ B}
               :            IO2{ C}            IO3{ B}         wsflag{ D}
               :        hmucfg0{ A}        hmucfg1{ A}        hmucfg2{ A}
               :        hmucfg3{ B}
    blatch3{ C}:             D3{ C}             D2{ A}             D1{ D}
               :             D0{ D}           RAM0{ A}           RAM1{ C}
               :            ROM{ D}             WD{ C}          DUART{ A}
               :            RTC{ D}            IO0{ C}            IO1{ B}
               :            IO2{ C}            IO3{ B}         wsflag{ D}
               :        hmucfg0{ A}        hmucfg1{ A}        hmucfg2{ A}
               :        hmucfg3{ B}
    hmucfg0{ B}:             D0{ D}           RAM0{ A}            ROM{ D}
               :         wsflag{ D}
    hmucfg1{ B}:             D1{ D}           RAM0{ A}            ROM{ D}
               :         wsflag{ D}
    hmucfg2{ B}:             D2{ A}           RAM0{ A}          DUART{ A}
               :            RTC{ D}            IO0{ C}            IO1{ B}
               :            IO2{ C}            IO3{ B}         wsflag{ D}
    hmucfg3{ C}:             D3{ C}             WD{ C}
      wsff0{ E}:            STP{ D}
-----------------------------------------------------------------------------

<Note> {.} : Indicates block location of signal


Set_Reset_Summary
~~~~~~~~~~~~~~~~~

Block  A
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | D2
|     |     |     |     | RAM0
|     |     |     |     | DUART
|     |     |     |     | A18
|     |     |     |     | A17
|  *  |  A  |     |     | hmucfg2
|  *  |  A  |     |     | hmucfg1
|  *  |  A  |     |     | hmucfg0
|     |     |     |     | VDA
|     |     |     |     | RWB
|     |     |     |     | A8


Block  B
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | RD
|     |     |     |     | IO3
|     |     |     |     | IO1
|     |     |     |     | A16
|  *  |  A  |     |     | blatch3
|  *  |  A  |     |     | blatch2
|     |     |     |     | wsext
|  *  |  A  |     |     | hmucfg3
|     |     |     |     | A9
|     |     |     |     | A10
|     |     |     |     | A11
|     |     |     |     | A12


Block  C
block level set pt   : 
block level reset pt : 
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | D3
|     |     |     |     | WD
|     |     |     |     | IO2
|     |     |     |     | IO0
|     |     |     |     | RAM1
|  *  |  A  |     |     | blatch1
|  *  |  A  |     |     | blatch0
|     |     |     |     | A13
|     |     |     |     | A14
|     |     |     |     | A15


Block  D
block level set pt   : !wsflag
block level reset pt : GND
Equations :
|     |     |Block|Block| Signal
| Reg |Mode |Set  |Reset| Name
+-----+-----+-----+-----+------------------------
|     |     |     |     | D0
|     |     |     |     | D1
|     |     |     |     | RTC
|     |     |     |     | ROM
|  *  |  S  | BS  | BR  | STP
|  *  |  S  | BS  | BR  | RN_STP
|     |     |     |     | vab
|     |     |     |     | wsflag
|  *  |  S  | BR  | BS  | wsff0
|     |     |     |     | RESB


<Note> (S) means the macrocell is configured in synchronous mode
       i.e. it uses the block-level set and reset pt.
       (A) means the macrocell is configured in asynchronous mode
       i.e. it can have its independant set or reset pt.
       (BS) means the block-level set pt is selected.
       (BR) means the block-level reset pt is selected.




BLOCK_A_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx A0         blatch0     mcell  C9     mx A17              A8         pin 9
mx A1             ...           ...     mx A18              D1        pin 43
mx A2             PHI        pin 11     mx A19         hmucfg0    mcell  A13
mx A3             A14        pin 29     mx A20         blatch1     mcell  C5
mx A4         hmucfg2     mcell  A5     mx A21              A9        pin 14
mx A5             ...           ...     mx A22              D2         pin 4
mx A6             A10        pin 16     mx A23             VPA        pin 33
mx A7            RESB        pin 36     mx A24             ...           ...
mx A8             A13        pin 27     mx A25             ...           ...
mx A9             A11        pin 18     mx A26             RWB         pin 7
mx A10         blatch2     mcell  B5     mx A27             ...           ...
mx A11             A12        pin 20     mx A28             ...           ...
mx A12             VDA         pin 5     mx A29             ...           ...
mx A13         hmucfg1     mcell  A9     mx A30             ...           ...
mx A14             A15        pin 31     mx A31              D0        pin 41
mx A15         blatch3     mcell  B1     mx A32             ...           ...
mx A16             ...           ...
----------------------------------------------------------------------------


BLOCK_B_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx B0          RN_STP     mcell  D1     mx B17              A8         pin 9
mx B1             ...           ...     mx B18             A10        pin 16
mx B2             A15        pin 31     mx B19         blatch1     mcell  C5
mx B3             A14        pin 29     mx B20             ...           ...
mx B4             PHI        pin 11     mx B21              A9        pin 14
mx B5             ...           ...     mx B22              D2         pin 4
mx B6         blatch2     mcell  B5     mx B23             VPA        pin 33
mx B7            RESB        pin 36     mx B24             ...           ...
mx B8             A13        pin 27     mx B25         blatch3     mcell  B1
mx B9             A11        pin 18     mx B26             RWB         pin 7
mx B10              D3        pin 26     mx B27         blatch0     mcell  C9
mx B11             A12        pin 20     mx B28             ...           ...
mx B12             VDA         pin 5     mx B29             ...           ...
mx B13         hmucfg2     mcell  A5     mx B30             ...           ...
mx B14             ...           ...     mx B31             ...           ...
mx B15             vab     mcell  D5     mx B32             ...           ...
mx B16           wsext     mcell  B9
----------------------------------------------------------------------------


BLOCK_C_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx C0          RN_STP     mcell  D1     mx C17              A8         pin 9
mx C1             ...           ...     mx C18              D1        pin 43
mx C2             A15        pin 31     mx C19         blatch1     mcell  C5
mx C3             A14        pin 29     mx C20              D0        pin 41
mx C4             PHI        pin 11     mx C21              A9        pin 14
mx C5         hmucfg3    mcell  B13     mx C22             ...           ...
mx C6             A10        pin 16     mx C23             VPA        pin 33
mx C7         blatch2     mcell  B5     mx C24             ...           ...
mx C8             A13        pin 27     mx C25         blatch3     mcell  B1
mx C9             A11        pin 18     mx C26             RWB         pin 7
mx C10             ...           ...     mx C27         blatch0     mcell  C9
mx C11             A12        pin 20     mx C28             ...           ...
mx C12             VDA         pin 5     mx C29             ...           ...
mx C13         hmucfg2     mcell  A5     mx C30             ...           ...
mx C14             ...           ...     mx C31             ...           ...
mx C15             vab     mcell  D5     mx C32             ...           ...
mx C16           wsext     mcell  B9
----------------------------------------------------------------------------


BLOCK_D_LOGIC_ARRAY_FANIN
~~~~~~~~~~~~~~~~~~~~~~~~~
CSM             Signal    Source        CSM             Signal    Source
------------------------------------    ------------------------------------
mx D0          RN_STP     mcell  D1     mx D17              A8         pin 9
mx D1             ...           ...     mx D18          wsflag     mcell  D9
mx D2             PHI        pin 11     mx D19         hmucfg0    mcell  A13
mx D3             A14        pin 29     mx D20         blatch1     mcell  C5
mx D4         hmucfg2     mcell  A5     mx D21              A9        pin 14
mx D5             ...           ...     mx D22             ...           ...
mx D6             A10        pin 16     mx D23             VPA        pin 33
mx D7         blatch2     mcell  B5     mx D24             ...           ...
mx D8             A13        pin 27     mx D25         blatch3     mcell  B1
mx D9             A11        pin 18     mx D26             RWB         pin 7
mx D10             ...           ...     mx D27         blatch0     mcell  C9
mx D11             A12        pin 20     mx D28             ...           ...
mx D12             VDA         pin 5     mx D29             ...           ...
mx D13         hmucfg1     mcell  A9     mx D30             ...           ...
mx D14             A15        pin 31     mx D31             ...           ...
mx D15           wsff0    mcell  D13     mx D32             ...           ...
mx D16             ...           ...
----------------------------------------------------------------------------

<Note> CSM indicates the mux inputs from the Central Switch Matrix.
<Note> Source indicates where the signal comes from (pin or macrocell). 




PostFit_Equations
~~~~~~~~~~~~~~~~~

Title:  Saturn address decoding with ROM/IO waitstates.

 P-Terms   Fan-in  Fan-out  Type  Name (attributes)
---------  ------  -------  ----  -----------------
   1         15        1    Pin   D3 
   1         14        1    Pin   D3.OE 
   1         15        1    Pin   D2 
   1         14        1    Pin   D2.OE 
   1         15        1    Pin   D1 
   1         14        1    Pin   D1.OE 
   1         15        1    Pin   D0 
   1         14        1    Pin   D0.OE 
   2          3        1    Pin   A16 
   2          3        1    Pin   A17 
   2          3        1    Pin   A18 
   6         18        1    Pin   RAM0 
   2          3        1    Pin   RAM1 
   2         11        1    Pin   ROM- 
   3          5        1    Pin   RD 
   4         13        1    Pin   WD 
   2         15        1    Pin   DUART- 
   2         15        1    Pin   RTC- 
   2         15        1    Pin   IO0- 
   2         15        1    Pin   IO1- 
   2         15        1    Pin   IO2- 
   2         15        1    Pin   IO3- 
   1          1        1    Pin   STP.OE 
   1          1        1    Pin   STP.D 
   1          1        1    Pin   STP.AP 
   1          1        1    Pin   STP.C 
   1          2        1    Node  wsext- 
   1          2        1    Node  vab- 
   4         18        1    Node  wsflag- 
   2          5        1    Node  blatch0.D 
   1          3        1    Node  blatch0.LH- 
   2          5        1    Node  blatch1.D 
   1          3        1    Node  blatch1.LH- 
   2          5        1    Node  blatch2.D 
   1          3        1    Node  blatch2.LH- 
   2          5        1    Node  blatch3.D 
   1          3        1    Node  blatch3.LH- 
   1          1        1    Node  hmucfg0.AR 
   1         15        1    Node  hmucfg0.D 
   1         14        1    Node  hmucfg0.LH- 
   1          1        1    Node  hmucfg1.AR 
   1         15        1    Node  hmucfg1.D 
   1         14        1    Node  hmucfg1.LH- 
   1          1        1    Node  hmucfg2.AR 
   1         15        1    Node  hmucfg2.D 
   1         14        1    Node  hmucfg2.LH- 
   1          1        1    Node  hmucfg3.AR 
   1         15        1    Node  hmucfg3.D 
   1         14        1    Node  hmucfg3.LH- 
   1          1        1    Node  wsff0.AR 
   1          1        1    Node  wsff0.D 
   1          1        1    Node  wsff0.C 
=========
  80                 P-Term Total: 80
                       Total Pins: 32
                      Total Nodes: 12
            Average P-Term/Output: 1


Equations:

D3 = (PHI & RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8 & hmucfg3.Q);

D3.OE = (PHI & RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

D2 = (PHI & RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8 & hmucfg2.Q);

D2.OE = (PHI & RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

D1 = (PHI & RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8 & hmucfg1.Q);

D1.OE = (PHI & RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

D0 = (PHI & RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8 & hmucfg0.Q);

D0.OE = (PHI & RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

A16 = (VDA & blatch0.Q
     # VPA & blatch0.Q);

A17 = (VDA & blatch1.Q
     # VPA & blatch1.Q);

A18 = (VDA & blatch2.Q
     # VPA & blatch2.Q);

RAM0 = (blatch3.Q
     # !VDA & !VPA
     # RWB & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & A13 & !hmucfg1.Q
     # RWB & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & !A12 & hmucfg0.Q
     # !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & !hmucfg2.Q
     # !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

RAM1 = (!blatch3.Q
     # !VDA & !VPA);

!ROM = (RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & A13 & !hmucfg1.Q
     # RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & !A12 & hmucfg0.Q);

RD = (!RWB
     # !VDA & !VPA
     # !PHI & STP.Q);

WD = (RWB
     # !VDA & !VPA
     # !PHI & STP.Q
     # !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & A13 & hmucfg3.Q);

!DUART = (VDA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & !A10 & !A9 & !A8 & !hmucfg2.Q
     # VPA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & !A10 & !A9 & !A8 & !hmucfg2.Q);

!RTC = (VDA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & !A10 & !A9 & A8 & !hmucfg2.Q
     # VPA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & !A10 & !A9 & A8 & !hmucfg2.Q);

!IO0 = (VDA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & !A10 & A9 & !A8 & !hmucfg2.Q
     # VPA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & !A10 & A9 & !A8 & !hmucfg2.Q);

!IO1 = (VDA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & !A10 & A9 & A8 & !hmucfg2.Q
     # VPA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & !A10 & A9 & A8 & !hmucfg2.Q);

!IO2 = (VDA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & A10 & !A9 & !A8 & !hmucfg2.Q
     # VPA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & A10 & !A9 & !A8 & !hmucfg2.Q);

!IO3 = (VDA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & A10 & !A9 & A8 & !hmucfg2.Q
     # VPA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & A10 & !A9 & A8 & !hmucfg2.Q);

STP.OE = (wsflag);

STP.D = (wsff0.Q);

STP.AP = (!wsflag);

STP.C = (PHI);

!wsext = (!PHI & STP.Q);

!vab = (!VDA & !VPA);

!wsflag = (RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & A13 & !hmucfg1.Q
     # RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & !A12 & hmucfg0.Q
     # !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8
     # !VDA & !VPA & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & !A11 & !hmucfg2.Q);

blatch0.D = (!PHI & VDA & D0 & STP.Q
     # !PHI & VPA & D0 & STP.Q);

!blatch0.LH = (!PHI & vab & !wsext);

blatch1.D = (!PHI & VDA & D1 & STP.Q
     # !PHI & VPA & D1 & STP.Q);

!blatch1.LH = (!PHI & vab & !wsext);

blatch2.D = (!PHI & VDA & D2 & STP.Q
     # !PHI & VPA & D2 & STP.Q);

!blatch2.LH = (!PHI & vab & !wsext);

blatch3.D = (!PHI & VDA & D3 & STP.Q
     # !PHI & VPA & D3 & STP.Q);

!blatch3.LH = (!PHI & vab & !wsext);

hmucfg0.AR = (!RESB.PIN);

hmucfg0.D = (PHI & !RWB & D0 & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

!hmucfg0.LH = (PHI & !RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

hmucfg1.AR = (!RESB.PIN);

hmucfg1.D = (PHI & !RWB & D1 & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

!hmucfg1.LH = (PHI & !RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

hmucfg2.AR = (!RESB.PIN);

hmucfg2.D = (PHI & !RWB & D2 & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

!hmucfg2.LH = (PHI & !RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

hmucfg3.AR = (!RESB.PIN);

hmucfg3.D = (PHI & !RWB & D3 & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

!hmucfg3.LH = (PHI & !RWB & !blatch3.Q & !blatch2.Q & !blatch1.Q & !blatch0.Q & A15 & A14 & !A13 & A12 & A11 & A10 & A9 & A8);

wsff0.AR = (!wsflag);

wsff0.D = (!STP.Q);

wsff0.C = (PHI);


Reverse-Polarity Equations:

