;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-40
	MOV -7, <-20
	DJN -1, @-20
	SUB <-3, 0
	SUB -700, 0
	SUB 400, -100
	JMN <-1, 711
	JMN <-1, 711
	SUB @-30, 104
	JMN @100, -100
	JMN 640, 10
	SUB @-30, @4
	SPL 0, <402
	SUB @-30, @4
	SUB 0, @0
	MOV -1, <-40
	MOV -1, <-40
	DJN -1, @-20
	ADD 30, 9
	MOV -1, <-40
	ADD -10, 60
	JMN -100, -40
	SUB @-127, 100
	MOV -7, <-20
	ADD 280, 80
	SUB 270, @600
	JMN <-1, 711
	JMN 270, #600
	MOV -7, <-20
	SUB @-127, 100
	SLT 30, 9
	SUB @127, 106
	JMZ 210, <760
	SLT #-30, <9
	DJN <-30, 9
	SUB 0, <2
	SPL 80, <751
	SUB @-30, @4
	CMP @0, @4
	SUB @-127, 100
	SUB @0, @4
	SPL 0, <402
	SUB @-30, @4
	SPL -700, <0
	CMP -207, <-120
	SUB <-3, 0
	SUB 100, -100
	SUB @0, @4
	SUB 100, -100
	SPL 0, <484
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 63
	SUB -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	CMP @127, 106
	ADD @-1, 0
	SLT @121, 580
	ADD 108, 11
	SUB @121, 106
	SPL 12, #10
	JMP @12, #200
	CMP @127, 106
	JMP <127, 106
	ADD @-1, 0
	SLT 12, @10
	SPL -7, @-20
	SPL 0, <484
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	SUB 12, @10
	SUB 12, @10
	JMP -7, @-20
	SUB 12, @10
	ADD #10, <1
	SUB #12, @201
	SUB #12, @201
	SUB @-1, 0
	CMP 102, 16
	CMP 102, 16
	ADD #10, <1
	SLT 12, @10
	ADD #10, <1
	ADD #10, <1
	ADD #10, <1
	ADD -1, <-20
	MOV -7, <-20
	SUB 202, 120
	SPL 0, <484
	JMZ @300, 90
	JMZ @300, 90
	SPL 0, <484
	SPL 0, <484
	JMZ @300, 90
	SPL 0, <484
	CMP -207, <-120
	MOV -1, <-20
