

================================================================
== Vitis HLS Report for 'vector_add'
================================================================
* Date:           Wed May  3 16:43:47 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        vec_vec_op_streaming
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.312 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BLOCK_CACHE_LOOP  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %vec_out_V_dest_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %vec_out_V_id_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vec_out_V_last_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %vec_out_V_user_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %vec_out_V_strb_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %vec_out_V_keep_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %vec_out_V_data_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %vec2_V_dest_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %vec2_V_id_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vec2_V_last_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %vec2_V_user_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %vec2_V_strb_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %vec2_V_keep_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %vec2_V_data_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %vec1_V_dest_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %vec1_V_id_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vec1_V_last_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %vec1_V_user_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %vec1_V_strb_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %vec1_V_keep_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %vec1_V_data_V, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%br_ln43 = br void" [vec_vec_op_streaming.cpp:43]   --->   Operation 26 'br' 'br_ln43' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln43, void %.split2, i6 0, void" [vec_vec_op_streaming.cpp:43]   --->   Operation 27 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%add_ln43 = add i6 %j, i6 1" [vec_vec_op_streaming.cpp:43]   --->   Operation 28 'add' 'add_ln43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln43 = icmp_eq  i6 %j, i6 32" [vec_vec_op_streaming.cpp:43]   --->   Operation 29 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %.split2, void" [vec_vec_op_streaming.cpp:43]   --->   Operation 31 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_19 = read i174 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i2P0A.i1P0A.i5P0A.i6P0A, i128 %vec1_V_data_V, i16 %vec1_V_keep_V, i16 %vec1_V_strb_V, i2 %vec1_V_user_V, i1 %vec1_V_last_V, i5 %vec1_V_id_V, i6 %vec1_V_dest_V"   --->   Operation 32 'read' 'empty_19' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ref_tmp_data = extractvalue i174 %empty_19"   --->   Operation 33 'extractvalue' 'ref_tmp_data' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ref_tmp_keep = extractvalue i174 %empty_19"   --->   Operation 34 'extractvalue' 'ref_tmp_keep' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ref_tmp_strb = extractvalue i174 %empty_19"   --->   Operation 35 'extractvalue' 'ref_tmp_strb' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ref_tmp_user = extractvalue i174 %empty_19"   --->   Operation 36 'extractvalue' 'ref_tmp_user' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln52)   --->   "%ref_tmp_last = extractvalue i174 %empty_19"   --->   Operation 37 'extractvalue' 'ref_tmp_last' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ref_tmp_id = extractvalue i174 %empty_19"   --->   Operation 38 'extractvalue' 'ref_tmp_id' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%ref_tmp_dest = extractvalue i174 %empty_19"   --->   Operation 39 'extractvalue' 'ref_tmp_dest' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i128 %ref_tmp_data" [vec_vec_op_streaming.cpp:45]   --->   Operation 40 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 8, i32 15" [vec_vec_op_streaming.cpp:45]   --->   Operation 41 'partselect' 'trunc_ln45_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln45_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 16, i32 23" [vec_vec_op_streaming.cpp:45]   --->   Operation 42 'partselect' 'trunc_ln45_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln45_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 24, i32 31" [vec_vec_op_streaming.cpp:45]   --->   Operation 43 'partselect' 'trunc_ln45_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln45_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 32, i32 39" [vec_vec_op_streaming.cpp:45]   --->   Operation 44 'partselect' 'trunc_ln45_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln45_5 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 40, i32 47" [vec_vec_op_streaming.cpp:45]   --->   Operation 45 'partselect' 'trunc_ln45_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln45_6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 48, i32 55" [vec_vec_op_streaming.cpp:45]   --->   Operation 46 'partselect' 'trunc_ln45_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln45_7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 56, i32 63" [vec_vec_op_streaming.cpp:45]   --->   Operation 47 'partselect' 'trunc_ln45_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln45_8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 64, i32 71" [vec_vec_op_streaming.cpp:45]   --->   Operation 48 'partselect' 'trunc_ln45_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln45_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 72, i32 79" [vec_vec_op_streaming.cpp:45]   --->   Operation 49 'partselect' 'trunc_ln45_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln45_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 80, i32 87" [vec_vec_op_streaming.cpp:45]   --->   Operation 50 'partselect' 'trunc_ln45_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln45_10 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 88, i32 95" [vec_vec_op_streaming.cpp:45]   --->   Operation 51 'partselect' 'trunc_ln45_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln45_11 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 96, i32 103" [vec_vec_op_streaming.cpp:45]   --->   Operation 52 'partselect' 'trunc_ln45_11' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln45_12 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 104, i32 111" [vec_vec_op_streaming.cpp:45]   --->   Operation 53 'partselect' 'trunc_ln45_12' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln45_13 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 112, i32 119" [vec_vec_op_streaming.cpp:45]   --->   Operation 54 'partselect' 'trunc_ln45_13' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln45_14 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp_data, i32 120, i32 127" [vec_vec_op_streaming.cpp:45]   --->   Operation 55 'partselect' 'trunc_ln45_14' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln52)   --->   "%tmp_s = bitconcatenate i190 @_ssdm_op_BitConcatenate.i190.i6.i3.i5.i7.i1.i6.i2.i16.i16.i128, i6 %ref_tmp_dest, i3 0, i5 %ref_tmp_id, i7 0, i1 %ref_tmp_last, i6 0, i2 %ref_tmp_user, i16 %ref_tmp_strb, i16 %ref_tmp_keep, i128 %ref_tmp_data" [vec_vec_op_streaming.cpp:45]   --->   Operation 56 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%empty_20 = read i174 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i2P0A.i1P0A.i5P0A.i6P0A, i128 %vec2_V_data_V, i16 %vec2_V_keep_V, i16 %vec2_V_strb_V, i2 %vec2_V_user_V, i1 %vec2_V_last_V, i5 %vec2_V_id_V, i6 %vec2_V_dest_V"   --->   Operation 57 'read' 'empty_20' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ref_tmp23_data = extractvalue i174 %empty_20"   --->   Operation 58 'extractvalue' 'ref_tmp23_data' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i128 %ref_tmp23_data" [vec_vec_op_streaming.cpp:46]   --->   Operation 59 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 8, i32 15" [vec_vec_op_streaming.cpp:46]   --->   Operation 60 'partselect' 'trunc_ln46_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln46_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 16, i32 23" [vec_vec_op_streaming.cpp:46]   --->   Operation 61 'partselect' 'trunc_ln46_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln46_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 24, i32 31" [vec_vec_op_streaming.cpp:46]   --->   Operation 62 'partselect' 'trunc_ln46_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln46_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 32, i32 39" [vec_vec_op_streaming.cpp:46]   --->   Operation 63 'partselect' 'trunc_ln46_4' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln46_5 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 40, i32 47" [vec_vec_op_streaming.cpp:46]   --->   Operation 64 'partselect' 'trunc_ln46_5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln46_6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 48, i32 55" [vec_vec_op_streaming.cpp:46]   --->   Operation 65 'partselect' 'trunc_ln46_6' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln46_7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 56, i32 63" [vec_vec_op_streaming.cpp:46]   --->   Operation 66 'partselect' 'trunc_ln46_7' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln46_8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 64, i32 71" [vec_vec_op_streaming.cpp:46]   --->   Operation 67 'partselect' 'trunc_ln46_8' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln46_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 72, i32 79" [vec_vec_op_streaming.cpp:46]   --->   Operation 68 'partselect' 'trunc_ln46_9' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln46_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 80, i32 87" [vec_vec_op_streaming.cpp:46]   --->   Operation 69 'partselect' 'trunc_ln46_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln46_10 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 88, i32 95" [vec_vec_op_streaming.cpp:46]   --->   Operation 70 'partselect' 'trunc_ln46_10' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln46_11 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 96, i32 103" [vec_vec_op_streaming.cpp:46]   --->   Operation 71 'partselect' 'trunc_ln46_11' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln46_12 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 104, i32 111" [vec_vec_op_streaming.cpp:46]   --->   Operation 72 'partselect' 'trunc_ln46_12' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln46_13 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 112, i32 119" [vec_vec_op_streaming.cpp:46]   --->   Operation 73 'partselect' 'trunc_ln46_13' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln46_14 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %ref_tmp23_data, i32 120, i32 127" [vec_vec_op_streaming.cpp:46]   --->   Operation 74 'partselect' 'trunc_ln46_14' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.78ns)   --->   "%cmp45 = icmp_eq  i6 %j, i6 31" [vec_vec_op_streaming.cpp:43]   --->   Operation 75 'icmp' 'cmp45' <Predicate = (!icmp_ln43)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.76ns)   --->   "%add_ln51 = add i8 %trunc_ln45, i8 %trunc_ln46" [vec_vec_op_streaming.cpp:51]   --->   Operation 76 'add' 'add_ln51' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln52)   --->   "%and_ln_cast = bitconcatenate i190 @_ssdm_op_BitConcatenate.i190.i6.i3.i5.i14.i2.i16.i16.i128, i6 %ref_tmp_dest, i3 0, i5 %ref_tmp_id, i14 0, i2 %ref_tmp_user, i16 %ref_tmp_strb, i16 %ref_tmp_keep, i128 %ref_tmp_data" [vec_vec_op_streaming.cpp:51]   --->   Operation 77 'bitconcatenate' 'and_ln_cast' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.76ns)   --->   "%add_ln51_1 = add i8 %trunc_ln45_1, i8 %trunc_ln46_1" [vec_vec_op_streaming.cpp:51]   --->   Operation 78 'add' 'add_ln51_1' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.76ns)   --->   "%add_ln51_2 = add i8 %trunc_ln45_2, i8 %trunc_ln46_2" [vec_vec_op_streaming.cpp:51]   --->   Operation 79 'add' 'add_ln51_2' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.76ns)   --->   "%add_ln51_3 = add i8 %trunc_ln45_3, i8 %trunc_ln46_3" [vec_vec_op_streaming.cpp:51]   --->   Operation 80 'add' 'add_ln51_3' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.76ns)   --->   "%add_ln51_4 = add i8 %trunc_ln45_4, i8 %trunc_ln46_4" [vec_vec_op_streaming.cpp:51]   --->   Operation 81 'add' 'add_ln51_4' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.76ns)   --->   "%add_ln51_5 = add i8 %trunc_ln45_5, i8 %trunc_ln46_5" [vec_vec_op_streaming.cpp:51]   --->   Operation 82 'add' 'add_ln51_5' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.76ns)   --->   "%add_ln51_6 = add i8 %trunc_ln45_6, i8 %trunc_ln46_6" [vec_vec_op_streaming.cpp:51]   --->   Operation 83 'add' 'add_ln51_6' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.76ns)   --->   "%add_ln51_7 = add i8 %trunc_ln45_7, i8 %trunc_ln46_7" [vec_vec_op_streaming.cpp:51]   --->   Operation 84 'add' 'add_ln51_7' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.76ns)   --->   "%add_ln51_8 = add i8 %trunc_ln45_8, i8 %trunc_ln46_8" [vec_vec_op_streaming.cpp:51]   --->   Operation 85 'add' 'add_ln51_8' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.76ns)   --->   "%add_ln51_9 = add i8 %trunc_ln45_9, i8 %trunc_ln46_9" [vec_vec_op_streaming.cpp:51]   --->   Operation 86 'add' 'add_ln51_9' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.76ns)   --->   "%add_ln51_10 = add i8 %trunc_ln45_s, i8 %trunc_ln46_s" [vec_vec_op_streaming.cpp:51]   --->   Operation 87 'add' 'add_ln51_10' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.76ns)   --->   "%add_ln51_11 = add i8 %trunc_ln45_10, i8 %trunc_ln46_10" [vec_vec_op_streaming.cpp:51]   --->   Operation 88 'add' 'add_ln51_11' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.76ns)   --->   "%add_ln51_12 = add i8 %trunc_ln45_11, i8 %trunc_ln46_11" [vec_vec_op_streaming.cpp:51]   --->   Operation 89 'add' 'add_ln51_12' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.76ns)   --->   "%add_ln51_13 = add i8 %trunc_ln45_12, i8 %trunc_ln46_12" [vec_vec_op_streaming.cpp:51]   --->   Operation 90 'add' 'add_ln51_13' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.76ns)   --->   "%add_ln51_14 = add i8 %trunc_ln45_13, i8 %trunc_ln46_13" [vec_vec_op_streaming.cpp:51]   --->   Operation 91 'add' 'add_ln51_14' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln51_15 = add i8 %trunc_ln45_14, i8 %trunc_ln46_14" [vec_vec_op_streaming.cpp:51]   --->   Operation 92 'add' 'add_ln51_15' <Predicate = (!icmp_ln43)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln52)   --->   "%or_ln52 = or i190 %and_ln_cast, i190 374144419156711147060143317175368453031918731001856" [vec_vec_op_streaming.cpp:52]   --->   Operation 93 'or' 'or_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln52 = select i1 %cmp45, i190 %or_ln52, i190 %tmp_s" [vec_vec_op_streaming.cpp:52]   --->   Operation 94 'select' 'select_ln52' <Predicate = (!icmp_ln43)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i190.i32.i32, i190 %select_ln52, i32 144, i32 159" [vec_vec_op_streaming.cpp:59]   --->   Operation 95 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i190.i32.i32, i190 %select_ln52, i32 128, i32 143" [vec_vec_op_streaming.cpp:60]   --->   Operation 96 'partselect' 'tmp' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln308_s = partselect i2 @_ssdm_op_PartSelect.i2.i190.i32.i32, i190 %select_ln52, i32 160, i32 161"   --->   Operation 97 'partselect' 'trunc_ln308_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i190.i32, i190 %select_ln52, i32 168"   --->   Operation 98 'bitselect' 'tmp_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln308_2 = partselect i5 @_ssdm_op_PartSelect.i5.i190.i32.i32, i190 %select_ln52, i32 176, i32 180"   --->   Operation 99 'partselect' 'trunc_ln308_2' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln308_3 = partselect i6 @_ssdm_op_PartSelect.i6.i190.i32.i32, i190 %select_ln52, i32 184, i32 189"   --->   Operation 100 'partselect' 'trunc_ln308_3' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 101 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7"   --->   Operation 102 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%or_ln308_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %add_ln51_15, i8 %add_ln51_14, i8 %add_ln51_13, i8 %add_ln51_12, i8 %add_ln51_11, i8 %add_ln51_10, i8 %add_ln51_9, i8 %add_ln51_8, i8 %add_ln51_7, i8 %add_ln51_6, i8 %add_ln51_5, i8 %add_ln51_4, i8 %add_ln51_3, i8 %add_ln51_2, i8 %add_ln51_1, i8 %add_ln51"   --->   Operation 103 'bitconcatenate' 'or_ln308_s' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.axis.volatile.i128P0A.i16P0A.i16P0A.i2P0A.i1P0A.i5P0A.i6P0A, i128 %vec_out_V_data_V, i16 %vec_out_V_keep_V, i16 %vec_out_V_strb_V, i2 %vec_out_V_user_V, i1 %vec_out_V_last_V, i5 %vec_out_V_id_V, i6 %vec_out_V_dest_V, i128 %or_ln308_s, i16 %tmp, i16 %trunc_ln5, i2 %trunc_ln308_s, i1 %tmp_2, i5 %trunc_ln308_2, i6 %trunc_ln308_3"   --->   Operation 104 'write' 'write_ln309' <Predicate = (!icmp_ln43)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = (!icmp_ln43)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln70 = ret" [vec_vec_op_streaming.cpp:70]   --->   Operation 106 'ret' 'ret_ln70' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', vec_vec_op_streaming.cpp:43) with incoming values : ('add_ln43', vec_vec_op_streaming.cpp:43) [45]  (0.427 ns)

 <State 2>: 1.31ns
The critical path consists of the following:
	'phi' operation ('j', vec_vec_op_streaming.cpp:43) with incoming values : ('add_ln43', vec_vec_op_streaming.cpp:43) [45]  (0 ns)
	'icmp' operation ('cmp45', vec_vec_op_streaming.cpp:43) [96]  (0.785 ns)
	'select' operation ('select_ln52', vec_vec_op_streaming.cpp:52) [115]  (0.527 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
