ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 23, 1
   4              		.eabi_attribute 24, 1
   5              		.eabi_attribute 25, 1
   6              		.eabi_attribute 26, 1
   7              		.eabi_attribute 30, 2
   8              		.eabi_attribute 34, 1
   9              		.eabi_attribute 18, 4
  10              		.file	"system_stm32h7xx.c"
  11              		.text
  12              	.Ltext0:
  13              		.cfi_sections	.debug_frame
  14              		.section	.text.SystemInit,"ax",%progbits
  15              		.align	1
  16              		.p2align 2,,3
  17              		.global	SystemInit
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	SystemInit:
  25              	.LFB144:
  26              		.file 1 "Core/Src/system_stm32h7xx.c"
   1:Core/Src/system_stm32h7xx.c **** /**
   2:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32h7xx.c ****   * @file    system_stm32h7xx.c
   4:Core/Src/system_stm32h7xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32h7xx.c ****   * @brief   CMSIS Cortex-Mx Device Peripheral Access Layer System Source File.
   6:Core/Src/system_stm32h7xx.c ****   *
   7:Core/Src/system_stm32h7xx.c ****   *   This file provides two functions and one global variable to be called from
   8:Core/Src/system_stm32h7xx.c ****   *   user application:
   9:Core/Src/system_stm32h7xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  10:Core/Src/system_stm32h7xx.c ****   *                      before branch to main program. This call is made inside
  11:Core/Src/system_stm32h7xx.c ****   *                      the "startup_stm32h7xx.s" file.
  12:Core/Src/system_stm32h7xx.c ****   *
  13:Core/Src/system_stm32h7xx.c ****   *      - SystemCoreClock variable: Contains the core clock, it can be used
  14:Core/Src/system_stm32h7xx.c ****   *                                  by the user application to setup the SysTick
  15:Core/Src/system_stm32h7xx.c ****   *                                  timer or configure other parameters.
  16:Core/Src/system_stm32h7xx.c ****   *
  17:Core/Src/system_stm32h7xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Core/Src/system_stm32h7xx.c ****   *                                 be called whenever the core clock is changed
  19:Core/Src/system_stm32h7xx.c ****   *                                 during program execution.
  20:Core/Src/system_stm32h7xx.c ****   *
  21:Core/Src/system_stm32h7xx.c ****   *
  22:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
  23:Core/Src/system_stm32h7xx.c ****   * @attention
  24:Core/Src/system_stm32h7xx.c ****   *
  25:Core/Src/system_stm32h7xx.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  26:Core/Src/system_stm32h7xx.c ****   * All rights reserved.</center></h2>
  27:Core/Src/system_stm32h7xx.c ****   *
  28:Core/Src/system_stm32h7xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  29:Core/Src/system_stm32h7xx.c ****   * the "License"; You may not use this file except in compliance with the
  30:Core/Src/system_stm32h7xx.c ****   * License. You may obtain a copy of the License at:
  31:Core/Src/system_stm32h7xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  32:Core/Src/system_stm32h7xx.c ****   *
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 2


  33:Core/Src/system_stm32h7xx.c ****   ******************************************************************************
  34:Core/Src/system_stm32h7xx.c ****   */
  35:Core/Src/system_stm32h7xx.c **** 
  36:Core/Src/system_stm32h7xx.c **** /** @addtogroup CMSIS
  37:Core/Src/system_stm32h7xx.c ****   * @{
  38:Core/Src/system_stm32h7xx.c ****   */
  39:Core/Src/system_stm32h7xx.c **** 
  40:Core/Src/system_stm32h7xx.c **** /** @addtogroup stm32h7xx_system
  41:Core/Src/system_stm32h7xx.c ****   * @{
  42:Core/Src/system_stm32h7xx.c ****   */
  43:Core/Src/system_stm32h7xx.c **** 
  44:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Includes
  45:Core/Src/system_stm32h7xx.c ****   * @{
  46:Core/Src/system_stm32h7xx.c ****   */
  47:Core/Src/system_stm32h7xx.c **** 
  48:Core/Src/system_stm32h7xx.c **** #include "stm32h7xx.h"
  49:Core/Src/system_stm32h7xx.c **** #include <math.h>
  50:Core/Src/system_stm32h7xx.c **** #if !defined  (HSE_VALUE)
  51:Core/Src/system_stm32h7xx.c **** #define HSE_VALUE    ((uint32_t)25000000) /*!< Value of the External oscillator in Hz */
  52:Core/Src/system_stm32h7xx.c **** #endif /* HSE_VALUE */
  53:Core/Src/system_stm32h7xx.c **** 
  54:Core/Src/system_stm32h7xx.c **** #if !defined  (CSI_VALUE)
  55:Core/Src/system_stm32h7xx.c ****   #define CSI_VALUE    ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/
  56:Core/Src/system_stm32h7xx.c **** #endif /* CSI_VALUE */
  57:Core/Src/system_stm32h7xx.c **** 
  58:Core/Src/system_stm32h7xx.c **** #if !defined  (HSI_VALUE)
  59:Core/Src/system_stm32h7xx.c ****   #define HSI_VALUE    ((uint32_t)64000000) /*!< Value of the Internal oscillator in Hz*/
  60:Core/Src/system_stm32h7xx.c **** #endif /* HSI_VALUE */
  61:Core/Src/system_stm32h7xx.c **** 
  62:Core/Src/system_stm32h7xx.c **** 
  63:Core/Src/system_stm32h7xx.c **** /**
  64:Core/Src/system_stm32h7xx.c ****   * @}
  65:Core/Src/system_stm32h7xx.c ****   */
  66:Core/Src/system_stm32h7xx.c **** 
  67:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_TypesDefinitions
  68:Core/Src/system_stm32h7xx.c ****   * @{
  69:Core/Src/system_stm32h7xx.c ****   */
  70:Core/Src/system_stm32h7xx.c **** 
  71:Core/Src/system_stm32h7xx.c **** /**
  72:Core/Src/system_stm32h7xx.c ****   * @}
  73:Core/Src/system_stm32h7xx.c ****   */
  74:Core/Src/system_stm32h7xx.c **** 
  75:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Defines
  76:Core/Src/system_stm32h7xx.c ****   * @{
  77:Core/Src/system_stm32h7xx.c ****   */
  78:Core/Src/system_stm32h7xx.c **** 
  79:Core/Src/system_stm32h7xx.c **** /************************* Miscellaneous Configuration ************************/
  80:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to use initialized data in D2 domain SRAM (AHB SRAM) 
  81:Core/Src/system_stm32h7xx.c **** /* #define DATA_IN_D2_SRAM */
  82:Core/Src/system_stm32h7xx.c **** 
  83:Core/Src/system_stm32h7xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
  84:Core/Src/system_stm32h7xx.c ****      Internal SRAM. */
  85:Core/Src/system_stm32h7xx.c **** /* #define VECT_TAB_SRAM */
  86:Core/Src/system_stm32h7xx.c **** #define VECT_TAB_OFFSET  0x00000000UL /*!< Vector Table base offset field.
  87:Core/Src/system_stm32h7xx.c ****                                       This value must be a multiple of 0x200. */
  88:Core/Src/system_stm32h7xx.c **** /******************************************************************************/
  89:Core/Src/system_stm32h7xx.c **** 
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 3


  90:Core/Src/system_stm32h7xx.c **** /**
  91:Core/Src/system_stm32h7xx.c ****   * @}
  92:Core/Src/system_stm32h7xx.c ****   */
  93:Core/Src/system_stm32h7xx.c **** 
  94:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Macros
  95:Core/Src/system_stm32h7xx.c ****   * @{
  96:Core/Src/system_stm32h7xx.c ****   */
  97:Core/Src/system_stm32h7xx.c **** 
  98:Core/Src/system_stm32h7xx.c **** /**
  99:Core/Src/system_stm32h7xx.c ****   * @}
 100:Core/Src/system_stm32h7xx.c ****   */
 101:Core/Src/system_stm32h7xx.c **** 
 102:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Variables
 103:Core/Src/system_stm32h7xx.c ****   * @{
 104:Core/Src/system_stm32h7xx.c ****   */
 105:Core/Src/system_stm32h7xx.c ****   /* This variable is updated in three ways:
 106:Core/Src/system_stm32h7xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 107:Core/Src/system_stm32h7xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 108:Core/Src/system_stm32h7xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 109:Core/Src/system_stm32h7xx.c ****          Note: If you use this function to configure the system clock; then there
 110:Core/Src/system_stm32h7xx.c ****                is no need to call the 2 first functions listed above, since SystemCoreClock
 111:Core/Src/system_stm32h7xx.c ****                variable is updated automatically.
 112:Core/Src/system_stm32h7xx.c ****   */
 113:Core/Src/system_stm32h7xx.c ****   uint32_t SystemCoreClock = 64000000;
 114:Core/Src/system_stm32h7xx.c ****   uint32_t SystemD2Clock = 64000000;
 115:Core/Src/system_stm32h7xx.c ****   const  uint8_t D1CorePrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 116:Core/Src/system_stm32h7xx.c **** 
 117:Core/Src/system_stm32h7xx.c **** /**
 118:Core/Src/system_stm32h7xx.c ****   * @}
 119:Core/Src/system_stm32h7xx.c ****   */
 120:Core/Src/system_stm32h7xx.c **** 
 121:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_FunctionPrototypes
 122:Core/Src/system_stm32h7xx.c ****   * @{
 123:Core/Src/system_stm32h7xx.c ****   */
 124:Core/Src/system_stm32h7xx.c **** 
 125:Core/Src/system_stm32h7xx.c **** /**
 126:Core/Src/system_stm32h7xx.c ****   * @}
 127:Core/Src/system_stm32h7xx.c ****   */
 128:Core/Src/system_stm32h7xx.c **** 
 129:Core/Src/system_stm32h7xx.c **** /** @addtogroup STM32H7xx_System_Private_Functions
 130:Core/Src/system_stm32h7xx.c ****   * @{
 131:Core/Src/system_stm32h7xx.c ****   */
 132:Core/Src/system_stm32h7xx.c **** 
 133:Core/Src/system_stm32h7xx.c **** /**
 134:Core/Src/system_stm32h7xx.c ****   * @brief  Setup the microcontroller system
 135:Core/Src/system_stm32h7xx.c ****   *         Initialize the FPU setting and  vector table location
 136:Core/Src/system_stm32h7xx.c ****   *         configuration.
 137:Core/Src/system_stm32h7xx.c ****   * @param  None
 138:Core/Src/system_stm32h7xx.c ****   * @retval None
 139:Core/Src/system_stm32h7xx.c ****   */
 140:Core/Src/system_stm32h7xx.c **** void SystemInit (void)
 141:Core/Src/system_stm32h7xx.c **** {
  27              		.loc 1 141 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 4


 142:Core/Src/system_stm32h7xx.c **** #if defined (DATA_IN_D2_SRAM)
 143:Core/Src/system_stm32h7xx.c ****  __IO uint32_t tmpreg;
 144:Core/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 145:Core/Src/system_stm32h7xx.c **** 
 146:Core/Src/system_stm32h7xx.c ****   /* FPU settings ------------------------------------------------------------*/
 147:Core/Src/system_stm32h7xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 148:Core/Src/system_stm32h7xx.c ****     SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
  32              		.loc 1 148 5 view .LVU1
  33              		.loc 1 148 16 is_stmt 0 view .LVU2
  34 0000 2949     		ldr	r1, .L10
 149:Core/Src/system_stm32h7xx.c ****   #endif
 150:Core/Src/system_stm32h7xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 151:Core/Src/system_stm32h7xx.c **** 
 152:Core/Src/system_stm32h7xx.c ****    /* Increasing the CPU frequency */
 153:Core/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  35              		.loc 1 153 32 view .LVU3
  36 0002 2A4A     		ldr	r2, .L10+4
 148:Core/Src/system_stm32h7xx.c ****   #endif
  37              		.loc 1 148 16 view .LVU4
  38 0004 D1F88830 		ldr	r3, [r1, #136]
  39 0008 43F47003 		orr	r3, r3, #15728640
 141:Core/Src/system_stm32h7xx.c **** #if defined (DATA_IN_D2_SRAM)
  40              		.loc 1 141 1 view .LVU5
  41 000c 10B4     		push	{r4}
  42              	.LCFI0:
  43              		.cfi_def_cfa_offset 4
  44              		.cfi_offset 4, -4
 148:Core/Src/system_stm32h7xx.c ****   #endif
  45              		.loc 1 148 16 view .LVU6
  46 000e C1F88830 		str	r3, [r1, #136]
  47              		.loc 1 153 3 is_stmt 1 view .LVU7
  48              		.loc 1 153 32 is_stmt 0 view .LVU8
  49 0012 1368     		ldr	r3, [r2]
  50 0014 03F00F03 		and	r3, r3, #15
  51              		.loc 1 153 5 view .LVU9
  52 0018 062B     		cmp	r3, #6
  53 001a 05D8     		bhi	.L2
 154:Core/Src/system_stm32h7xx.c ****   {
 155:Core/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 156:Core/Src/system_stm32h7xx.c **** 	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  54              		.loc 1 156 2 is_stmt 1 view .LVU10
  55 001c 1368     		ldr	r3, [r2]
  56 001e 23F00F03 		bic	r3, r3, #15
  57 0022 43F00703 		orr	r3, r3, #7
  58 0026 1360     		str	r3, [r2]
  59              	.L2:
 157:Core/Src/system_stm32h7xx.c ****   }
 158:Core/Src/system_stm32h7xx.c **** 
 159:Core/Src/system_stm32h7xx.c ****   /* Set HSION bit */
 160:Core/Src/system_stm32h7xx.c ****   RCC->CR |= RCC_CR_HSION;
  60              		.loc 1 160 3 view .LVU11
  61              		.loc 1 160 11 is_stmt 0 view .LVU12
  62 0028 214B     		ldr	r3, .L10+8
 161:Core/Src/system_stm32h7xx.c **** 
 162:Core/Src/system_stm32h7xx.c ****   /* Reset CFGR register */
 163:Core/Src/system_stm32h7xx.c ****   RCC->CFGR = 0x00000000;
  63              		.loc 1 163 13 view .LVU13
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 5


  64 002a 0024     		movs	r4, #0
 164:Core/Src/system_stm32h7xx.c **** 
 165:Core/Src/system_stm32h7xx.c ****   /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
 166:Core/Src/system_stm32h7xx.c ****   RCC->CR &= 0xEAF6ED7FU;
  65              		.loc 1 166 11 view .LVU14
  66 002c 214A     		ldr	r2, .L10+12
 160:Core/Src/system_stm32h7xx.c **** 
  67              		.loc 1 160 11 view .LVU15
  68 002e 1968     		ldr	r1, [r3]
 167:Core/Src/system_stm32h7xx.c ****   
 168:Core/Src/system_stm32h7xx.c ****    /* Decreasing the number of wait states because of lower CPU frequency */
 169:Core/Src/system_stm32h7xx.c ****   if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
  69              		.loc 1 169 32 view .LVU16
  70 0030 1E48     		ldr	r0, .L10+4
 160:Core/Src/system_stm32h7xx.c **** 
  71              		.loc 1 160 11 view .LVU17
  72 0032 41F00101 		orr	r1, r1, #1
  73 0036 1960     		str	r1, [r3]
 163:Core/Src/system_stm32h7xx.c **** 
  74              		.loc 1 163 3 is_stmt 1 view .LVU18
 163:Core/Src/system_stm32h7xx.c **** 
  75              		.loc 1 163 13 is_stmt 0 view .LVU19
  76 0038 1C61     		str	r4, [r3, #16]
 166:Core/Src/system_stm32h7xx.c ****   
  77              		.loc 1 166 3 is_stmt 1 view .LVU20
 166:Core/Src/system_stm32h7xx.c ****   
  78              		.loc 1 166 11 is_stmt 0 view .LVU21
  79 003a 1968     		ldr	r1, [r3]
  80 003c 0A40     		ands	r2, r2, r1
  81 003e 1A60     		str	r2, [r3]
  82              		.loc 1 169 3 is_stmt 1 view .LVU22
  83              		.loc 1 169 32 is_stmt 0 view .LVU23
  84 0040 0368     		ldr	r3, [r0]
  85              		.loc 1 169 5 view .LVU24
  86 0042 1B07     		lsls	r3, r3, #28
  87 0044 05D5     		bpl	.L3
 170:Core/Src/system_stm32h7xx.c ****   {
 171:Core/Src/system_stm32h7xx.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 172:Core/Src/system_stm32h7xx.c **** 	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
  88              		.loc 1 172 2 is_stmt 1 view .LVU25
  89 0046 0368     		ldr	r3, [r0]
  90 0048 23F00F03 		bic	r3, r3, #15
  91 004c 43F00703 		orr	r3, r3, #7
  92 0050 0360     		str	r3, [r0]
  93              	.L3:
 173:Core/Src/system_stm32h7xx.c ****   }
 174:Core/Src/system_stm32h7xx.c **** 
 175:Core/Src/system_stm32h7xx.c **** #if defined(D3_SRAM_BASE)
 176:Core/Src/system_stm32h7xx.c ****   /* Reset D1CFGR register */
 177:Core/Src/system_stm32h7xx.c ****   RCC->D1CFGR = 0x00000000;
  94              		.loc 1 177 3 view .LVU26
  95              		.loc 1 177 15 is_stmt 0 view .LVU27
  96 0052 174B     		ldr	r3, .L10+8
  97 0054 0022     		movs	r2, #0
 178:Core/Src/system_stm32h7xx.c **** 
 179:Core/Src/system_stm32h7xx.c ****   /* Reset D2CFGR register */
 180:Core/Src/system_stm32h7xx.c ****   RCC->D2CFGR = 0x00000000;
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 6


 181:Core/Src/system_stm32h7xx.c **** 
 182:Core/Src/system_stm32h7xx.c ****   /* Reset D3CFGR register */
 183:Core/Src/system_stm32h7xx.c ****   RCC->D3CFGR = 0x00000000;
 184:Core/Src/system_stm32h7xx.c **** #else
 185:Core/Src/system_stm32h7xx.c ****   /* Reset CDCFGR1 register */
 186:Core/Src/system_stm32h7xx.c ****   RCC->CDCFGR1 = 0x00000000;
 187:Core/Src/system_stm32h7xx.c **** 
 188:Core/Src/system_stm32h7xx.c ****   /* Reset CDCFGR2 register */
 189:Core/Src/system_stm32h7xx.c ****   RCC->CDCFGR2 = 0x00000000;
 190:Core/Src/system_stm32h7xx.c **** 
 191:Core/Src/system_stm32h7xx.c ****   /* Reset SRDCFGR register */
 192:Core/Src/system_stm32h7xx.c ****   RCC->SRDCFGR = 0x00000000;
 193:Core/Src/system_stm32h7xx.c **** #endif
 194:Core/Src/system_stm32h7xx.c ****   /* Reset PLLCKSELR register */
 195:Core/Src/system_stm32h7xx.c ****   RCC->PLLCKSELR = 0x02020200;
 196:Core/Src/system_stm32h7xx.c **** 
 197:Core/Src/system_stm32h7xx.c ****   /* Reset PLLCFGR register */
 198:Core/Src/system_stm32h7xx.c ****   RCC->PLLCFGR = 0x01FF0000;
 199:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
 200:Core/Src/system_stm32h7xx.c ****   RCC->PLL1DIVR = 0x01010280;
  98              		.loc 1 200 17 view .LVU28
  99 0056 1849     		ldr	r1, .L10+16
 195:Core/Src/system_stm32h7xx.c **** 
 100              		.loc 1 195 18 view .LVU29
 101 0058 184C     		ldr	r4, .L10+20
 198:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
 102              		.loc 1 198 16 view .LVU30
 103 005a 1948     		ldr	r0, .L10+24
 177:Core/Src/system_stm32h7xx.c **** 
 104              		.loc 1 177 15 view .LVU31
 105 005c 9A61     		str	r2, [r3, #24]
 180:Core/Src/system_stm32h7xx.c **** 
 106              		.loc 1 180 3 is_stmt 1 view .LVU32
 180:Core/Src/system_stm32h7xx.c **** 
 107              		.loc 1 180 15 is_stmt 0 view .LVU33
 108 005e DA61     		str	r2, [r3, #28]
 183:Core/Src/system_stm32h7xx.c **** #else
 109              		.loc 1 183 3 is_stmt 1 view .LVU34
 183:Core/Src/system_stm32h7xx.c **** #else
 110              		.loc 1 183 15 is_stmt 0 view .LVU35
 111 0060 1A62     		str	r2, [r3, #32]
 195:Core/Src/system_stm32h7xx.c **** 
 112              		.loc 1 195 3 is_stmt 1 view .LVU36
 195:Core/Src/system_stm32h7xx.c **** 
 113              		.loc 1 195 18 is_stmt 0 view .LVU37
 114 0062 9C62     		str	r4, [r3, #40]
 198:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
 115              		.loc 1 198 3 is_stmt 1 view .LVU38
 198:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1DIVR register */
 116              		.loc 1 198 16 is_stmt 0 view .LVU39
 117 0064 D862     		str	r0, [r3, #44]
 118              		.loc 1 200 3 is_stmt 1 view .LVU40
 119              		.loc 1 200 17 is_stmt 0 view .LVU41
 120 0066 1963     		str	r1, [r3, #48]
 201:Core/Src/system_stm32h7xx.c ****   /* Reset PLL1FRACR register */
 202:Core/Src/system_stm32h7xx.c ****   RCC->PLL1FRACR = 0x00000000;
 121              		.loc 1 202 3 is_stmt 1 view .LVU42
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 7


 122              		.loc 1 202 18 is_stmt 0 view .LVU43
 123 0068 5A63     		str	r2, [r3, #52]
 203:Core/Src/system_stm32h7xx.c **** 
 204:Core/Src/system_stm32h7xx.c ****   /* Reset PLL2DIVR register */
 205:Core/Src/system_stm32h7xx.c ****   RCC->PLL2DIVR = 0x01010280;
 124              		.loc 1 205 3 is_stmt 1 view .LVU44
 125              		.loc 1 205 17 is_stmt 0 view .LVU45
 126 006a 9963     		str	r1, [r3, #56]
 206:Core/Src/system_stm32h7xx.c **** 
 207:Core/Src/system_stm32h7xx.c ****   /* Reset PLL2FRACR register */
 208:Core/Src/system_stm32h7xx.c **** 
 209:Core/Src/system_stm32h7xx.c ****   RCC->PLL2FRACR = 0x00000000;
 127              		.loc 1 209 3 is_stmt 1 view .LVU46
 128              		.loc 1 209 18 is_stmt 0 view .LVU47
 129 006c DA63     		str	r2, [r3, #60]
 210:Core/Src/system_stm32h7xx.c ****   /* Reset PLL3DIVR register */
 211:Core/Src/system_stm32h7xx.c ****   RCC->PLL3DIVR = 0x01010280;
 130              		.loc 1 211 3 is_stmt 1 view .LVU48
 131              		.loc 1 211 17 is_stmt 0 view .LVU49
 132 006e 1964     		str	r1, [r3, #64]
 212:Core/Src/system_stm32h7xx.c **** 
 213:Core/Src/system_stm32h7xx.c ****   /* Reset PLL3FRACR register */
 214:Core/Src/system_stm32h7xx.c ****   RCC->PLL3FRACR = 0x00000000;
 133              		.loc 1 214 3 is_stmt 1 view .LVU50
 134              		.loc 1 214 18 is_stmt 0 view .LVU51
 135 0070 5A64     		str	r2, [r3, #68]
 215:Core/Src/system_stm32h7xx.c **** 
 216:Core/Src/system_stm32h7xx.c ****   /* Reset HSEBYP bit */
 217:Core/Src/system_stm32h7xx.c ****   RCC->CR &= 0xFFFBFFFFU;
 136              		.loc 1 217 3 is_stmt 1 view .LVU52
 137              		.loc 1 217 11 is_stmt 0 view .LVU53
 138 0072 1868     		ldr	r0, [r3]
 218:Core/Src/system_stm32h7xx.c **** 
 219:Core/Src/system_stm32h7xx.c ****   /* Disable all interrupts */
 220:Core/Src/system_stm32h7xx.c ****   RCC->CIER = 0x00000000;
 221:Core/Src/system_stm32h7xx.c **** 
 222:Core/Src/system_stm32h7xx.c **** #if (STM32H7_DEV_ID == 0x450UL)
 223:Core/Src/system_stm32h7xx.c ****   /* dual core CM7 or single core line */
 224:Core/Src/system_stm32h7xx.c ****   if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 139              		.loc 1 224 13 view .LVU54
 140 0074 134C     		ldr	r4, .L10+28
 217:Core/Src/system_stm32h7xx.c **** 
 141              		.loc 1 217 11 view .LVU55
 142 0076 20F48020 		bic	r0, r0, #262144
 143              		.loc 1 224 22 view .LVU56
 144 007a 1349     		ldr	r1, .L10+32
 217:Core/Src/system_stm32h7xx.c **** 
 145              		.loc 1 217 11 view .LVU57
 146 007c 1860     		str	r0, [r3]
 220:Core/Src/system_stm32h7xx.c **** 
 147              		.loc 1 220 3 is_stmt 1 view .LVU58
 220:Core/Src/system_stm32h7xx.c **** 
 148              		.loc 1 220 13 is_stmt 0 view .LVU59
 149 007e 1A66     		str	r2, [r3, #96]
 150              		.loc 1 224 3 is_stmt 1 view .LVU60
 151              		.loc 1 224 13 is_stmt 0 view .LVU61
 152 0080 2368     		ldr	r3, [r4]
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 8


 153              		.loc 1 224 22 view .LVU62
 154 0082 1940     		ands	r1, r1, r3
 155              		.loc 1 224 5 view .LVU63
 156 0084 B1F1005F 		cmp	r1, #536870912
 157 0088 03D2     		bcs	.L4
 225:Core/Src/system_stm32h7xx.c ****   {
 226:Core/Src/system_stm32h7xx.c ****     /* if stm32h7 revY*/
 227:Core/Src/system_stm32h7xx.c ****     /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
 228:Core/Src/system_stm32h7xx.c ****     *((__IO uint32_t*)0x51008108) = 0x000000001U;
 158              		.loc 1 228 5 is_stmt 1 view .LVU64
 159              		.loc 1 228 35 is_stmt 0 view .LVU65
 160 008a 104B     		ldr	r3, .L10+36
 161 008c 0122     		movs	r2, #1
 162 008e C3F80821 		str	r2, [r3, #264]
 163              	.L4:
 229:Core/Src/system_stm32h7xx.c ****   }
 230:Core/Src/system_stm32h7xx.c **** #endif
 231:Core/Src/system_stm32h7xx.c **** 
 232:Core/Src/system_stm32h7xx.c **** #if defined (DATA_IN_D2_SRAM)
 233:Core/Src/system_stm32h7xx.c ****   /* in case of initialized data in D2 SRAM (AHB SRAM) , enable the D2 SRAM clock (AHB SRAM clock) 
 234:Core/Src/system_stm32h7xx.c **** #if defined(RCC_AHB2ENR_D2SRAM3EN)
 235:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN | RCC_AHB2ENR_D2SRAM3EN);
 236:Core/Src/system_stm32h7xx.c **** #elif defined(RCC_AHB2ENR_D2SRAM2EN)
 237:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_D2SRAM1EN | RCC_AHB2ENR_D2SRAM2EN);
 238:Core/Src/system_stm32h7xx.c **** #else
 239:Core/Src/system_stm32h7xx.c ****   RCC->AHB2ENR |= (RCC_AHB2ENR_AHBSRAM1EN | RCC_AHB2ENR_AHBSRAM2EN);
 240:Core/Src/system_stm32h7xx.c **** #endif /* RCC_AHB2ENR_D2SRAM3EN */
 241:Core/Src/system_stm32h7xx.c **** 
 242:Core/Src/system_stm32h7xx.c ****   tmpreg = RCC->AHB2ENR;
 243:Core/Src/system_stm32h7xx.c ****   (void) tmpreg;
 244:Core/Src/system_stm32h7xx.c **** #endif /* DATA_IN_D2_SRAM */
 245:Core/Src/system_stm32h7xx.c **** 
 246:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 247:Core/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location add offset address for cortex-M4 ------------------*/
 248:Core/Src/system_stm32h7xx.c **** #ifdef VECT_TAB_SRAM
 249:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = D2_AXISRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 250:Core/Src/system_stm32h7xx.c **** #else
 251:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = FLASH_BANK2_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 252:Core/Src/system_stm32h7xx.c **** #endif /* VECT_TAB_SRAM */
 253:Core/Src/system_stm32h7xx.c **** 
 254:Core/Src/system_stm32h7xx.c **** #else
 255:Core/Src/system_stm32h7xx.c **** 
 256:Core/Src/system_stm32h7xx.c ****   /*
 257:Core/Src/system_stm32h7xx.c ****    * Disable the FMC bank1 (enabled after reset).
 258:Core/Src/system_stm32h7xx.c ****    * This, prevents CPU speculation access on this bank which blocks the use of FMC during
 259:Core/Src/system_stm32h7xx.c ****    * 24us. During this time the others FMC master (such as LTDC) cannot use it!
 260:Core/Src/system_stm32h7xx.c ****    */
 261:Core/Src/system_stm32h7xx.c ****   FMC_Bank1_R->BTCR[0] = 0x000030D2;
 164              		.loc 1 261 3 is_stmt 1 view .LVU66
 165              		.loc 1 261 24 is_stmt 0 view .LVU67
 166 0092 0F49     		ldr	r1, .L10+40
 167 0094 43F2D200 		movw	r0, #12498
 262:Core/Src/system_stm32h7xx.c **** 
 263:Core/Src/system_stm32h7xx.c ****   /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
 264:Core/Src/system_stm32h7xx.c **** #ifdef VECT_TAB_SRAM
 265:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
 266:Core/Src/system_stm32h7xx.c **** #else
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 9


 267:Core/Src/system_stm32h7xx.c ****   SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 168              		.loc 1 267 13 view .LVU68
 169 0098 034B     		ldr	r3, .L10
 170 009a 4FF00062 		mov	r2, #134217728
 261:Core/Src/system_stm32h7xx.c **** 
 171              		.loc 1 261 24 view .LVU69
 172 009e 0860     		str	r0, [r1]
 173              		.loc 1 267 3 is_stmt 1 view .LVU70
 268:Core/Src/system_stm32h7xx.c **** #endif
 269:Core/Src/system_stm32h7xx.c **** 
 270:Core/Src/system_stm32h7xx.c **** #endif /*DUAL_CORE && CORE_CM4*/
 271:Core/Src/system_stm32h7xx.c **** 
 272:Core/Src/system_stm32h7xx.c **** }
 174              		.loc 1 272 1 is_stmt 0 view .LVU71
 175 00a0 5DF8044B 		ldr	r4, [sp], #4
 176              	.LCFI1:
 177              		.cfi_restore 4
 178              		.cfi_def_cfa_offset 0
 267:Core/Src/system_stm32h7xx.c **** #endif
 179              		.loc 1 267 13 view .LVU72
 180 00a4 9A60     		str	r2, [r3, #8]
 181              		.loc 1 272 1 view .LVU73
 182 00a6 7047     		bx	lr
 183              	.L11:
 184              		.align	2
 185              	.L10:
 186 00a8 00ED00E0 		.word	-536810240
 187 00ac 00200052 		.word	1375739904
 188 00b0 00440258 		.word	1476543488
 189 00b4 7FEDF6EA 		.word	-352916097
 190 00b8 80020101 		.word	16843392
 191 00bc 00020202 		.word	33686016
 192 00c0 0000FF01 		.word	33488896
 193 00c4 0010005C 		.word	1543507968
 194 00c8 0000FFFF 		.word	-65536
 195 00cc 00800051 		.word	1358987264
 196 00d0 00400052 		.word	1375748096
 197              		.cfi_endproc
 198              	.LFE144:
 200              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 201              		.align	1
 202              		.p2align 2,,3
 203              		.global	SystemCoreClockUpdate
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 207              		.fpu fpv5-d16
 209              	SystemCoreClockUpdate:
 210              	.LFB145:
 273:Core/Src/system_stm32h7xx.c **** 
 274:Core/Src/system_stm32h7xx.c **** /**
 275:Core/Src/system_stm32h7xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 276:Core/Src/system_stm32h7xx.c ****   *         The SystemCoreClock variable contains the core clock , it can
 277:Core/Src/system_stm32h7xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 278:Core/Src/system_stm32h7xx.c ****   *         other parameters.
 279:Core/Src/system_stm32h7xx.c ****   *
 280:Core/Src/system_stm32h7xx.c ****   * @note   Each time the core clock changes, this function must be called
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 10


 281:Core/Src/system_stm32h7xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 282:Core/Src/system_stm32h7xx.c ****   *         based on this variable will be incorrect.
 283:Core/Src/system_stm32h7xx.c ****   *
 284:Core/Src/system_stm32h7xx.c ****   * @note   - The system frequency computed by this function is not the real
 285:Core/Src/system_stm32h7xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 286:Core/Src/system_stm32h7xx.c ****   *           constant and the selected clock source:
 287:Core/Src/system_stm32h7xx.c ****   *
 288:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is CSI, SystemCoreClock will contain the CSI_VALUE(*)
 289:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 290:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 291:Core/Src/system_stm32h7xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the CSI_VALUE(*),
 292:Core/Src/system_stm32h7xx.c ****   *             HSI_VALUE(**) or HSE_VALUE(***) multiplied/divided by the PLL factors.
 293:Core/Src/system_stm32h7xx.c ****   *
 294:Core/Src/system_stm32h7xx.c ****   *         (*) CSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 295:Core/Src/system_stm32h7xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 296:Core/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 297:Core/Src/system_stm32h7xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 298:Core/Src/system_stm32h7xx.c ****   *             64 MHz) but the real value may vary depending on the variations
 299:Core/Src/system_stm32h7xx.c ****   *             in voltage and temperature.
 300:Core/Src/system_stm32h7xx.c ****   *
 301:Core/Src/system_stm32h7xx.c ****   *         (***)HSE_VALUE is a constant defined in stm32h7xx_hal.h file (default value
 302:Core/Src/system_stm32h7xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 303:Core/Src/system_stm32h7xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 304:Core/Src/system_stm32h7xx.c ****   *              have wrong result.
 305:Core/Src/system_stm32h7xx.c ****   *
 306:Core/Src/system_stm32h7xx.c ****   *         - The result of this function could be not correct when using fractional
 307:Core/Src/system_stm32h7xx.c ****   *           value for HSE crystal.
 308:Core/Src/system_stm32h7xx.c ****   * @param  None
 309:Core/Src/system_stm32h7xx.c ****   * @retval None
 310:Core/Src/system_stm32h7xx.c ****   */
 311:Core/Src/system_stm32h7xx.c **** void SystemCoreClockUpdate (void)
 312:Core/Src/system_stm32h7xx.c **** {
 211              		.loc 1 312 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		@ link register save eliminated.
 313:Core/Src/system_stm32h7xx.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 216              		.loc 1 313 3 view .LVU75
 314:Core/Src/system_stm32h7xx.c ****   uint32_t common_system_clock;
 217              		.loc 1 314 3 view .LVU76
 315:Core/Src/system_stm32h7xx.c ****   float_t fracn1, pllvco;
 218              		.loc 1 315 3 view .LVU77
 316:Core/Src/system_stm32h7xx.c **** 
 317:Core/Src/system_stm32h7xx.c **** 
 318:Core/Src/system_stm32h7xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 319:Core/Src/system_stm32h7xx.c **** 
 320:Core/Src/system_stm32h7xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 219              		.loc 1 320 3 view .LVU78
 220              		.loc 1 320 14 is_stmt 0 view .LVU79
 221 0000 504B     		ldr	r3, .L29
 222 0002 1B69     		ldr	r3, [r3, #16]
 223              		.loc 1 320 21 view .LVU80
 224 0004 03F03803 		and	r3, r3, #56
 312:Core/Src/system_stm32h7xx.c ****   uint32_t pllp, pllsource, pllm, pllfracen, hsivalue, tmp;
 225              		.loc 1 312 1 view .LVU81
 226 0008 30B4     		push	{r4, r5}
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 11


 227              	.LCFI2:
 228              		.cfi_def_cfa_offset 8
 229              		.cfi_offset 4, -8
 230              		.cfi_offset 5, -4
 231              		.loc 1 320 3 view .LVU82
 232 000a 182B     		cmp	r3, #24
 233 000c 0ED8     		bhi	.L13
 234 000e DFE803F0 		tbb	[pc, r3]
 235              	.L15:
 236 0012 0D       		.byte	(.L13-.L15)/2
 237 0013 0D       		.byte	(.L13-.L15)/2
 238 0014 0D       		.byte	(.L13-.L15)/2
 239 0015 0D       		.byte	(.L13-.L15)/2
 240 0016 0D       		.byte	(.L13-.L15)/2
 241 0017 0D       		.byte	(.L13-.L15)/2
 242 0018 0D       		.byte	(.L13-.L15)/2
 243 0019 0D       		.byte	(.L13-.L15)/2
 244 001a 74       		.byte	(.L23-.L15)/2
 245 001b 0D       		.byte	(.L13-.L15)/2
 246 001c 0D       		.byte	(.L13-.L15)/2
 247 001d 0D       		.byte	(.L13-.L15)/2
 248 001e 0D       		.byte	(.L13-.L15)/2
 249 001f 0D       		.byte	(.L13-.L15)/2
 250 0020 0D       		.byte	(.L13-.L15)/2
 251 0021 0D       		.byte	(.L13-.L15)/2
 252 0022 76       		.byte	(.L16-.L15)/2
 253 0023 0D       		.byte	(.L13-.L15)/2
 254 0024 0D       		.byte	(.L13-.L15)/2
 255 0025 0D       		.byte	(.L13-.L15)/2
 256 0026 0D       		.byte	(.L13-.L15)/2
 257 0027 0D       		.byte	(.L13-.L15)/2
 258 0028 0D       		.byte	(.L13-.L15)/2
 259 0029 0D       		.byte	(.L13-.L15)/2
 260 002a 2A       		.byte	(.L14-.L15)/2
 261 002b 00       		.p2align 1
 262              	.L13:
 321:Core/Src/system_stm32h7xx.c ****   {
 322:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
 323:Core/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 324:Core/Src/system_stm32h7xx.c ****     break;
 325:Core/Src/system_stm32h7xx.c **** 
 326:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
 327:Core/Src/system_stm32h7xx.c ****     common_system_clock = CSI_VALUE;
 328:Core/Src/system_stm32h7xx.c ****     break;
 329:Core/Src/system_stm32h7xx.c **** 
 330:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
 331:Core/Src/system_stm32h7xx.c ****     common_system_clock = HSE_VALUE;
 332:Core/Src/system_stm32h7xx.c ****     break;
 333:Core/Src/system_stm32h7xx.c **** 
 334:Core/Src/system_stm32h7xx.c ****   case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */
 335:Core/Src/system_stm32h7xx.c **** 
 336:Core/Src/system_stm32h7xx.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
 337:Core/Src/system_stm32h7xx.c ****     SYSCLK = PLL_VCO / PLLR
 338:Core/Src/system_stm32h7xx.c ****     */
 339:Core/Src/system_stm32h7xx.c ****     pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 340:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 341:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 12


 342:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 343:Core/Src/system_stm32h7xx.c **** 
 344:Core/Src/system_stm32h7xx.c ****     if (pllm != 0U)
 345:Core/Src/system_stm32h7xx.c ****     {
 346:Core/Src/system_stm32h7xx.c ****       switch (pllsource)
 347:Core/Src/system_stm32h7xx.c ****       {
 348:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSI:  /* HSI used as PLL clock source */
 349:Core/Src/system_stm32h7xx.c **** 
 350:Core/Src/system_stm32h7xx.c ****         hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 351:Core/Src/system_stm32h7xx.c ****         pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PL
 352:Core/Src/system_stm32h7xx.c **** 
 353:Core/Src/system_stm32h7xx.c ****         break;
 354:Core/Src/system_stm32h7xx.c **** 
 355:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_CSI:  /* CSI used as PLL clock source */
 356:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 357:Core/Src/system_stm32h7xx.c ****         break;
 358:Core/Src/system_stm32h7xx.c **** 
 359:Core/Src/system_stm32h7xx.c ****         case RCC_PLLCKSELR_PLLSRC_HSE:  /* HSE used as PLL clock source */
 360:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_
 361:Core/Src/system_stm32h7xx.c ****         break;
 362:Core/Src/system_stm32h7xx.c **** 
 363:Core/Src/system_stm32h7xx.c ****       default:
 364:Core/Src/system_stm32h7xx.c ****           hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3)) ;
 365:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 366:Core/Src/system_stm32h7xx.c ****         break;
 367:Core/Src/system_stm32h7xx.c ****       }
 368:Core/Src/system_stm32h7xx.c ****       pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 369:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 370:Core/Src/system_stm32h7xx.c ****     }
 371:Core/Src/system_stm32h7xx.c ****     else
 372:Core/Src/system_stm32h7xx.c ****     {
 373:Core/Src/system_stm32h7xx.c ****       common_system_clock = 0U;
 374:Core/Src/system_stm32h7xx.c ****     }
 375:Core/Src/system_stm32h7xx.c ****     break;
 376:Core/Src/system_stm32h7xx.c **** 
 377:Core/Src/system_stm32h7xx.c ****   default:
 378:Core/Src/system_stm32h7xx.c ****     common_system_clock = (uint32_t) (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV)>> 3));
 263              		.loc 1 378 5 is_stmt 1 view .LVU83
 264              		.loc 1 378 57 is_stmt 0 view .LVU84
 265 002c 454B     		ldr	r3, .L29
 266              		.loc 1 378 25 view .LVU85
 267 002e 464A     		ldr	r2, .L29+4
 268              		.loc 1 378 57 view .LVU86
 269 0030 1B68     		ldr	r3, [r3]
 270              		.loc 1 378 78 view .LVU87
 271 0032 C3F3C103 		ubfx	r3, r3, #3, #2
 272              		.loc 1 378 25 view .LVU88
 273 0036 DA40     		lsrs	r2, r2, r3
 274              	.LVL0:
 379:Core/Src/system_stm32h7xx.c ****     break;
 275              		.loc 1 379 5 is_stmt 1 view .LVU89
 276              	.L17:
 380:Core/Src/system_stm32h7xx.c ****   }
 381:Core/Src/system_stm32h7xx.c **** 
 382:Core/Src/system_stm32h7xx.c ****   /* Compute SystemClock frequency --------------------------------------------------*/
 383:Core/Src/system_stm32h7xx.c **** #if defined (RCC_D1CFGR_D1CPRE)
 384:Core/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos];
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 13


 277              		.loc 1 384 3 view .LVU90
 278              		.loc 1 384 30 is_stmt 0 view .LVU91
 279 0038 424B     		ldr	r3, .L29
 280              		.loc 1 384 25 view .LVU92
 281 003a 4448     		ldr	r0, .L29+8
 282              		.loc 1 384 30 view .LVU93
 283 003c 9969     		ldr	r1, [r3, #24]
 284              	.LVL1:
 385:Core/Src/system_stm32h7xx.c **** 
 386:Core/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 387:Core/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 285              		.loc 1 387 3 is_stmt 1 view .LVU94
 388:Core/Src/system_stm32h7xx.c **** 
 389:Core/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : CM4 CPU, AXI and AHBs Clock frequency  */
 390:Core/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_
 286              		.loc 1 390 66 is_stmt 0 view .LVU95
 287 003e 9B69     		ldr	r3, [r3, #24]
 384:Core/Src/system_stm32h7xx.c **** 
 288              		.loc 1 384 59 view .LVU96
 289 0040 C1F30321 		ubfx	r1, r1, #8, #4
 290              	.LVL2:
 291              		.loc 1 390 17 view .LVU97
 292 0044 424C     		ldr	r4, .L29+12
 293              		.loc 1 390 93 view .LVU98
 294 0046 03F00F03 		and	r3, r3, #15
 384:Core/Src/system_stm32h7xx.c **** 
 295              		.loc 1 384 7 view .LVU99
 296 004a 10F801C0 		ldrb	ip, [r0, r1]	@ zero_extendqisi2
 297              		.loc 1 390 118 view .LVU100
 298 004e C35C     		ldrb	r3, [r0, r3]	@ zero_extendqisi2
 387:Core/Src/system_stm32h7xx.c **** 
 299              		.loc 1 387 23 view .LVU101
 300 0050 22FA0CF2 		lsr	r2, r2, ip
 301              	.LVL3:
 302              		.loc 1 390 3 is_stmt 1 view .LVU102
 391:Core/Src/system_stm32h7xx.c **** 
 392:Core/Src/system_stm32h7xx.c **** #else
 393:Core/Src/system_stm32h7xx.c ****   tmp = D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos];
 394:Core/Src/system_stm32h7xx.c **** 
 395:Core/Src/system_stm32h7xx.c ****   /* common_system_clock frequency : CM7 CPU frequency  */
 396:Core/Src/system_stm32h7xx.c ****   common_system_clock >>= tmp;
 397:Core/Src/system_stm32h7xx.c **** 
 398:Core/Src/system_stm32h7xx.c ****   /* SystemD2Clock frequency : AXI and AHBs Clock frequency  */
 399:Core/Src/system_stm32h7xx.c ****   SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RC
 400:Core/Src/system_stm32h7xx.c **** 
 401:Core/Src/system_stm32h7xx.c **** #endif
 402:Core/Src/system_stm32h7xx.c **** 
 403:Core/Src/system_stm32h7xx.c **** #if defined(DUAL_CORE) && defined(CORE_CM4)
 404:Core/Src/system_stm32h7xx.c ****   SystemCoreClock = SystemD2Clock;
 405:Core/Src/system_stm32h7xx.c **** #else
 406:Core/Src/system_stm32h7xx.c ****   SystemCoreClock = common_system_clock;
 303              		.loc 1 406 19 is_stmt 0 view .LVU103
 304 0054 3F49     		ldr	r1, .L29+16
 390:Core/Src/system_stm32h7xx.c **** 
 305              		.loc 1 390 118 view .LVU104
 306 0056 03F01F03 		and	r3, r3, #31
 307              		.loc 1 406 19 view .LVU105
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 14


 308 005a 0A60     		str	r2, [r1]
 390:Core/Src/system_stm32h7xx.c **** 
 309              		.loc 1 390 40 view .LVU106
 310 005c 22FA03F3 		lsr	r3, r2, r3
 390:Core/Src/system_stm32h7xx.c **** 
 311              		.loc 1 390 17 view .LVU107
 312 0060 2360     		str	r3, [r4]
 313              		.loc 1 406 3 is_stmt 1 view .LVU108
 407:Core/Src/system_stm32h7xx.c **** #endif /* DUAL_CORE && CORE_CM4 */
 408:Core/Src/system_stm32h7xx.c **** }
 314              		.loc 1 408 1 is_stmt 0 view .LVU109
 315 0062 30BC     		pop	{r4, r5}
 316              	.LCFI3:
 317              		.cfi_remember_state
 318              		.cfi_restore 5
 319              		.cfi_restore 4
 320              		.cfi_def_cfa_offset 0
 321 0064 7047     		bx	lr
 322              	.LVL4:
 323              	.L14:
 324              	.LCFI4:
 325              		.cfi_restore_state
 339:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 326              		.loc 1 339 5 is_stmt 1 view .LVU110
 339:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 327              		.loc 1 339 21 is_stmt 0 view .LVU111
 328 0066 374B     		ldr	r3, .L29
 329 0068 996A     		ldr	r1, [r3, #40]
 330              	.LVL5:
 340:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 331              		.loc 1 340 5 is_stmt 1 view .LVU112
 340:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 332              		.loc 1 340 17 is_stmt 0 view .LVU113
 333 006a 9C6A     		ldr	r4, [r3, #40]
 341:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 334              		.loc 1 341 22 view .LVU114
 335 006c DD6A     		ldr	r5, [r3, #44]
 344:Core/Src/system_stm32h7xx.c ****     {
 336              		.loc 1 344 8 view .LVU115
 337 006e 14F47C7F 		tst	r4, #1008
 342:Core/Src/system_stm32h7xx.c **** 
 338              		.loc 1 342 50 view .LVU116
 339 0072 586B     		ldr	r0, [r3, #52]
 340:Core/Src/system_stm32h7xx.c ****     pllfracen = ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 340              		.loc 1 340 10 view .LVU117
 341 0074 C4F30512 		ubfx	r2, r4, #4, #6
 342              	.LVL6:
 341:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 343              		.loc 1 341 5 is_stmt 1 view .LVU118
 342:Core/Src/system_stm32h7xx.c **** 
 344              		.loc 1 342 5 view .LVU119
 344:Core/Src/system_stm32h7xx.c ****     {
 345              		.loc 1 344 5 view .LVU120
 344:Core/Src/system_stm32h7xx.c ****     {
 346              		.loc 1 344 8 is_stmt 0 view .LVU121
 347 0078 DED0     		beq	.L17
 342:Core/Src/system_stm32h7xx.c **** 
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 15


 348              		.loc 1 342 85 view .LVU122
 349 007a C0F3CC00 		ubfx	r0, r0, #3, #13
 350              	.LVL7:
 341:Core/Src/system_stm32h7xx.c ****     fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 351              		.loc 1 341 15 view .LVU123
 352 007e 05F00105 		and	r5, r5, #1
 353              	.LVL8:
 339:Core/Src/system_stm32h7xx.c ****     pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 354              		.loc 1 339 15 view .LVU124
 355 0082 01F00301 		and	r1, r1, #3
 356              	.LVL9:
 342:Core/Src/system_stm32h7xx.c **** 
 357              		.loc 1 342 23 view .LVU125
 358 0086 05FB00F0 		mul	r0, r5, r0
 359 008a 0129     		cmp	r1, #1
 342:Core/Src/system_stm32h7xx.c **** 
 360              		.loc 1 342 12 view .LVU126
 361 008c 07EE900A 		vmov	s15, r0	@ int
 362 0090 F8EEE77A 		vcvt.f32.s32	s15, s15
 346:Core/Src/system_stm32h7xx.c ****       {
 363              		.loc 1 346 7 is_stmt 1 view .LVU127
 364 0094 4FD0     		beq	.L19
 365 0096 0229     		cmp	r1, #2
 366 0098 33D0     		beq	.L20
 364:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 367              		.loc 1 364 11 view .LVU128
 364:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 368              		.loc 1 364 41 is_stmt 0 view .LVU129
 369 009a 1868     		ldr	r0, [r3]
 370              	.LVL10:
 365:Core/Src/system_stm32h7xx.c ****         break;
 371              		.loc 1 365 11 is_stmt 1 view .LVU130
 365:Core/Src/system_stm32h7xx.c ****         break;
 372              		.loc 1 365 41 is_stmt 0 view .LVU131
 373 009c 07EE102A 		vmov	s14, r2	@ int
 364:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 374              		.loc 1 364 20 view .LVU132
 375 00a0 2949     		ldr	r1, .L29+4
 376              	.LVL11:
 365:Core/Src/system_stm32h7xx.c ****         break;
 377              		.loc 1 365 139 view .LVU133
 378 00a2 F7EE006A 		vmov.f32	s13, #1.0e+0
 365:Core/Src/system_stm32h7xx.c ****         break;
 379              		.loc 1 365 82 view .LVU134
 380 00a6 1B6B     		ldr	r3, [r3, #48]
 364:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 381              		.loc 1 364 62 view .LVU135
 382 00a8 C0F3C102 		ubfx	r2, r0, #3, #2
 383              	.LVL12:
 365:Core/Src/system_stm32h7xx.c ****         break;
 384              		.loc 1 365 41 view .LVU136
 385 00ac B8EEC75A 		vcvt.f32.s32	s10, s14
 365:Core/Src/system_stm32h7xx.c ****         break;
 386              		.loc 1 365 139 view .LVU137
 387 00b0 DFED295A 		vldr.32	s11, .L29+20
 365:Core/Src/system_stm32h7xx.c ****         break;
 388              		.loc 1 365 68 view .LVU138
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 16


 389 00b4 C3F30803 		ubfx	r3, r3, #0, #9
 364:Core/Src/system_stm32h7xx.c ****           pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_P
 390              		.loc 1 364 20 view .LVU139
 391 00b8 D140     		lsrs	r1, r1, r2
 365:Core/Src/system_stm32h7xx.c ****         break;
 392              		.loc 1 365 68 view .LVU140
 393 00ba 07EE103A 		vmov	s14, r3	@ int
 394              	.LVL13:
 365:Core/Src/system_stm32h7xx.c ****         break;
 395              		.loc 1 365 21 view .LVU141
 396 00be 06EE101A 		vmov	s12, r1	@ int
 365:Core/Src/system_stm32h7xx.c ****         break;
 397              		.loc 1 365 59 view .LVU142
 398 00c2 B8EEC77A 		vcvt.f32.s32	s14, s14
 365:Core/Src/system_stm32h7xx.c ****         break;
 399              		.loc 1 365 21 view .LVU143
 400 00c6 B8EEC66A 		vcvt.f32.s32	s12, s12
 365:Core/Src/system_stm32h7xx.c ****         break;
 401              		.loc 1 365 139 view .LVU144
 402 00ca 37EE267A 		vadd.f32	s14, s14, s13
 365:Core/Src/system_stm32h7xx.c ****         break;
 403              		.loc 1 365 39 view .LVU145
 404 00ce C6EE056A 		vdiv.f32	s13, s12, s10
 365:Core/Src/system_stm32h7xx.c ****         break;
 405              		.loc 1 365 139 view .LVU146
 406 00d2 A7EEA57A 		vfma.f32	s14, s15, s11
 365:Core/Src/system_stm32h7xx.c ****         break;
 407              		.loc 1 365 18 view .LVU147
 408 00d6 26EE877A 		vmul.f32	s14, s13, s14
 409              	.LVL14:
 366:Core/Src/system_stm32h7xx.c ****       }
 410              		.loc 1 366 9 is_stmt 1 view .LVU148
 411              	.L22:
 368:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 412              		.loc 1 368 7 view .LVU149
 368:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 413              		.loc 1 368 20 is_stmt 0 view .LVU150
 414 00da 1A4B     		ldr	r3, .L29
 415 00dc 1B6B     		ldr	r3, [r3, #48]
 416              	.LVL15:
 369:Core/Src/system_stm32h7xx.c ****     }
 417              		.loc 1 369 7 is_stmt 1 view .LVU151
 368:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 418              		.loc 1 368 50 is_stmt 0 view .LVU152
 419 00de C3F34623 		ubfx	r3, r3, #9, #7
 420              	.LVL16:
 368:Core/Src/system_stm32h7xx.c ****       common_system_clock =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 421              		.loc 1 368 12 view .LVU153
 422 00e2 0133     		adds	r3, r3, #1
 369:Core/Src/system_stm32h7xx.c ****     }
 423              		.loc 1 369 57 view .LVU154
 424 00e4 07EE903A 		vmov	s15, r3	@ int
 425 00e8 F8EEE77A 		vcvt.f32.s32	s15, s15
 369:Core/Src/system_stm32h7xx.c ****     }
 426              		.loc 1 369 40 view .LVU155
 427 00ec C7EE276A 		vdiv.f32	s13, s14, s15
 369:Core/Src/system_stm32h7xx.c ****     }
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 17


 428              		.loc 1 369 27 view .LVU156
 429 00f0 FCEEE67A 		vcvt.u32.f32	s15, s13
 430 00f4 17EE902A 		vmov	r2, s15	@ int
 431              	.LVL17:
 369:Core/Src/system_stm32h7xx.c ****     }
 432              		.loc 1 369 27 view .LVU157
 433 00f8 9EE7     		b	.L17
 434              	.LVL18:
 435              	.L23:
 327:Core/Src/system_stm32h7xx.c ****     break;
 436              		.loc 1 327 25 view .LVU158
 437 00fa 184A     		ldr	r2, .L29+24
 438 00fc 9CE7     		b	.L17
 439              	.L16:
 320:Core/Src/system_stm32h7xx.c ****   {
 440              		.loc 1 320 3 view .LVU159
 441 00fe 184A     		ldr	r2, .L29+28
 442 0100 9AE7     		b	.L17
 443              	.LVL19:
 444              	.L20:
 360:Core/Src/system_stm32h7xx.c ****         break;
 445              		.loc 1 360 11 is_stmt 1 view .LVU160
 360:Core/Src/system_stm32h7xx.c ****         break;
 446              		.loc 1 360 42 is_stmt 0 view .LVU161
 447 0102 07EE102A 		vmov	s14, r2	@ int
 360:Core/Src/system_stm32h7xx.c ****         break;
 448              		.loc 1 360 40 view .LVU162
 449 0106 9FED175A 		vldr.32	s10, .L29+32
 360:Core/Src/system_stm32h7xx.c ****         break;
 450              		.loc 1 360 42 view .LVU163
 451 010a B8EEC77A 		vcvt.f32.s32	s14, s14
 452              	.L28:
 360:Core/Src/system_stm32h7xx.c ****         break;
 453              		.loc 1 360 83 view .LVU164
 454 010e 1B6B     		ldr	r3, [r3, #48]
 360:Core/Src/system_stm32h7xx.c ****         break;
 455              		.loc 1 360 40 view .LVU165
 456 0110 C5EE076A 		vdiv.f32	s13, s10, s14
 360:Core/Src/system_stm32h7xx.c ****         break;
 457              		.loc 1 360 140 view .LVU166
 458 0114 9FED106A 		vldr.32	s12, .L29+20
 360:Core/Src/system_stm32h7xx.c ****         break;
 459              		.loc 1 360 69 view .LVU167
 460 0118 C3F30803 		ubfx	r3, r3, #0, #9
 461 011c 07EE103A 		vmov	s14, r3	@ int
 360:Core/Src/system_stm32h7xx.c ****         break;
 462              		.loc 1 360 140 view .LVU168
 463 0120 F7EE005A 		vmov.f32	s11, #1.0e+0
 360:Core/Src/system_stm32h7xx.c ****         break;
 464              		.loc 1 360 60 view .LVU169
 465 0124 B8EEC77A 		vcvt.f32.s32	s14, s14
 360:Core/Src/system_stm32h7xx.c ****         break;
 466              		.loc 1 360 140 view .LVU170
 467 0128 37EE257A 		vadd.f32	s14, s14, s11
 468 012c A7EE867A 		vfma.f32	s14, s15, s12
 360:Core/Src/system_stm32h7xx.c ****         break;
 469              		.loc 1 360 18 view .LVU171
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 18


 470 0130 26EE877A 		vmul.f32	s14, s13, s14
 471              	.LVL20:
 361:Core/Src/system_stm32h7xx.c **** 
 472              		.loc 1 361 9 is_stmt 1 view .LVU172
 473 0134 D1E7     		b	.L22
 474              	.LVL21:
 475              	.L19:
 356:Core/Src/system_stm32h7xx.c ****         break;
 476              		.loc 1 356 11 view .LVU173
 356:Core/Src/system_stm32h7xx.c ****         break;
 477              		.loc 1 356 42 is_stmt 0 view .LVU174
 478 0136 07EE102A 		vmov	s14, r2	@ int
 356:Core/Src/system_stm32h7xx.c ****         break;
 479              		.loc 1 356 40 view .LVU175
 480 013a 9FED0B5A 		vldr.32	s10, .L29+36
 356:Core/Src/system_stm32h7xx.c ****         break;
 481              		.loc 1 356 42 view .LVU176
 482 013e B8EEC77A 		vcvt.f32.s32	s14, s14
 483 0142 E4E7     		b	.L28
 484              	.L30:
 485              		.align	2
 486              	.L29:
 487 0144 00440258 		.word	1476543488
 488 0148 0090D003 		.word	64000000
 489 014c 00000000 		.word	.LANCHOR0
 490 0150 00000000 		.word	.LANCHOR1
 491 0154 00000000 		.word	.LANCHOR2
 492 0158 00000039 		.word	956301312
 493 015c 00093D00 		.word	4000000
 494 0160 40787D01 		.word	25000000
 495 0164 20BCBE4B 		.word	1270791200
 496 0168 0024744A 		.word	1249125376
 497              		.cfi_endproc
 498              	.LFE145:
 500              		.global	D1CorePrescTable
 501              		.global	SystemD2Clock
 502              		.global	SystemCoreClock
 503              		.section	.data.SystemCoreClock,"aw"
 504              		.align	2
 505              		.set	.LANCHOR2,. + 0
 508              	SystemCoreClock:
 509 0000 0090D003 		.word	64000000
 510              		.section	.data.SystemD2Clock,"aw"
 511              		.align	2
 512              		.set	.LANCHOR1,. + 0
 515              	SystemD2Clock:
 516 0000 0090D003 		.word	64000000
 517              		.section	.rodata.D1CorePrescTable,"a"
 518              		.align	2
 519              		.set	.LANCHOR0,. + 0
 522              	D1CorePrescTable:
 523 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 523      01020304 
 523      01020304 
 523      06
 524 000d 070809   		.ascii	"\007\010\011"
 525              		.text
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 19


 526              	.Letext0:
 527              		.file 2 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\\machine\\_default
 528              		.file 3 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\\sys\\_stdint.h"
 529              		.file 4 "Drivers/CMSIS/Include/core_cm7.h"
 530              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/system_stm32h7xx.h"
 531              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 532              		.file 7 "c:\\dev\\tools\\gcc-arm-none-eabi-10.3-2021.07\\arm-none-eabi\\include\\math.h"
ARM GAS  C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32h7xx.c
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:15     .text.SystemInit:00000000 $t
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:24     .text.SystemInit:00000000 SystemInit
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:186    .text.SystemInit:000000a8 $d
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:201    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:209    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:236    .text.SystemCoreClockUpdate:00000012 $d
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:487    .text.SystemCoreClockUpdate:00000144 $d
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:522    .rodata.D1CorePrescTable:00000000 D1CorePrescTable
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:515    .data.SystemD2Clock:00000000 SystemD2Clock
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:508    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:504    .data.SystemCoreClock:00000000 $d
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:511    .data.SystemD2Clock:00000000 $d
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:518    .rodata.D1CorePrescTable:00000000 $d
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:261    .text.SystemCoreClockUpdate:0000002b $d
C:\Users\MadeuxS\AppData\Local\Temp\ccThN6vL.s:261    .text.SystemCoreClockUpdate:0000002c $t

NO UNDEFINED SYMBOLS
