# Generated by Yosys 0.57 (git sha1 3aca86049, clang++ 18.1.8 -fPIC -O3)
autoidx 2
attribute \top 1
attribute \src "examples/patterns/basic/mux2/verilog/mux2_gate.v:1.1-11.10"
module \mux2_gate
  attribute \src "examples/patterns/basic/mux2/verilog/mux2_gate.v:3.12-3.13"
  wire input 1 \a
  attribute \src "examples/patterns/basic/mux2/verilog/mux2_gate.v:4.12-4.13"
  wire input 2 \b
  attribute \src "examples/patterns/basic/mux2/verilog/mux2_gate.v:5.12-5.15"
  wire input 3 \sel
  attribute \src "examples/patterns/basic/mux2/verilog/mux2_gate.v:6.12-6.13"
  wire output 4 \y
  attribute \src "examples/patterns/basic/mux2/verilog/mux2_gate.v:9.12-9.23"
  cell $mux $ternary$examples/patterns/basic/mux2/verilog/mux2_gate.v:9$1
    parameter \WIDTH 1
    connect \A \a
    connect \B \b
    connect \S \sel
    connect \Y \y
  end
end
