Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 16 14:18:24 2023
| Host         : PC1012002888 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file flySimulator_timing_summary_routed.rpt -pb flySimulator_timing_summary_routed.pb -rpx flySimulator_timing_summary_routed.rpx -warn_on_violation
| Design       : flySimulator
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (1)
6. checking no_output_delay (7)
7. checking multiple_clock (3118)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clockDivider0/clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3118)
---------------------------------
 There are 3118 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -22.730   -17383.164                    810                 9041        0.008        0.000                      0                 9041        2.633        0.000                       0                  3131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
    FeedbackClkOut      {0.000 12.500}       25.000          40.000          
      CLKFBIN           {0.000 12.500}       25.000          40.000          
    PixelClkInX5        {0.000 2.500}        5.000           200.000         
      PixelClkIO        {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
    FeedbackClkOut_1    {0.000 12.500}       25.000          40.000          
      CLKFBIN_1         {0.000 12.500}       25.000          40.000          
    PixelClkInX5_1      {0.000 2.500}        5.000           200.000         
      PixelClkIO_1      {0.000 10.000}       25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        -22.730   -17383.164                    810                 8998        0.181        0.000                      0                 8998        7.500        0.000                       0                  3105  
    FeedbackClkOut                                                                                                                                                       21.826        0.000                       0                     2  
      CLKFBIN                                                                                                                                                            23.751        0.000                       0                     1  
    PixelClkInX5                                                                                                                                                          3.333        0.000                       0                    11  
      PixelClkIO                                                                                                                                                         23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      -22.724   -17378.229                    810                 8998        0.181        0.000                      0                 8998        7.500        0.000                       0                  3105  
    FeedbackClkOut_1                                                                                                                                                     21.826        0.000                       0                     2  
      CLKFBIN_1                                                                                                                                                          23.751        0.000                       0                     1  
    PixelClkInX5_1                                                                                                                                                        3.333        0.000                       0                    11  
      PixelClkIO_1                                                                                                                                                       23.333        0.000                       0                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        -22.730   -17383.164                    810                 8998        0.008        0.000                      0                 8998  
clk_out1_clk_wiz_0    PixelClkIO                 18.441        0.000                      0                   38        0.143        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                 18.441        0.000                      0                   38        0.143        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      -22.730   -17383.164                    810                 8998        0.008        0.000                      0                 8998  
clk_out1_clk_wiz_0    PixelClkIO_1               18.441        0.000                      0                   38        0.143        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1               18.441        0.000                      0                   38        0.143        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         23.454        0.000                      0                    5        0.364        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         23.454        0.000                      0                    5        0.191        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       23.454        0.000                      0                    5        0.191        0.000                      0                    5  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       23.460        0.000                      0                    5        0.364        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          810  Failing Endpoints,  Worst Slack      -22.730ns,  Total Violation   -17383.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.730ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[529]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.394ns  (logic 18.705ns (39.467%)  route 28.690ns (60.533%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 22.915 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.408    35.661    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I3_O)        0.124    35.785 f  si_ad_change_buffer[127]_i_65/O
                         net (fo=128, routed)         1.847    37.632    si_ad_change_buffer[127]_i_65_n_0
    SLICE_X132Y83        LUT4 (Prop_lut4_I3_O)        0.124    37.756 r  si_ad_change_buffer[414]_i_265/O
                         net (fo=2, routed)           1.094    38.850    si_ad_change_buffer[414]_i_265_n_0
    SLICE_X127Y80        LUT6 (Prop_lut6_I0_O)        0.124    38.974 r  si_ad_change_buffer[529]_i_25/O
                         net (fo=4, routed)           0.982    39.956    si_ad_change_buffer[529]_i_25_n_0
    SLICE_X122Y78        LUT6 (Prop_lut6_I0_O)        0.124    40.080 r  si_ad_change_buffer[529]_i_21/O
                         net (fo=4, routed)           0.977    41.057    si_ad_change_buffer[529]_i_21_n_0
    SLICE_X116Y77        LUT6 (Prop_lut6_I0_O)        0.124    41.181 r  si_ad_change_buffer[529]_i_17/O
                         net (fo=4, routed)           1.275    42.456    si_ad_change_buffer[529]_i_17_n_0
    SLICE_X115Y74        LUT6 (Prop_lut6_I0_O)        0.124    42.580 r  si_ad_change_buffer[529]_i_13/O
                         net (fo=1, routed)           0.967    43.547    ROTATE_RIGHT05_in[529]
    SLICE_X115Y66        LUT4 (Prop_lut4_I3_O)        0.124    43.671 r  si_ad_change_buffer[529]_i_7/O
                         net (fo=1, routed)           0.650    44.321    ROTATE_RIGHT7_out[529]
    SLICE_X115Y63        LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  si_ad_change_buffer[529]_i_4/O
                         net (fo=1, routed)           0.433    44.878    si_ad_change_buffer[529]_i_4_n_0
    SLICE_X115Y63        LUT5 (Prop_lut5_I4_O)        0.124    45.002 r  si_ad_change_buffer[529]_i_1/O
                         net (fo=1, routed)           0.000    45.002    si_ad_change_buffer[529]_i_1_n_0
    SLICE_X115Y63        FDRE                                         r  si_ad_change_buffer_reg[529]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.726    22.915    clk_out1
    SLICE_X115Y63        FDRE                                         r  si_ad_change_buffer_reg[529]/C
                         clock pessimism             -0.499    22.416    
                         clock uncertainty           -0.173    22.243    
    SLICE_X115Y63        FDRE (Setup_fdre_C_D)        0.029    22.272    si_ad_change_buffer_reg[529]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -45.002    
  -------------------------------------------------------------------
                         slack                                -22.730    

Slack (VIOLATED) :        -22.567ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[539]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.230ns  (logic 18.705ns (39.604%)  route 28.525ns (60.396%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.555    35.808    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X106Y86        LUT6 (Prop_lut6_I3_O)        0.124    35.932 f  si_ad_change_buffer[414]_i_303/O
                         net (fo=128, routed)         1.429    37.361    si_ad_change_buffer[414]_i_303_n_0
    SLICE_X97Y82         LUT4 (Prop_lut4_I3_O)        0.124    37.485 r  si_ad_change_buffer[682]_i_25/O
                         net (fo=4, routed)           1.519    39.005    si_ad_change_buffer[682]_i_25_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124    39.129 r  si_ad_change_buffer[554]_i_25/O
                         net (fo=4, routed)           1.153    40.281    si_ad_change_buffer[554]_i_25_n_0
    SLICE_X112Y76        LUT6 (Prop_lut6_I0_O)        0.124    40.405 r  si_ad_change_buffer[554]_i_21/O
                         net (fo=4, routed)           0.720    41.125    si_ad_change_buffer[554]_i_21_n_0
    SLICE_X114Y75        LUT6 (Prop_lut6_I5_O)        0.124    41.249 r  si_ad_change_buffer[542]_i_17/O
                         net (fo=4, routed)           1.104    42.353    si_ad_change_buffer[542]_i_17_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I5_O)        0.124    42.477 r  si_ad_change_buffer[539]_i_13/O
                         net (fo=1, routed)           0.607    43.084    ROTATE_RIGHT05_in[539]
    SLICE_X111Y69        LUT4 (Prop_lut4_I3_O)        0.124    43.208 r  si_ad_change_buffer[539]_i_7/O
                         net (fo=1, routed)           0.977    44.185    ROTATE_RIGHT7_out[539]
    SLICE_X111Y65        LUT6 (Prop_lut6_I0_O)        0.124    44.309 r  si_ad_change_buffer[539]_i_4/O
                         net (fo=1, routed)           0.405    44.714    si_ad_change_buffer[539]_i_4_n_0
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.124    44.838 r  si_ad_change_buffer[539]_i_1/O
                         net (fo=1, routed)           0.000    44.838    si_ad_change_buffer[539]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  si_ad_change_buffer_reg[539]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.724    22.913    clk_out1
    SLICE_X111Y63        FDRE                                         r  si_ad_change_buffer_reg[539]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X111Y63        FDRE (Setup_fdre_C_D)        0.029    22.270    si_ad_change_buffer_reg[539]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -44.838    
  -------------------------------------------------------------------
                         slack                                -22.567    

Slack (VIOLATED) :        -22.506ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.285ns  (logic 18.705ns (39.558%)  route 28.580ns (60.442%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.594    35.847    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X122Y96        LUT4 (Prop_lut4_I2_O)        0.124    35.971 r  si_ad_change_buffer[414]_i_306/O
                         net (fo=90, routed)          1.974    37.945    si_ad_change_buffer[414]_i_306_n_0
    SLICE_X143Y93        LUT6 (Prop_lut6_I1_O)        0.124    38.069 r  si_ad_change_buffer[414]_i_215/O
                         net (fo=3, routed)           1.227    39.296    si_ad_change_buffer[414]_i_215_n_0
    SLICE_X143Y87        LUT5 (Prop_lut5_I0_O)        0.124    39.420 r  si_ad_change_buffer[414]_i_87/O
                         net (fo=4, routed)           1.044    40.464    si_ad_change_buffer[414]_i_87_n_0
    SLICE_X139Y84        LUT6 (Prop_lut6_I3_O)        0.124    40.588 r  si_ad_change_buffer[431]_i_21/O
                         net (fo=4, routed)           1.124    41.711    si_ad_change_buffer[431]_i_21_n_0
    SLICE_X141Y81        LUT6 (Prop_lut6_I0_O)        0.124    41.835 r  si_ad_change_buffer[431]_i_17/O
                         net (fo=4, routed)           0.661    42.496    si_ad_change_buffer[431]_i_17_n_0
    SLICE_X143Y82        LUT6 (Prop_lut6_I5_O)        0.124    42.620 r  si_ad_change_buffer[428]_i_13/O
                         net (fo=1, routed)           0.879    43.499    ROTATE_RIGHT05_in[428]
    SLICE_X144Y83        LUT4 (Prop_lut4_I3_O)        0.124    43.623 r  si_ad_change_buffer[428]_i_7/O
                         net (fo=1, routed)           0.570    44.193    ROTATE_RIGHT7_out[428]
    SLICE_X146Y83        LUT6 (Prop_lut6_I0_O)        0.124    44.317 r  si_ad_change_buffer[428]_i_4/O
                         net (fo=1, routed)           0.452    44.769    si_ad_change_buffer[428]_i_4_n_0
    SLICE_X146Y83        LUT5 (Prop_lut5_I4_O)        0.124    44.893 r  si_ad_change_buffer[428]_i_1/O
                         net (fo=1, routed)           0.000    44.893    si_ad_change_buffer[428]_i_1_n_0
    SLICE_X146Y83        FDRE                                         r  si_ad_change_buffer_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.793    22.982    clk_out1
    SLICE_X146Y83        FDRE                                         r  si_ad_change_buffer_reg[428]/C
                         clock pessimism             -0.499    22.483    
                         clock uncertainty           -0.173    22.310    
    SLICE_X146Y83        FDRE (Setup_fdre_C_D)        0.077    22.387    si_ad_change_buffer_reg[428]
  -------------------------------------------------------------------
                         required time                         22.387    
                         arrival time                         -44.893    
  -------------------------------------------------------------------
                         slack                                -22.506    

Slack (VIOLATED) :        -22.501ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.215ns  (logic 18.705ns (39.617%)  route 28.510ns (60.383%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 22.916 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.555    35.808    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X106Y86        LUT6 (Prop_lut6_I3_O)        0.124    35.932 f  si_ad_change_buffer[414]_i_303/O
                         net (fo=128, routed)         1.462    37.395    si_ad_change_buffer[414]_i_303_n_0
    SLICE_X98Y82         LUT4 (Prop_lut4_I3_O)        0.124    37.519 r  si_ad_change_buffer[688]_i_26/O
                         net (fo=4, routed)           1.102    38.621    si_ad_change_buffer[688]_i_26_n_0
    SLICE_X106Y80        LUT6 (Prop_lut6_I1_O)        0.124    38.745 r  si_ad_change_buffer[560]_i_25/O
                         net (fo=4, routed)           1.632    40.378    si_ad_change_buffer[560]_i_25_n_0
    SLICE_X126Y77        LUT6 (Prop_lut6_I5_O)        0.124    40.502 r  si_ad_change_buffer[512]_i_21/O
                         net (fo=4, routed)           0.739    41.241    si_ad_change_buffer[512]_i_21_n_0
    SLICE_X125Y76        LUT6 (Prop_lut6_I3_O)        0.124    41.365 r  si_ad_change_buffer[508]_i_17/O
                         net (fo=4, routed)           1.064    42.429    si_ad_change_buffer[508]_i_17_n_0
    SLICE_X124Y73        LUT6 (Prop_lut6_I0_O)        0.124    42.553 r  si_ad_change_buffer[508]_i_13/O
                         net (fo=1, routed)           0.755    43.307    ROTATE_RIGHT05_in[508]
    SLICE_X124Y70        LUT4 (Prop_lut4_I3_O)        0.124    43.431 r  si_ad_change_buffer[508]_i_7/O
                         net (fo=1, routed)           0.695    44.126    ROTATE_RIGHT7_out[508]
    SLICE_X124Y68        LUT6 (Prop_lut6_I0_O)        0.124    44.250 r  si_ad_change_buffer[508]_i_4/O
                         net (fo=1, routed)           0.448    44.699    si_ad_change_buffer[508]_i_4_n_0
    SLICE_X124Y66        LUT5 (Prop_lut5_I4_O)        0.124    44.823 r  si_ad_change_buffer[508]_i_1/O
                         net (fo=1, routed)           0.000    44.823    si_ad_change_buffer[508]_i_1_n_0
    SLICE_X124Y66        FDRE                                         r  si_ad_change_buffer_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.727    22.916    clk_out1
    SLICE_X124Y66        FDRE                                         r  si_ad_change_buffer_reg[508]/C
                         clock pessimism             -0.499    22.417    
                         clock uncertainty           -0.173    22.244    
    SLICE_X124Y66        FDRE (Setup_fdre_C_D)        0.077    22.321    si_ad_change_buffer_reg[508]
  -------------------------------------------------------------------
                         required time                         22.321    
                         arrival time                         -44.823    
  -------------------------------------------------------------------
                         slack                                -22.501    

Slack (VIOLATED) :        -22.494ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[761]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.261ns  (logic 18.705ns (39.578%)  route 28.556ns (60.422%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 22.898 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.200    35.453    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I1_O)        0.124    35.577 r  si_ad_change_buffer[414]_i_309/O
                         net (fo=128, routed)         1.971    37.548    si_ad_change_buffer[414]_i_309_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I1_O)        0.124    37.672 r  si_ad_change_buffer[799]_i_724/O
                         net (fo=4, routed)           1.350    39.022    si_ad_change_buffer[799]_i_724_n_0
    SLICE_X79Y93         LUT6 (Prop_lut6_I3_O)        0.124    39.146 r  si_ad_change_buffer[795]_i_33/O
                         net (fo=4, routed)           1.400    40.545    si_ad_change_buffer[795]_i_33_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I1_O)        0.124    40.669 r  si_ad_change_buffer[763]_i_24/O
                         net (fo=4, routed)           0.804    41.474    si_ad_change_buffer[763]_i_24_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.124    41.598 r  si_ad_change_buffer[763]_i_18/O
                         net (fo=4, routed)           1.018    42.615    si_ad_change_buffer[763]_i_18_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124    42.739 r  si_ad_change_buffer[761]_i_13/O
                         net (fo=1, routed)           0.651    43.390    ROTATE_RIGHT05_in[761]
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    43.514 r  si_ad_change_buffer[761]_i_7/O
                         net (fo=1, routed)           0.793    44.308    ROTATE_RIGHT7_out[761]
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    44.432 r  si_ad_change_buffer[761]_i_4/O
                         net (fo=1, routed)           0.313    44.745    si_ad_change_buffer[761]_i_4_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I4_O)        0.124    44.869 r  si_ad_change_buffer[761]_i_1/O
                         net (fo=1, routed)           0.000    44.869    si_ad_change_buffer[761]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  si_ad_change_buffer_reg[761]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.709    22.898    clk_out1
    SLICE_X56Y86         FDRE                                         r  si_ad_change_buffer_reg[761]/C
                         clock pessimism             -0.427    22.471    
                         clock uncertainty           -0.173    22.298    
    SLICE_X56Y86         FDRE (Setup_fdre_C_D)        0.077    22.375    si_ad_change_buffer_reg[761]
  -------------------------------------------------------------------
                         required time                         22.375    
                         arrival time                         -44.869    
  -------------------------------------------------------------------
                         slack                                -22.494    

Slack (VIOLATED) :        -22.461ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[324]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.081ns  (logic 18.705ns (39.729%)  route 28.376ns (60.271%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=2 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 22.827 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.058    35.311    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X109Y94        LUT5 (Prop_lut5_I1_O)        0.124    35.435 r  si_ad_change_buffer[510]_i_28/O
                         net (fo=128, routed)         1.824    37.259    si_ad_change_buffer[510]_i_28_n_0
    SLICE_X123Y86        LUT6 (Prop_lut6_I3_O)        0.124    37.383 r  si_ad_change_buffer[440]_i_26/O
                         net (fo=3, routed)           0.812    38.195    si_ad_change_buffer[440]_i_26_n_0
    SLICE_X125Y89        LUT5 (Prop_lut5_I0_O)        0.124    38.319 r  si_ad_change_buffer[376]_i_30/O
                         net (fo=4, routed)           1.232    39.551    si_ad_change_buffer[376]_i_30_n_0
    SLICE_X129Y93        LUT6 (Prop_lut6_I0_O)        0.124    39.675 r  si_ad_change_buffer[328]_i_23/O
                         net (fo=4, routed)           1.153    40.828    si_ad_change_buffer[328]_i_23_n_0
    SLICE_X136Y98        LUT6 (Prop_lut6_I1_O)        0.124    40.952 r  si_ad_change_buffer[324]_i_19/O
                         net (fo=4, routed)           1.203    42.155    si_ad_change_buffer[324]_i_19_n_0
    SLICE_X142Y100       LUT6 (Prop_lut6_I5_O)        0.124    42.279 r  si_ad_change_buffer[324]_i_15/O
                         net (fo=1, routed)           0.586    42.865    ROTATE_LEFT02_in[324]
    SLICE_X146Y100       LUT4 (Prop_lut4_I3_O)        0.124    42.989 r  si_ad_change_buffer[324]_i_9/O
                         net (fo=1, routed)           0.958    43.947    ROTATE_LEFT4_out[324]
    SLICE_X150Y101       LUT6 (Prop_lut6_I5_O)        0.124    44.071 r  si_ad_change_buffer[324]_i_4/O
                         net (fo=1, routed)           0.493    44.565    si_ad_change_buffer[324]_i_4_n_0
    SLICE_X150Y101       LUT5 (Prop_lut5_I4_O)        0.124    44.689 r  si_ad_change_buffer[324]_i_1/O
                         net (fo=1, routed)           0.000    44.689    si_ad_change_buffer[324]_i_1_n_0
    SLICE_X150Y101       FDRE                                         r  si_ad_change_buffer_reg[324]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.637    22.827    clk_out1
    SLICE_X150Y101       FDRE                                         r  si_ad_change_buffer_reg[324]/C
                         clock pessimism             -0.507    22.319    
                         clock uncertainty           -0.173    22.146    
    SLICE_X150Y101       FDRE (Setup_fdre_C_D)        0.081    22.227    si_ad_change_buffer_reg[324]
  -------------------------------------------------------------------
                         required time                         22.227    
                         arrival time                         -44.689    
  -------------------------------------------------------------------
                         slack                                -22.461    

Slack (VIOLATED) :        -22.452ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.217ns  (logic 18.705ns (39.615%)  route 28.512ns (60.385%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.107ns = ( 22.893 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.883    37.945    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I0_O)        0.124    38.069 r  si_ad_change_buffer[8]_i_23/O
                         net (fo=1, routed)           1.259    39.328    si_ad_change_buffer[8]_i_23_n_0
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.124    39.452 r  si_ad_change_buffer[8]_i_21/O
                         net (fo=3, routed)           1.218    40.670    si_ad_change_buffer[8]_i_21_n_0
    SLICE_X95Y101        LUT6 (Prop_lut6_I5_O)        0.124    40.794 r  si_ad_change_buffer[8]_i_19/O
                         net (fo=4, routed)           1.408    42.202    si_ad_change_buffer[8]_i_19_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I3_O)        0.124    42.326 r  si_ad_change_buffer[6]_i_18/O
                         net (fo=1, routed)           0.502    42.828    ROTATE_LEFT02_in[6]
    SLICE_X82Y105        LUT6 (Prop_lut6_I5_O)        0.124    42.952 r  si_ad_change_buffer[6]_i_11/O
                         net (fo=1, routed)           1.115    44.067    ROTATE_LEFT4_out[6]
    SLICE_X70Y104        LUT6 (Prop_lut6_I5_O)        0.124    44.191 r  si_ad_change_buffer[6]_i_5/O
                         net (fo=1, routed)           0.510    44.700    si_ad_change_buffer[6]_i_5_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I5_O)        0.124    44.824 r  si_ad_change_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    44.824    si_ad_change_buffer[6]_i_1_n_0
    SLICE_X70Y97         FDRE                                         r  si_ad_change_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.704    22.893    clk_out1
    SLICE_X70Y97         FDRE                                         r  si_ad_change_buffer_reg[6]/C
                         clock pessimism             -0.427    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X70Y97         FDRE (Setup_fdre_C_D)        0.079    22.372    si_ad_change_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                         -44.824    
  -------------------------------------------------------------------
                         slack                                -22.452    

Slack (VIOLATED) :        -22.450ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.971ns  (logic 18.705ns (39.822%)  route 28.266ns (60.178%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.269ns = ( 22.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.883    37.945    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I0_O)        0.124    38.069 r  si_ad_change_buffer[8]_i_23/O
                         net (fo=1, routed)           1.259    39.328    si_ad_change_buffer[8]_i_23_n_0
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.124    39.452 r  si_ad_change_buffer[8]_i_21/O
                         net (fo=3, routed)           1.218    40.670    si_ad_change_buffer[8]_i_21_n_0
    SLICE_X95Y101        LUT6 (Prop_lut6_I5_O)        0.124    40.794 r  si_ad_change_buffer[8]_i_19/O
                         net (fo=4, routed)           1.452    42.246    si_ad_change_buffer[8]_i_19_n_0
    SLICE_X83Y104        LUT6 (Prop_lut6_I5_O)        0.124    42.370 r  si_ad_change_buffer[8]_i_17/O
                         net (fo=1, routed)           0.498    42.868    ROTATE_LEFT02_in[8]
    SLICE_X82Y103        LUT6 (Prop_lut6_I5_O)        0.124    42.992 r  si_ad_change_buffer[8]_i_11/O
                         net (fo=1, routed)           0.907    43.899    ROTATE_LEFT4_out[8]
    SLICE_X70Y103        LUT6 (Prop_lut6_I5_O)        0.124    44.023 r  si_ad_change_buffer[8]_i_5/O
                         net (fo=1, routed)           0.432    44.455    si_ad_change_buffer[8]_i_5_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I5_O)        0.124    44.579 r  si_ad_change_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    44.579    si_ad_change_buffer[8]_i_1_n_0
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.541    22.731    clk_out1
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[8]/C
                         clock pessimism             -0.507    22.223    
                         clock uncertainty           -0.173    22.050    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.079    22.129    si_ad_change_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                         -44.579    
  -------------------------------------------------------------------
                         slack                                -22.450    

Slack (VIOLATED) :        -22.446ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[755]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.162ns  (logic 18.705ns (39.661%)  route 28.457ns (60.339%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.105ns = ( 22.895 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.200    35.453    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I1_O)        0.124    35.577 r  si_ad_change_buffer[414]_i_309/O
                         net (fo=128, routed)         1.971    37.548    si_ad_change_buffer[414]_i_309_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I1_O)        0.124    37.672 r  si_ad_change_buffer[799]_i_724/O
                         net (fo=4, routed)           1.350    39.022    si_ad_change_buffer[799]_i_724_n_0
    SLICE_X79Y93         LUT6 (Prop_lut6_I3_O)        0.124    39.146 r  si_ad_change_buffer[795]_i_33/O
                         net (fo=4, routed)           1.400    40.545    si_ad_change_buffer[795]_i_33_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I1_O)        0.124    40.669 r  si_ad_change_buffer[763]_i_24/O
                         net (fo=4, routed)           0.948    41.617    si_ad_change_buffer[763]_i_24_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I1_O)        0.124    41.741 r  si_ad_change_buffer[755]_i_17/O
                         net (fo=4, routed)           0.852    42.593    si_ad_change_buffer[755]_i_17_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    42.717 r  si_ad_change_buffer[755]_i_13/O
                         net (fo=1, routed)           0.667    43.384    ROTATE_RIGHT05_in[755]
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.124    43.508 r  si_ad_change_buffer[755]_i_7/O
                         net (fo=1, routed)           0.727    44.235    ROTATE_RIGHT7_out[755]
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    44.359 r  si_ad_change_buffer[755]_i_4/O
                         net (fo=1, routed)           0.287    44.646    si_ad_change_buffer[755]_i_4_n_0
    SLICE_X59Y82         LUT5 (Prop_lut5_I4_O)        0.124    44.770 r  si_ad_change_buffer[755]_i_1/O
                         net (fo=1, routed)           0.000    44.770    si_ad_change_buffer[755]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  si_ad_change_buffer_reg[755]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.706    22.895    clk_out1
    SLICE_X59Y82         FDRE                                         r  si_ad_change_buffer_reg[755]/C
                         clock pessimism             -0.427    22.468    
                         clock uncertainty           -0.173    22.295    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)        0.029    22.324    si_ad_change_buffer_reg[755]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                         -44.770    
  -------------------------------------------------------------------
                         slack                                -22.446    

Slack (VIOLATED) :        -22.425ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.949ns  (logic 18.705ns (39.841%)  route 28.244ns (60.159%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.269ns = ( 22.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.975    38.037    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X114Y93        LUT6 (Prop_lut6_I3_O)        0.124    38.161 r  si_ad_change_buffer[72]_i_25/O
                         net (fo=4, routed)           1.097    39.257    si_ad_change_buffer[72]_i_25_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.124    39.381 r  si_ad_change_buffer[56]_i_23/O
                         net (fo=4, routed)           1.382    40.763    si_ad_change_buffer[56]_i_23_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I1_O)        0.124    40.887 r  si_ad_change_buffer[52]_i_19/O
                         net (fo=4, routed)           1.030    41.918    si_ad_change_buffer[52]_i_19_n_0
    SLICE_X78Y103        LUT6 (Prop_lut6_I5_O)        0.124    42.042 r  si_ad_change_buffer[52]_i_15/O
                         net (fo=1, routed)           0.920    42.962    ROTATE_LEFT02_in[52]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.124    43.086 r  si_ad_change_buffer[52]_i_9/O
                         net (fo=1, routed)           0.638    43.724    ROTATE_LEFT4_out[52]
    SLICE_X70Y103        LUT6 (Prop_lut6_I5_O)        0.124    43.848 r  si_ad_change_buffer[52]_i_4/O
                         net (fo=1, routed)           0.584    44.433    si_ad_change_buffer[52]_i_4_n_0
    SLICE_X68Y103        LUT5 (Prop_lut5_I4_O)        0.124    44.557 r  si_ad_change_buffer[52]_i_1/O
                         net (fo=1, routed)           0.000    44.557    si_ad_change_buffer[52]_i_1_n_0
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.541    22.731    clk_out1
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[52]/C
                         clock pessimism             -0.507    22.223    
                         clock uncertainty           -0.173    22.050    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.081    22.131    si_ad_change_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                         -44.557    
  -------------------------------------------------------------------
                         slack                                -22.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mem_dina_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.164ns (19.441%)  route 0.680ns (80.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.581    -0.667    clk_out1
    SLICE_X62Y104        FDRE                                         r  mem_dina_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.503 r  mem_dina_reg[11]/Q
                         net (fo=2, routed)           0.680     0.177    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y15         RAMB36E1                                     r  blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.952    -0.341    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.040    -0.300    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.004    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[505]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.654    -0.593    clk_out1
    SLICE_X128Y67        FDRE                                         r  si_ad_change_buffer_reg[505]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  si_ad_change_buffer_reg[505]/Q
                         net (fo=1, routed)           0.116    -0.313    si_ad_change_buffer_reg_n_0_[505]
    SLICE_X129Y67        FDRE                                         r  mem_dina_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.927    -0.366    clk_out1
    SLICE_X129Y67        FDRE                                         r  mem_dina_reg[505]/C
                         clock pessimism             -0.214    -0.580    
    SLICE_X129Y67        FDRE (Hold_fdre_C_D)         0.070    -0.510    mem_dina_reg[505]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_mem_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_offset_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.585    -0.663    rxByteUart0/clk_out1
    SLICE_X44Y108        FDRE                                         r  rxByteUart0/uart_mem_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  rxByteUart0/uart_mem_offset_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.386    uart_mem_offset[9]
    SLICE_X44Y107        FDRE                                         r  mem_offset_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  mem_offset_reg[9]/C
                         clock pessimism             -0.210    -0.647    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.063    -0.584    mem_offset_reg[9]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_integer_rotate_speed_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            integer_rotate_speed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.584    -0.664    rxByteUart0/clk_out1
    SLICE_X51Y111        FDRE                                         r  rxByteUart0/uart_integer_rotate_speed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  rxByteUart0/uart_integer_rotate_speed_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.380    uart_integer_rotate_speed[6]
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.854    -0.439    clk_out1
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[6]/C
                         clock pessimism             -0.209    -0.648    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.070    -0.578    integer_rotate_speed_reg[6]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.654    -0.593    clk_out1
    SLICE_X128Y67        FDRE                                         r  si_ad_change_buffer_reg[500]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  si_ad_change_buffer_reg[500]/Q
                         net (fo=1, routed)           0.110    -0.319    si_ad_change_buffer_reg_n_0_[500]
    SLICE_X128Y66        FDRE                                         r  mem_dina_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.928    -0.365    clk_out1
    SLICE_X128Y66        FDRE                                         r  mem_dina_reg[500]/C
                         clock pessimism             -0.213    -0.578    
    SLICE_X128Y66        FDRE (Hold_fdre_C_D)         0.059    -0.519    mem_dina_reg[500]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.117%)  route 0.165ns (53.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.580    -0.668    clk_out1
    SLICE_X45Y117        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.165    -0.362    uart_value_ad__0[11]
    SLICE_X47Y116        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.849    -0.444    clk_out1
    SLICE_X47Y116        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.189    -0.633    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.070    -0.563    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[526]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[526]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.653    -0.594    clk_out1
    SLICE_X116Y67        FDRE                                         r  si_ad_change_buffer_reg[526]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  si_ad_change_buffer_reg[526]/Q
                         net (fo=1, routed)           0.116    -0.314    si_ad_change_buffer_reg_n_0_[526]
    SLICE_X117Y67        FDRE                                         r  mem_dina_reg[526]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.926    -0.367    clk_out1
    SLICE_X117Y67        FDRE                                         r  mem_dina_reg[526]/C
                         clock pessimism             -0.214    -0.581    
    SLICE_X117Y67        FDRE (Hold_fdre_C_D)         0.066    -0.515    mem_dina_reg[526]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_integer_rotate_speed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            integer_rotate_speed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.584    -0.664    rxByteUart0/clk_out1
    SLICE_X51Y111        FDRE                                         r  rxByteUart0/uart_integer_rotate_speed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  rxByteUart0/uart_integer_rotate_speed_reg[7]/Q
                         net (fo=1, routed)           0.144    -0.379    uart_integer_rotate_speed[7]
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.854    -0.439    clk_out1
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[7]/C
                         clock pessimism             -0.209    -0.648    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.066    -0.582    integer_rotate_speed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.616    -0.632    vga0/clk_out1
    SLICE_X39Y106        FDSE                                         r  vga0/vid_screen_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDSE (Prop_fdse_C_Q)         0.141    -0.491 r  vga0/vid_screen_v_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.336    vid_screen_v[2]
    SLICE_X41Y106        FDRE                                         r  mem_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.888    -0.405    clk_out1
    SLICE_X41Y106        FDRE                                         r  mem_addrb_reg[2]/C
                         clock pessimism             -0.211    -0.616    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.075    -0.541    mem_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.580    -0.668    clk_out1
    SLICE_X49Y117        FDRE                                         r  si_ad_value_vector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  si_ad_value_vector_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.356    si_ad_value_vector[7]
    SLICE_X51Y117        FDRE                                         r  si_ad_value_bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.848    -0.445    clk_out1
    SLICE_X51Y117        FDRE                                         r  si_ad_value_bit_reg[7]/C
                         clock pessimism             -0.189    -0.634    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.070    -0.564    si_ad_value_bit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X8Y18     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X8Y18     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y16     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y16     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X126Y67    mem_dina_reg[456]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y117    uart0/bitzaehler_rcv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y117    uart0/bitzaehler_rcv_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y117    uart0/byte_rcv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y117    uart0/byte_rcv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y117    uart0/byte_rcv_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y117    uart0/byte_rcv_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y117    uart0/byte_rcv_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X135Y68    mem_dina_reg[450]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X117Y69    mem_dina_reg[451]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X134Y68    mem_dina_reg[452]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X130Y69    mem_dina_reg[453]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y60    mem_dina_reg[459]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X44Y86     mem_dina_reg[45]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X137Y62    mem_dina_reg[461]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X137Y62    mem_dina_reg[463]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          810  Failing Endpoints,  Worst Slack      -22.724ns,  Total Violation   -17378.228ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.724ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[529]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.394ns  (logic 18.705ns (39.467%)  route 28.690ns (60.533%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 22.915 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.408    35.661    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I3_O)        0.124    35.785 f  si_ad_change_buffer[127]_i_65/O
                         net (fo=128, routed)         1.847    37.632    si_ad_change_buffer[127]_i_65_n_0
    SLICE_X132Y83        LUT4 (Prop_lut4_I3_O)        0.124    37.756 r  si_ad_change_buffer[414]_i_265/O
                         net (fo=2, routed)           1.094    38.850    si_ad_change_buffer[414]_i_265_n_0
    SLICE_X127Y80        LUT6 (Prop_lut6_I0_O)        0.124    38.974 r  si_ad_change_buffer[529]_i_25/O
                         net (fo=4, routed)           0.982    39.956    si_ad_change_buffer[529]_i_25_n_0
    SLICE_X122Y78        LUT6 (Prop_lut6_I0_O)        0.124    40.080 r  si_ad_change_buffer[529]_i_21/O
                         net (fo=4, routed)           0.977    41.057    si_ad_change_buffer[529]_i_21_n_0
    SLICE_X116Y77        LUT6 (Prop_lut6_I0_O)        0.124    41.181 r  si_ad_change_buffer[529]_i_17/O
                         net (fo=4, routed)           1.275    42.456    si_ad_change_buffer[529]_i_17_n_0
    SLICE_X115Y74        LUT6 (Prop_lut6_I0_O)        0.124    42.580 r  si_ad_change_buffer[529]_i_13/O
                         net (fo=1, routed)           0.967    43.547    ROTATE_RIGHT05_in[529]
    SLICE_X115Y66        LUT4 (Prop_lut4_I3_O)        0.124    43.671 r  si_ad_change_buffer[529]_i_7/O
                         net (fo=1, routed)           0.650    44.321    ROTATE_RIGHT7_out[529]
    SLICE_X115Y63        LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  si_ad_change_buffer[529]_i_4/O
                         net (fo=1, routed)           0.433    44.878    si_ad_change_buffer[529]_i_4_n_0
    SLICE_X115Y63        LUT5 (Prop_lut5_I4_O)        0.124    45.002 r  si_ad_change_buffer[529]_i_1/O
                         net (fo=1, routed)           0.000    45.002    si_ad_change_buffer[529]_i_1_n_0
    SLICE_X115Y63        FDRE                                         r  si_ad_change_buffer_reg[529]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.726    22.915    clk_out1
    SLICE_X115Y63        FDRE                                         r  si_ad_change_buffer_reg[529]/C
                         clock pessimism             -0.499    22.416    
                         clock uncertainty           -0.167    22.249    
    SLICE_X115Y63        FDRE (Setup_fdre_C_D)        0.029    22.278    si_ad_change_buffer_reg[529]
  -------------------------------------------------------------------
                         required time                         22.278    
                         arrival time                         -45.002    
  -------------------------------------------------------------------
                         slack                                -22.724    

Slack (VIOLATED) :        -22.561ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[539]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.230ns  (logic 18.705ns (39.604%)  route 28.525ns (60.396%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.555    35.808    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X106Y86        LUT6 (Prop_lut6_I3_O)        0.124    35.932 f  si_ad_change_buffer[414]_i_303/O
                         net (fo=128, routed)         1.429    37.361    si_ad_change_buffer[414]_i_303_n_0
    SLICE_X97Y82         LUT4 (Prop_lut4_I3_O)        0.124    37.485 r  si_ad_change_buffer[682]_i_25/O
                         net (fo=4, routed)           1.519    39.005    si_ad_change_buffer[682]_i_25_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124    39.129 r  si_ad_change_buffer[554]_i_25/O
                         net (fo=4, routed)           1.153    40.281    si_ad_change_buffer[554]_i_25_n_0
    SLICE_X112Y76        LUT6 (Prop_lut6_I0_O)        0.124    40.405 r  si_ad_change_buffer[554]_i_21/O
                         net (fo=4, routed)           0.720    41.125    si_ad_change_buffer[554]_i_21_n_0
    SLICE_X114Y75        LUT6 (Prop_lut6_I5_O)        0.124    41.249 r  si_ad_change_buffer[542]_i_17/O
                         net (fo=4, routed)           1.104    42.353    si_ad_change_buffer[542]_i_17_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I5_O)        0.124    42.477 r  si_ad_change_buffer[539]_i_13/O
                         net (fo=1, routed)           0.607    43.084    ROTATE_RIGHT05_in[539]
    SLICE_X111Y69        LUT4 (Prop_lut4_I3_O)        0.124    43.208 r  si_ad_change_buffer[539]_i_7/O
                         net (fo=1, routed)           0.977    44.185    ROTATE_RIGHT7_out[539]
    SLICE_X111Y65        LUT6 (Prop_lut6_I0_O)        0.124    44.309 r  si_ad_change_buffer[539]_i_4/O
                         net (fo=1, routed)           0.405    44.714    si_ad_change_buffer[539]_i_4_n_0
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.124    44.838 r  si_ad_change_buffer[539]_i_1/O
                         net (fo=1, routed)           0.000    44.838    si_ad_change_buffer[539]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  si_ad_change_buffer_reg[539]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.724    22.913    clk_out1
    SLICE_X111Y63        FDRE                                         r  si_ad_change_buffer_reg[539]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.167    22.247    
    SLICE_X111Y63        FDRE (Setup_fdre_C_D)        0.029    22.276    si_ad_change_buffer_reg[539]
  -------------------------------------------------------------------
                         required time                         22.276    
                         arrival time                         -44.838    
  -------------------------------------------------------------------
                         slack                                -22.561    

Slack (VIOLATED) :        -22.500ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.285ns  (logic 18.705ns (39.558%)  route 28.580ns (60.442%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.594    35.847    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X122Y96        LUT4 (Prop_lut4_I2_O)        0.124    35.971 r  si_ad_change_buffer[414]_i_306/O
                         net (fo=90, routed)          1.974    37.945    si_ad_change_buffer[414]_i_306_n_0
    SLICE_X143Y93        LUT6 (Prop_lut6_I1_O)        0.124    38.069 r  si_ad_change_buffer[414]_i_215/O
                         net (fo=3, routed)           1.227    39.296    si_ad_change_buffer[414]_i_215_n_0
    SLICE_X143Y87        LUT5 (Prop_lut5_I0_O)        0.124    39.420 r  si_ad_change_buffer[414]_i_87/O
                         net (fo=4, routed)           1.044    40.464    si_ad_change_buffer[414]_i_87_n_0
    SLICE_X139Y84        LUT6 (Prop_lut6_I3_O)        0.124    40.588 r  si_ad_change_buffer[431]_i_21/O
                         net (fo=4, routed)           1.124    41.711    si_ad_change_buffer[431]_i_21_n_0
    SLICE_X141Y81        LUT6 (Prop_lut6_I0_O)        0.124    41.835 r  si_ad_change_buffer[431]_i_17/O
                         net (fo=4, routed)           0.661    42.496    si_ad_change_buffer[431]_i_17_n_0
    SLICE_X143Y82        LUT6 (Prop_lut6_I5_O)        0.124    42.620 r  si_ad_change_buffer[428]_i_13/O
                         net (fo=1, routed)           0.879    43.499    ROTATE_RIGHT05_in[428]
    SLICE_X144Y83        LUT4 (Prop_lut4_I3_O)        0.124    43.623 r  si_ad_change_buffer[428]_i_7/O
                         net (fo=1, routed)           0.570    44.193    ROTATE_RIGHT7_out[428]
    SLICE_X146Y83        LUT6 (Prop_lut6_I0_O)        0.124    44.317 r  si_ad_change_buffer[428]_i_4/O
                         net (fo=1, routed)           0.452    44.769    si_ad_change_buffer[428]_i_4_n_0
    SLICE_X146Y83        LUT5 (Prop_lut5_I4_O)        0.124    44.893 r  si_ad_change_buffer[428]_i_1/O
                         net (fo=1, routed)           0.000    44.893    si_ad_change_buffer[428]_i_1_n_0
    SLICE_X146Y83        FDRE                                         r  si_ad_change_buffer_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.793    22.982    clk_out1
    SLICE_X146Y83        FDRE                                         r  si_ad_change_buffer_reg[428]/C
                         clock pessimism             -0.499    22.483    
                         clock uncertainty           -0.167    22.316    
    SLICE_X146Y83        FDRE (Setup_fdre_C_D)        0.077    22.393    si_ad_change_buffer_reg[428]
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -44.893    
  -------------------------------------------------------------------
                         slack                                -22.500    

Slack (VIOLATED) :        -22.495ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.215ns  (logic 18.705ns (39.617%)  route 28.510ns (60.383%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 22.916 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.555    35.808    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X106Y86        LUT6 (Prop_lut6_I3_O)        0.124    35.932 f  si_ad_change_buffer[414]_i_303/O
                         net (fo=128, routed)         1.462    37.395    si_ad_change_buffer[414]_i_303_n_0
    SLICE_X98Y82         LUT4 (Prop_lut4_I3_O)        0.124    37.519 r  si_ad_change_buffer[688]_i_26/O
                         net (fo=4, routed)           1.102    38.621    si_ad_change_buffer[688]_i_26_n_0
    SLICE_X106Y80        LUT6 (Prop_lut6_I1_O)        0.124    38.745 r  si_ad_change_buffer[560]_i_25/O
                         net (fo=4, routed)           1.632    40.378    si_ad_change_buffer[560]_i_25_n_0
    SLICE_X126Y77        LUT6 (Prop_lut6_I5_O)        0.124    40.502 r  si_ad_change_buffer[512]_i_21/O
                         net (fo=4, routed)           0.739    41.241    si_ad_change_buffer[512]_i_21_n_0
    SLICE_X125Y76        LUT6 (Prop_lut6_I3_O)        0.124    41.365 r  si_ad_change_buffer[508]_i_17/O
                         net (fo=4, routed)           1.064    42.429    si_ad_change_buffer[508]_i_17_n_0
    SLICE_X124Y73        LUT6 (Prop_lut6_I0_O)        0.124    42.553 r  si_ad_change_buffer[508]_i_13/O
                         net (fo=1, routed)           0.755    43.307    ROTATE_RIGHT05_in[508]
    SLICE_X124Y70        LUT4 (Prop_lut4_I3_O)        0.124    43.431 r  si_ad_change_buffer[508]_i_7/O
                         net (fo=1, routed)           0.695    44.126    ROTATE_RIGHT7_out[508]
    SLICE_X124Y68        LUT6 (Prop_lut6_I0_O)        0.124    44.250 r  si_ad_change_buffer[508]_i_4/O
                         net (fo=1, routed)           0.448    44.699    si_ad_change_buffer[508]_i_4_n_0
    SLICE_X124Y66        LUT5 (Prop_lut5_I4_O)        0.124    44.823 r  si_ad_change_buffer[508]_i_1/O
                         net (fo=1, routed)           0.000    44.823    si_ad_change_buffer[508]_i_1_n_0
    SLICE_X124Y66        FDRE                                         r  si_ad_change_buffer_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.727    22.916    clk_out1
    SLICE_X124Y66        FDRE                                         r  si_ad_change_buffer_reg[508]/C
                         clock pessimism             -0.499    22.417    
                         clock uncertainty           -0.167    22.250    
    SLICE_X124Y66        FDRE (Setup_fdre_C_D)        0.077    22.327    si_ad_change_buffer_reg[508]
  -------------------------------------------------------------------
                         required time                         22.327    
                         arrival time                         -44.823    
  -------------------------------------------------------------------
                         slack                                -22.495    

Slack (VIOLATED) :        -22.488ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[761]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.261ns  (logic 18.705ns (39.578%)  route 28.556ns (60.422%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 22.898 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.200    35.453    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I1_O)        0.124    35.577 r  si_ad_change_buffer[414]_i_309/O
                         net (fo=128, routed)         1.971    37.548    si_ad_change_buffer[414]_i_309_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I1_O)        0.124    37.672 r  si_ad_change_buffer[799]_i_724/O
                         net (fo=4, routed)           1.350    39.022    si_ad_change_buffer[799]_i_724_n_0
    SLICE_X79Y93         LUT6 (Prop_lut6_I3_O)        0.124    39.146 r  si_ad_change_buffer[795]_i_33/O
                         net (fo=4, routed)           1.400    40.545    si_ad_change_buffer[795]_i_33_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I1_O)        0.124    40.669 r  si_ad_change_buffer[763]_i_24/O
                         net (fo=4, routed)           0.804    41.474    si_ad_change_buffer[763]_i_24_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.124    41.598 r  si_ad_change_buffer[763]_i_18/O
                         net (fo=4, routed)           1.018    42.615    si_ad_change_buffer[763]_i_18_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124    42.739 r  si_ad_change_buffer[761]_i_13/O
                         net (fo=1, routed)           0.651    43.390    ROTATE_RIGHT05_in[761]
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    43.514 r  si_ad_change_buffer[761]_i_7/O
                         net (fo=1, routed)           0.793    44.308    ROTATE_RIGHT7_out[761]
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    44.432 r  si_ad_change_buffer[761]_i_4/O
                         net (fo=1, routed)           0.313    44.745    si_ad_change_buffer[761]_i_4_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I4_O)        0.124    44.869 r  si_ad_change_buffer[761]_i_1/O
                         net (fo=1, routed)           0.000    44.869    si_ad_change_buffer[761]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  si_ad_change_buffer_reg[761]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.709    22.898    clk_out1
    SLICE_X56Y86         FDRE                                         r  si_ad_change_buffer_reg[761]/C
                         clock pessimism             -0.427    22.471    
                         clock uncertainty           -0.167    22.304    
    SLICE_X56Y86         FDRE (Setup_fdre_C_D)        0.077    22.381    si_ad_change_buffer_reg[761]
  -------------------------------------------------------------------
                         required time                         22.381    
                         arrival time                         -44.869    
  -------------------------------------------------------------------
                         slack                                -22.488    

Slack (VIOLATED) :        -22.455ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[324]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.081ns  (logic 18.705ns (39.729%)  route 28.376ns (60.271%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=2 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 22.827 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.058    35.311    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X109Y94        LUT5 (Prop_lut5_I1_O)        0.124    35.435 r  si_ad_change_buffer[510]_i_28/O
                         net (fo=128, routed)         1.824    37.259    si_ad_change_buffer[510]_i_28_n_0
    SLICE_X123Y86        LUT6 (Prop_lut6_I3_O)        0.124    37.383 r  si_ad_change_buffer[440]_i_26/O
                         net (fo=3, routed)           0.812    38.195    si_ad_change_buffer[440]_i_26_n_0
    SLICE_X125Y89        LUT5 (Prop_lut5_I0_O)        0.124    38.319 r  si_ad_change_buffer[376]_i_30/O
                         net (fo=4, routed)           1.232    39.551    si_ad_change_buffer[376]_i_30_n_0
    SLICE_X129Y93        LUT6 (Prop_lut6_I0_O)        0.124    39.675 r  si_ad_change_buffer[328]_i_23/O
                         net (fo=4, routed)           1.153    40.828    si_ad_change_buffer[328]_i_23_n_0
    SLICE_X136Y98        LUT6 (Prop_lut6_I1_O)        0.124    40.952 r  si_ad_change_buffer[324]_i_19/O
                         net (fo=4, routed)           1.203    42.155    si_ad_change_buffer[324]_i_19_n_0
    SLICE_X142Y100       LUT6 (Prop_lut6_I5_O)        0.124    42.279 r  si_ad_change_buffer[324]_i_15/O
                         net (fo=1, routed)           0.586    42.865    ROTATE_LEFT02_in[324]
    SLICE_X146Y100       LUT4 (Prop_lut4_I3_O)        0.124    42.989 r  si_ad_change_buffer[324]_i_9/O
                         net (fo=1, routed)           0.958    43.947    ROTATE_LEFT4_out[324]
    SLICE_X150Y101       LUT6 (Prop_lut6_I5_O)        0.124    44.071 r  si_ad_change_buffer[324]_i_4/O
                         net (fo=1, routed)           0.493    44.565    si_ad_change_buffer[324]_i_4_n_0
    SLICE_X150Y101       LUT5 (Prop_lut5_I4_O)        0.124    44.689 r  si_ad_change_buffer[324]_i_1/O
                         net (fo=1, routed)           0.000    44.689    si_ad_change_buffer[324]_i_1_n_0
    SLICE_X150Y101       FDRE                                         r  si_ad_change_buffer_reg[324]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.637    22.827    clk_out1
    SLICE_X150Y101       FDRE                                         r  si_ad_change_buffer_reg[324]/C
                         clock pessimism             -0.507    22.319    
                         clock uncertainty           -0.167    22.152    
    SLICE_X150Y101       FDRE (Setup_fdre_C_D)        0.081    22.233    si_ad_change_buffer_reg[324]
  -------------------------------------------------------------------
                         required time                         22.233    
                         arrival time                         -44.689    
  -------------------------------------------------------------------
                         slack                                -22.455    

Slack (VIOLATED) :        -22.446ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.217ns  (logic 18.705ns (39.615%)  route 28.512ns (60.385%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.107ns = ( 22.893 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.883    37.945    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I0_O)        0.124    38.069 r  si_ad_change_buffer[8]_i_23/O
                         net (fo=1, routed)           1.259    39.328    si_ad_change_buffer[8]_i_23_n_0
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.124    39.452 r  si_ad_change_buffer[8]_i_21/O
                         net (fo=3, routed)           1.218    40.670    si_ad_change_buffer[8]_i_21_n_0
    SLICE_X95Y101        LUT6 (Prop_lut6_I5_O)        0.124    40.794 r  si_ad_change_buffer[8]_i_19/O
                         net (fo=4, routed)           1.408    42.202    si_ad_change_buffer[8]_i_19_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I3_O)        0.124    42.326 r  si_ad_change_buffer[6]_i_18/O
                         net (fo=1, routed)           0.502    42.828    ROTATE_LEFT02_in[6]
    SLICE_X82Y105        LUT6 (Prop_lut6_I5_O)        0.124    42.952 r  si_ad_change_buffer[6]_i_11/O
                         net (fo=1, routed)           1.115    44.067    ROTATE_LEFT4_out[6]
    SLICE_X70Y104        LUT6 (Prop_lut6_I5_O)        0.124    44.191 r  si_ad_change_buffer[6]_i_5/O
                         net (fo=1, routed)           0.510    44.700    si_ad_change_buffer[6]_i_5_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I5_O)        0.124    44.824 r  si_ad_change_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    44.824    si_ad_change_buffer[6]_i_1_n_0
    SLICE_X70Y97         FDRE                                         r  si_ad_change_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.704    22.893    clk_out1
    SLICE_X70Y97         FDRE                                         r  si_ad_change_buffer_reg[6]/C
                         clock pessimism             -0.427    22.466    
                         clock uncertainty           -0.167    22.299    
    SLICE_X70Y97         FDRE (Setup_fdre_C_D)        0.079    22.378    si_ad_change_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         22.378    
                         arrival time                         -44.824    
  -------------------------------------------------------------------
                         slack                                -22.446    

Slack (VIOLATED) :        -22.444ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        46.971ns  (logic 18.705ns (39.822%)  route 28.266ns (60.178%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.269ns = ( 22.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.883    37.945    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I0_O)        0.124    38.069 r  si_ad_change_buffer[8]_i_23/O
                         net (fo=1, routed)           1.259    39.328    si_ad_change_buffer[8]_i_23_n_0
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.124    39.452 r  si_ad_change_buffer[8]_i_21/O
                         net (fo=3, routed)           1.218    40.670    si_ad_change_buffer[8]_i_21_n_0
    SLICE_X95Y101        LUT6 (Prop_lut6_I5_O)        0.124    40.794 r  si_ad_change_buffer[8]_i_19/O
                         net (fo=4, routed)           1.452    42.246    si_ad_change_buffer[8]_i_19_n_0
    SLICE_X83Y104        LUT6 (Prop_lut6_I5_O)        0.124    42.370 r  si_ad_change_buffer[8]_i_17/O
                         net (fo=1, routed)           0.498    42.868    ROTATE_LEFT02_in[8]
    SLICE_X82Y103        LUT6 (Prop_lut6_I5_O)        0.124    42.992 r  si_ad_change_buffer[8]_i_11/O
                         net (fo=1, routed)           0.907    43.899    ROTATE_LEFT4_out[8]
    SLICE_X70Y103        LUT6 (Prop_lut6_I5_O)        0.124    44.023 r  si_ad_change_buffer[8]_i_5/O
                         net (fo=1, routed)           0.432    44.455    si_ad_change_buffer[8]_i_5_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I5_O)        0.124    44.579 r  si_ad_change_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    44.579    si_ad_change_buffer[8]_i_1_n_0
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.541    22.731    clk_out1
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[8]/C
                         clock pessimism             -0.507    22.223    
                         clock uncertainty           -0.167    22.056    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.079    22.135    si_ad_change_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         22.135    
                         arrival time                         -44.579    
  -------------------------------------------------------------------
                         slack                                -22.444    

Slack (VIOLATED) :        -22.440ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[755]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.162ns  (logic 18.705ns (39.661%)  route 28.457ns (60.339%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.105ns = ( 22.895 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.200    35.453    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I1_O)        0.124    35.577 r  si_ad_change_buffer[414]_i_309/O
                         net (fo=128, routed)         1.971    37.548    si_ad_change_buffer[414]_i_309_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I1_O)        0.124    37.672 r  si_ad_change_buffer[799]_i_724/O
                         net (fo=4, routed)           1.350    39.022    si_ad_change_buffer[799]_i_724_n_0
    SLICE_X79Y93         LUT6 (Prop_lut6_I3_O)        0.124    39.146 r  si_ad_change_buffer[795]_i_33/O
                         net (fo=4, routed)           1.400    40.545    si_ad_change_buffer[795]_i_33_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I1_O)        0.124    40.669 r  si_ad_change_buffer[763]_i_24/O
                         net (fo=4, routed)           0.948    41.617    si_ad_change_buffer[763]_i_24_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I1_O)        0.124    41.741 r  si_ad_change_buffer[755]_i_17/O
                         net (fo=4, routed)           0.852    42.593    si_ad_change_buffer[755]_i_17_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    42.717 r  si_ad_change_buffer[755]_i_13/O
                         net (fo=1, routed)           0.667    43.384    ROTATE_RIGHT05_in[755]
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.124    43.508 r  si_ad_change_buffer[755]_i_7/O
                         net (fo=1, routed)           0.727    44.235    ROTATE_RIGHT7_out[755]
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    44.359 r  si_ad_change_buffer[755]_i_4/O
                         net (fo=1, routed)           0.287    44.646    si_ad_change_buffer[755]_i_4_n_0
    SLICE_X59Y82         LUT5 (Prop_lut5_I4_O)        0.124    44.770 r  si_ad_change_buffer[755]_i_1/O
                         net (fo=1, routed)           0.000    44.770    si_ad_change_buffer[755]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  si_ad_change_buffer_reg[755]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.706    22.895    clk_out1
    SLICE_X59Y82         FDRE                                         r  si_ad_change_buffer_reg[755]/C
                         clock pessimism             -0.427    22.468    
                         clock uncertainty           -0.167    22.301    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)        0.029    22.330    si_ad_change_buffer_reg[755]
  -------------------------------------------------------------------
                         required time                         22.330    
                         arrival time                         -44.770    
  -------------------------------------------------------------------
                         slack                                -22.440    

Slack (VIOLATED) :        -22.419ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        46.949ns  (logic 18.705ns (39.841%)  route 28.244ns (60.159%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.269ns = ( 22.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.975    38.037    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X114Y93        LUT6 (Prop_lut6_I3_O)        0.124    38.161 r  si_ad_change_buffer[72]_i_25/O
                         net (fo=4, routed)           1.097    39.257    si_ad_change_buffer[72]_i_25_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.124    39.381 r  si_ad_change_buffer[56]_i_23/O
                         net (fo=4, routed)           1.382    40.763    si_ad_change_buffer[56]_i_23_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I1_O)        0.124    40.887 r  si_ad_change_buffer[52]_i_19/O
                         net (fo=4, routed)           1.030    41.918    si_ad_change_buffer[52]_i_19_n_0
    SLICE_X78Y103        LUT6 (Prop_lut6_I5_O)        0.124    42.042 r  si_ad_change_buffer[52]_i_15/O
                         net (fo=1, routed)           0.920    42.962    ROTATE_LEFT02_in[52]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.124    43.086 r  si_ad_change_buffer[52]_i_9/O
                         net (fo=1, routed)           0.638    43.724    ROTATE_LEFT4_out[52]
    SLICE_X70Y103        LUT6 (Prop_lut6_I5_O)        0.124    43.848 r  si_ad_change_buffer[52]_i_4/O
                         net (fo=1, routed)           0.584    44.433    si_ad_change_buffer[52]_i_4_n_0
    SLICE_X68Y103        LUT5 (Prop_lut5_I4_O)        0.124    44.557 r  si_ad_change_buffer[52]_i_1/O
                         net (fo=1, routed)           0.000    44.557    si_ad_change_buffer[52]_i_1_n_0
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.541    22.731    clk_out1
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[52]/C
                         clock pessimism             -0.507    22.223    
                         clock uncertainty           -0.167    22.056    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.081    22.137    si_ad_change_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                         22.137    
                         arrival time                         -44.557    
  -------------------------------------------------------------------
                         slack                                -22.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mem_dina_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.164ns (19.441%)  route 0.680ns (80.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.581    -0.667    clk_out1
    SLICE_X62Y104        FDRE                                         r  mem_dina_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.503 r  mem_dina_reg[11]/Q
                         net (fo=2, routed)           0.680     0.177    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y15         RAMB36E1                                     r  blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.952    -0.341    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.040    -0.300    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.004    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.004    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[505]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.654    -0.593    clk_out1
    SLICE_X128Y67        FDRE                                         r  si_ad_change_buffer_reg[505]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  si_ad_change_buffer_reg[505]/Q
                         net (fo=1, routed)           0.116    -0.313    si_ad_change_buffer_reg_n_0_[505]
    SLICE_X129Y67        FDRE                                         r  mem_dina_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.927    -0.366    clk_out1
    SLICE_X129Y67        FDRE                                         r  mem_dina_reg[505]/C
                         clock pessimism             -0.214    -0.580    
    SLICE_X129Y67        FDRE (Hold_fdre_C_D)         0.070    -0.510    mem_dina_reg[505]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_mem_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_offset_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.585    -0.663    rxByteUart0/clk_out1
    SLICE_X44Y108        FDRE                                         r  rxByteUart0/uart_mem_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  rxByteUart0/uart_mem_offset_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.386    uart_mem_offset[9]
    SLICE_X44Y107        FDRE                                         r  mem_offset_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  mem_offset_reg[9]/C
                         clock pessimism             -0.210    -0.647    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.063    -0.584    mem_offset_reg[9]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_integer_rotate_speed_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            integer_rotate_speed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.584    -0.664    rxByteUart0/clk_out1
    SLICE_X51Y111        FDRE                                         r  rxByteUart0/uart_integer_rotate_speed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  rxByteUart0/uart_integer_rotate_speed_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.380    uart_integer_rotate_speed[6]
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.854    -0.439    clk_out1
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[6]/C
                         clock pessimism             -0.209    -0.648    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.070    -0.578    integer_rotate_speed_reg[6]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.654    -0.593    clk_out1
    SLICE_X128Y67        FDRE                                         r  si_ad_change_buffer_reg[500]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  si_ad_change_buffer_reg[500]/Q
                         net (fo=1, routed)           0.110    -0.319    si_ad_change_buffer_reg_n_0_[500]
    SLICE_X128Y66        FDRE                                         r  mem_dina_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.928    -0.365    clk_out1
    SLICE_X128Y66        FDRE                                         r  mem_dina_reg[500]/C
                         clock pessimism             -0.213    -0.578    
    SLICE_X128Y66        FDRE (Hold_fdre_C_D)         0.059    -0.519    mem_dina_reg[500]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.117%)  route 0.165ns (53.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.580    -0.668    clk_out1
    SLICE_X45Y117        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.165    -0.362    uart_value_ad__0[11]
    SLICE_X47Y116        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.849    -0.444    clk_out1
    SLICE_X47Y116        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.189    -0.633    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.070    -0.563    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[526]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[526]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.653    -0.594    clk_out1
    SLICE_X116Y67        FDRE                                         r  si_ad_change_buffer_reg[526]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  si_ad_change_buffer_reg[526]/Q
                         net (fo=1, routed)           0.116    -0.314    si_ad_change_buffer_reg_n_0_[526]
    SLICE_X117Y67        FDRE                                         r  mem_dina_reg[526]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.926    -0.367    clk_out1
    SLICE_X117Y67        FDRE                                         r  mem_dina_reg[526]/C
                         clock pessimism             -0.214    -0.581    
    SLICE_X117Y67        FDRE (Hold_fdre_C_D)         0.066    -0.515    mem_dina_reg[526]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_integer_rotate_speed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            integer_rotate_speed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.584    -0.664    rxByteUart0/clk_out1
    SLICE_X51Y111        FDRE                                         r  rxByteUart0/uart_integer_rotate_speed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  rxByteUart0/uart_integer_rotate_speed_reg[7]/Q
                         net (fo=1, routed)           0.144    -0.379    uart_integer_rotate_speed[7]
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.854    -0.439    clk_out1
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[7]/C
                         clock pessimism             -0.209    -0.648    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.066    -0.582    integer_rotate_speed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.616    -0.632    vga0/clk_out1
    SLICE_X39Y106        FDSE                                         r  vga0/vid_screen_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDSE (Prop_fdse_C_Q)         0.141    -0.491 r  vga0/vid_screen_v_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.336    vid_screen_v[2]
    SLICE_X41Y106        FDRE                                         r  mem_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.888    -0.405    clk_out1
    SLICE_X41Y106        FDRE                                         r  mem_addrb_reg[2]/C
                         clock pessimism             -0.211    -0.616    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.075    -0.541    mem_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.580    -0.668    clk_out1
    SLICE_X49Y117        FDRE                                         r  si_ad_value_vector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  si_ad_value_vector_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.356    si_ad_value_vector[7]
    SLICE_X51Y117        FDRE                                         r  si_ad_value_bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.848    -0.445    clk_out1
    SLICE_X51Y117        FDRE                                         r  si_ad_value_bit_reg[7]/C
                         clock pessimism             -0.189    -0.634    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.070    -0.564    si_ad_value_bit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0        xadc/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X8Y18     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X8Y18     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y16     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y16     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X7Y10     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y13     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y15     blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2   pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X126Y67    mem_dina_reg[456]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y117    uart0/bitzaehler_rcv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X38Y117    uart0/bitzaehler_rcv_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y117    uart0/byte_rcv_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y117    uart0/byte_rcv_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y117    uart0/byte_rcv_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X41Y117    uart0/byte_rcv_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y117    uart0/byte_rcv_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X135Y68    mem_dina_reg[450]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X117Y69    mem_dina_reg[451]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X134Y68    mem_dina_reg[452]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X130Y69    mem_dina_reg[453]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X131Y60    mem_dina_reg[459]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X44Y86     mem_dina_reg[45]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X137Y62    mem_dina_reg[461]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X137Y62    mem_dina_reg[463]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut_1
  To Clock:  FeedbackClkOut_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       21.826ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            3.174         25.000      21.826     BUFR_X1Y8        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5_1
  To Clock:  PixelClkInX5_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y148    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y147    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y140    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y139    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y136    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y135    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y134    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y133    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         5.000       3.334      BUFR_X1Y9        rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         5.000       3.334      BUFIO_X1Y9       rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y148  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y147  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y140  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y139  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y136  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y135  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y134  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.667         25.000      23.333     OLOGIC_X1Y133  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          810  Failing Endpoints,  Worst Slack      -22.730ns,  Total Violation   -17383.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.730ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[529]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.394ns  (logic 18.705ns (39.467%)  route 28.690ns (60.533%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 22.915 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.408    35.661    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I3_O)        0.124    35.785 f  si_ad_change_buffer[127]_i_65/O
                         net (fo=128, routed)         1.847    37.632    si_ad_change_buffer[127]_i_65_n_0
    SLICE_X132Y83        LUT4 (Prop_lut4_I3_O)        0.124    37.756 r  si_ad_change_buffer[414]_i_265/O
                         net (fo=2, routed)           1.094    38.850    si_ad_change_buffer[414]_i_265_n_0
    SLICE_X127Y80        LUT6 (Prop_lut6_I0_O)        0.124    38.974 r  si_ad_change_buffer[529]_i_25/O
                         net (fo=4, routed)           0.982    39.956    si_ad_change_buffer[529]_i_25_n_0
    SLICE_X122Y78        LUT6 (Prop_lut6_I0_O)        0.124    40.080 r  si_ad_change_buffer[529]_i_21/O
                         net (fo=4, routed)           0.977    41.057    si_ad_change_buffer[529]_i_21_n_0
    SLICE_X116Y77        LUT6 (Prop_lut6_I0_O)        0.124    41.181 r  si_ad_change_buffer[529]_i_17/O
                         net (fo=4, routed)           1.275    42.456    si_ad_change_buffer[529]_i_17_n_0
    SLICE_X115Y74        LUT6 (Prop_lut6_I0_O)        0.124    42.580 r  si_ad_change_buffer[529]_i_13/O
                         net (fo=1, routed)           0.967    43.547    ROTATE_RIGHT05_in[529]
    SLICE_X115Y66        LUT4 (Prop_lut4_I3_O)        0.124    43.671 r  si_ad_change_buffer[529]_i_7/O
                         net (fo=1, routed)           0.650    44.321    ROTATE_RIGHT7_out[529]
    SLICE_X115Y63        LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  si_ad_change_buffer[529]_i_4/O
                         net (fo=1, routed)           0.433    44.878    si_ad_change_buffer[529]_i_4_n_0
    SLICE_X115Y63        LUT5 (Prop_lut5_I4_O)        0.124    45.002 r  si_ad_change_buffer[529]_i_1/O
                         net (fo=1, routed)           0.000    45.002    si_ad_change_buffer[529]_i_1_n_0
    SLICE_X115Y63        FDRE                                         r  si_ad_change_buffer_reg[529]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.726    22.915    clk_out1
    SLICE_X115Y63        FDRE                                         r  si_ad_change_buffer_reg[529]/C
                         clock pessimism             -0.499    22.416    
                         clock uncertainty           -0.173    22.243    
    SLICE_X115Y63        FDRE (Setup_fdre_C_D)        0.029    22.272    si_ad_change_buffer_reg[529]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -45.002    
  -------------------------------------------------------------------
                         slack                                -22.730    

Slack (VIOLATED) :        -22.567ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[539]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.230ns  (logic 18.705ns (39.604%)  route 28.525ns (60.396%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.555    35.808    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X106Y86        LUT6 (Prop_lut6_I3_O)        0.124    35.932 f  si_ad_change_buffer[414]_i_303/O
                         net (fo=128, routed)         1.429    37.361    si_ad_change_buffer[414]_i_303_n_0
    SLICE_X97Y82         LUT4 (Prop_lut4_I3_O)        0.124    37.485 r  si_ad_change_buffer[682]_i_25/O
                         net (fo=4, routed)           1.519    39.005    si_ad_change_buffer[682]_i_25_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124    39.129 r  si_ad_change_buffer[554]_i_25/O
                         net (fo=4, routed)           1.153    40.281    si_ad_change_buffer[554]_i_25_n_0
    SLICE_X112Y76        LUT6 (Prop_lut6_I0_O)        0.124    40.405 r  si_ad_change_buffer[554]_i_21/O
                         net (fo=4, routed)           0.720    41.125    si_ad_change_buffer[554]_i_21_n_0
    SLICE_X114Y75        LUT6 (Prop_lut6_I5_O)        0.124    41.249 r  si_ad_change_buffer[542]_i_17/O
                         net (fo=4, routed)           1.104    42.353    si_ad_change_buffer[542]_i_17_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I5_O)        0.124    42.477 r  si_ad_change_buffer[539]_i_13/O
                         net (fo=1, routed)           0.607    43.084    ROTATE_RIGHT05_in[539]
    SLICE_X111Y69        LUT4 (Prop_lut4_I3_O)        0.124    43.208 r  si_ad_change_buffer[539]_i_7/O
                         net (fo=1, routed)           0.977    44.185    ROTATE_RIGHT7_out[539]
    SLICE_X111Y65        LUT6 (Prop_lut6_I0_O)        0.124    44.309 r  si_ad_change_buffer[539]_i_4/O
                         net (fo=1, routed)           0.405    44.714    si_ad_change_buffer[539]_i_4_n_0
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.124    44.838 r  si_ad_change_buffer[539]_i_1/O
                         net (fo=1, routed)           0.000    44.838    si_ad_change_buffer[539]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  si_ad_change_buffer_reg[539]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.724    22.913    clk_out1
    SLICE_X111Y63        FDRE                                         r  si_ad_change_buffer_reg[539]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X111Y63        FDRE (Setup_fdre_C_D)        0.029    22.270    si_ad_change_buffer_reg[539]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -44.838    
  -------------------------------------------------------------------
                         slack                                -22.567    

Slack (VIOLATED) :        -22.506ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.285ns  (logic 18.705ns (39.558%)  route 28.580ns (60.442%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.594    35.847    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X122Y96        LUT4 (Prop_lut4_I2_O)        0.124    35.971 r  si_ad_change_buffer[414]_i_306/O
                         net (fo=90, routed)          1.974    37.945    si_ad_change_buffer[414]_i_306_n_0
    SLICE_X143Y93        LUT6 (Prop_lut6_I1_O)        0.124    38.069 r  si_ad_change_buffer[414]_i_215/O
                         net (fo=3, routed)           1.227    39.296    si_ad_change_buffer[414]_i_215_n_0
    SLICE_X143Y87        LUT5 (Prop_lut5_I0_O)        0.124    39.420 r  si_ad_change_buffer[414]_i_87/O
                         net (fo=4, routed)           1.044    40.464    si_ad_change_buffer[414]_i_87_n_0
    SLICE_X139Y84        LUT6 (Prop_lut6_I3_O)        0.124    40.588 r  si_ad_change_buffer[431]_i_21/O
                         net (fo=4, routed)           1.124    41.711    si_ad_change_buffer[431]_i_21_n_0
    SLICE_X141Y81        LUT6 (Prop_lut6_I0_O)        0.124    41.835 r  si_ad_change_buffer[431]_i_17/O
                         net (fo=4, routed)           0.661    42.496    si_ad_change_buffer[431]_i_17_n_0
    SLICE_X143Y82        LUT6 (Prop_lut6_I5_O)        0.124    42.620 r  si_ad_change_buffer[428]_i_13/O
                         net (fo=1, routed)           0.879    43.499    ROTATE_RIGHT05_in[428]
    SLICE_X144Y83        LUT4 (Prop_lut4_I3_O)        0.124    43.623 r  si_ad_change_buffer[428]_i_7/O
                         net (fo=1, routed)           0.570    44.193    ROTATE_RIGHT7_out[428]
    SLICE_X146Y83        LUT6 (Prop_lut6_I0_O)        0.124    44.317 r  si_ad_change_buffer[428]_i_4/O
                         net (fo=1, routed)           0.452    44.769    si_ad_change_buffer[428]_i_4_n_0
    SLICE_X146Y83        LUT5 (Prop_lut5_I4_O)        0.124    44.893 r  si_ad_change_buffer[428]_i_1/O
                         net (fo=1, routed)           0.000    44.893    si_ad_change_buffer[428]_i_1_n_0
    SLICE_X146Y83        FDRE                                         r  si_ad_change_buffer_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.793    22.982    clk_out1
    SLICE_X146Y83        FDRE                                         r  si_ad_change_buffer_reg[428]/C
                         clock pessimism             -0.499    22.483    
                         clock uncertainty           -0.173    22.310    
    SLICE_X146Y83        FDRE (Setup_fdre_C_D)        0.077    22.387    si_ad_change_buffer_reg[428]
  -------------------------------------------------------------------
                         required time                         22.387    
                         arrival time                         -44.893    
  -------------------------------------------------------------------
                         slack                                -22.506    

Slack (VIOLATED) :        -22.501ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.215ns  (logic 18.705ns (39.617%)  route 28.510ns (60.383%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 22.916 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.555    35.808    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X106Y86        LUT6 (Prop_lut6_I3_O)        0.124    35.932 f  si_ad_change_buffer[414]_i_303/O
                         net (fo=128, routed)         1.462    37.395    si_ad_change_buffer[414]_i_303_n_0
    SLICE_X98Y82         LUT4 (Prop_lut4_I3_O)        0.124    37.519 r  si_ad_change_buffer[688]_i_26/O
                         net (fo=4, routed)           1.102    38.621    si_ad_change_buffer[688]_i_26_n_0
    SLICE_X106Y80        LUT6 (Prop_lut6_I1_O)        0.124    38.745 r  si_ad_change_buffer[560]_i_25/O
                         net (fo=4, routed)           1.632    40.378    si_ad_change_buffer[560]_i_25_n_0
    SLICE_X126Y77        LUT6 (Prop_lut6_I5_O)        0.124    40.502 r  si_ad_change_buffer[512]_i_21/O
                         net (fo=4, routed)           0.739    41.241    si_ad_change_buffer[512]_i_21_n_0
    SLICE_X125Y76        LUT6 (Prop_lut6_I3_O)        0.124    41.365 r  si_ad_change_buffer[508]_i_17/O
                         net (fo=4, routed)           1.064    42.429    si_ad_change_buffer[508]_i_17_n_0
    SLICE_X124Y73        LUT6 (Prop_lut6_I0_O)        0.124    42.553 r  si_ad_change_buffer[508]_i_13/O
                         net (fo=1, routed)           0.755    43.307    ROTATE_RIGHT05_in[508]
    SLICE_X124Y70        LUT4 (Prop_lut4_I3_O)        0.124    43.431 r  si_ad_change_buffer[508]_i_7/O
                         net (fo=1, routed)           0.695    44.126    ROTATE_RIGHT7_out[508]
    SLICE_X124Y68        LUT6 (Prop_lut6_I0_O)        0.124    44.250 r  si_ad_change_buffer[508]_i_4/O
                         net (fo=1, routed)           0.448    44.699    si_ad_change_buffer[508]_i_4_n_0
    SLICE_X124Y66        LUT5 (Prop_lut5_I4_O)        0.124    44.823 r  si_ad_change_buffer[508]_i_1/O
                         net (fo=1, routed)           0.000    44.823    si_ad_change_buffer[508]_i_1_n_0
    SLICE_X124Y66        FDRE                                         r  si_ad_change_buffer_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.727    22.916    clk_out1
    SLICE_X124Y66        FDRE                                         r  si_ad_change_buffer_reg[508]/C
                         clock pessimism             -0.499    22.417    
                         clock uncertainty           -0.173    22.244    
    SLICE_X124Y66        FDRE (Setup_fdre_C_D)        0.077    22.321    si_ad_change_buffer_reg[508]
  -------------------------------------------------------------------
                         required time                         22.321    
                         arrival time                         -44.823    
  -------------------------------------------------------------------
                         slack                                -22.501    

Slack (VIOLATED) :        -22.494ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[761]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.261ns  (logic 18.705ns (39.578%)  route 28.556ns (60.422%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 22.898 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.200    35.453    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I1_O)        0.124    35.577 r  si_ad_change_buffer[414]_i_309/O
                         net (fo=128, routed)         1.971    37.548    si_ad_change_buffer[414]_i_309_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I1_O)        0.124    37.672 r  si_ad_change_buffer[799]_i_724/O
                         net (fo=4, routed)           1.350    39.022    si_ad_change_buffer[799]_i_724_n_0
    SLICE_X79Y93         LUT6 (Prop_lut6_I3_O)        0.124    39.146 r  si_ad_change_buffer[795]_i_33/O
                         net (fo=4, routed)           1.400    40.545    si_ad_change_buffer[795]_i_33_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I1_O)        0.124    40.669 r  si_ad_change_buffer[763]_i_24/O
                         net (fo=4, routed)           0.804    41.474    si_ad_change_buffer[763]_i_24_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.124    41.598 r  si_ad_change_buffer[763]_i_18/O
                         net (fo=4, routed)           1.018    42.615    si_ad_change_buffer[763]_i_18_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124    42.739 r  si_ad_change_buffer[761]_i_13/O
                         net (fo=1, routed)           0.651    43.390    ROTATE_RIGHT05_in[761]
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    43.514 r  si_ad_change_buffer[761]_i_7/O
                         net (fo=1, routed)           0.793    44.308    ROTATE_RIGHT7_out[761]
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    44.432 r  si_ad_change_buffer[761]_i_4/O
                         net (fo=1, routed)           0.313    44.745    si_ad_change_buffer[761]_i_4_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I4_O)        0.124    44.869 r  si_ad_change_buffer[761]_i_1/O
                         net (fo=1, routed)           0.000    44.869    si_ad_change_buffer[761]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  si_ad_change_buffer_reg[761]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.709    22.898    clk_out1
    SLICE_X56Y86         FDRE                                         r  si_ad_change_buffer_reg[761]/C
                         clock pessimism             -0.427    22.471    
                         clock uncertainty           -0.173    22.298    
    SLICE_X56Y86         FDRE (Setup_fdre_C_D)        0.077    22.375    si_ad_change_buffer_reg[761]
  -------------------------------------------------------------------
                         required time                         22.375    
                         arrival time                         -44.869    
  -------------------------------------------------------------------
                         slack                                -22.494    

Slack (VIOLATED) :        -22.461ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[324]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.081ns  (logic 18.705ns (39.729%)  route 28.376ns (60.271%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=2 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 22.827 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.058    35.311    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X109Y94        LUT5 (Prop_lut5_I1_O)        0.124    35.435 r  si_ad_change_buffer[510]_i_28/O
                         net (fo=128, routed)         1.824    37.259    si_ad_change_buffer[510]_i_28_n_0
    SLICE_X123Y86        LUT6 (Prop_lut6_I3_O)        0.124    37.383 r  si_ad_change_buffer[440]_i_26/O
                         net (fo=3, routed)           0.812    38.195    si_ad_change_buffer[440]_i_26_n_0
    SLICE_X125Y89        LUT5 (Prop_lut5_I0_O)        0.124    38.319 r  si_ad_change_buffer[376]_i_30/O
                         net (fo=4, routed)           1.232    39.551    si_ad_change_buffer[376]_i_30_n_0
    SLICE_X129Y93        LUT6 (Prop_lut6_I0_O)        0.124    39.675 r  si_ad_change_buffer[328]_i_23/O
                         net (fo=4, routed)           1.153    40.828    si_ad_change_buffer[328]_i_23_n_0
    SLICE_X136Y98        LUT6 (Prop_lut6_I1_O)        0.124    40.952 r  si_ad_change_buffer[324]_i_19/O
                         net (fo=4, routed)           1.203    42.155    si_ad_change_buffer[324]_i_19_n_0
    SLICE_X142Y100       LUT6 (Prop_lut6_I5_O)        0.124    42.279 r  si_ad_change_buffer[324]_i_15/O
                         net (fo=1, routed)           0.586    42.865    ROTATE_LEFT02_in[324]
    SLICE_X146Y100       LUT4 (Prop_lut4_I3_O)        0.124    42.989 r  si_ad_change_buffer[324]_i_9/O
                         net (fo=1, routed)           0.958    43.947    ROTATE_LEFT4_out[324]
    SLICE_X150Y101       LUT6 (Prop_lut6_I5_O)        0.124    44.071 r  si_ad_change_buffer[324]_i_4/O
                         net (fo=1, routed)           0.493    44.565    si_ad_change_buffer[324]_i_4_n_0
    SLICE_X150Y101       LUT5 (Prop_lut5_I4_O)        0.124    44.689 r  si_ad_change_buffer[324]_i_1/O
                         net (fo=1, routed)           0.000    44.689    si_ad_change_buffer[324]_i_1_n_0
    SLICE_X150Y101       FDRE                                         r  si_ad_change_buffer_reg[324]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.637    22.827    clk_out1
    SLICE_X150Y101       FDRE                                         r  si_ad_change_buffer_reg[324]/C
                         clock pessimism             -0.507    22.319    
                         clock uncertainty           -0.173    22.146    
    SLICE_X150Y101       FDRE (Setup_fdre_C_D)        0.081    22.227    si_ad_change_buffer_reg[324]
  -------------------------------------------------------------------
                         required time                         22.227    
                         arrival time                         -44.689    
  -------------------------------------------------------------------
                         slack                                -22.461    

Slack (VIOLATED) :        -22.452ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.217ns  (logic 18.705ns (39.615%)  route 28.512ns (60.385%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.107ns = ( 22.893 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.883    37.945    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I0_O)        0.124    38.069 r  si_ad_change_buffer[8]_i_23/O
                         net (fo=1, routed)           1.259    39.328    si_ad_change_buffer[8]_i_23_n_0
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.124    39.452 r  si_ad_change_buffer[8]_i_21/O
                         net (fo=3, routed)           1.218    40.670    si_ad_change_buffer[8]_i_21_n_0
    SLICE_X95Y101        LUT6 (Prop_lut6_I5_O)        0.124    40.794 r  si_ad_change_buffer[8]_i_19/O
                         net (fo=4, routed)           1.408    42.202    si_ad_change_buffer[8]_i_19_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I3_O)        0.124    42.326 r  si_ad_change_buffer[6]_i_18/O
                         net (fo=1, routed)           0.502    42.828    ROTATE_LEFT02_in[6]
    SLICE_X82Y105        LUT6 (Prop_lut6_I5_O)        0.124    42.952 r  si_ad_change_buffer[6]_i_11/O
                         net (fo=1, routed)           1.115    44.067    ROTATE_LEFT4_out[6]
    SLICE_X70Y104        LUT6 (Prop_lut6_I5_O)        0.124    44.191 r  si_ad_change_buffer[6]_i_5/O
                         net (fo=1, routed)           0.510    44.700    si_ad_change_buffer[6]_i_5_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I5_O)        0.124    44.824 r  si_ad_change_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    44.824    si_ad_change_buffer[6]_i_1_n_0
    SLICE_X70Y97         FDRE                                         r  si_ad_change_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.704    22.893    clk_out1
    SLICE_X70Y97         FDRE                                         r  si_ad_change_buffer_reg[6]/C
                         clock pessimism             -0.427    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X70Y97         FDRE (Setup_fdre_C_D)        0.079    22.372    si_ad_change_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                         -44.824    
  -------------------------------------------------------------------
                         slack                                -22.452    

Slack (VIOLATED) :        -22.450ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        46.971ns  (logic 18.705ns (39.822%)  route 28.266ns (60.178%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.269ns = ( 22.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.883    37.945    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I0_O)        0.124    38.069 r  si_ad_change_buffer[8]_i_23/O
                         net (fo=1, routed)           1.259    39.328    si_ad_change_buffer[8]_i_23_n_0
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.124    39.452 r  si_ad_change_buffer[8]_i_21/O
                         net (fo=3, routed)           1.218    40.670    si_ad_change_buffer[8]_i_21_n_0
    SLICE_X95Y101        LUT6 (Prop_lut6_I5_O)        0.124    40.794 r  si_ad_change_buffer[8]_i_19/O
                         net (fo=4, routed)           1.452    42.246    si_ad_change_buffer[8]_i_19_n_0
    SLICE_X83Y104        LUT6 (Prop_lut6_I5_O)        0.124    42.370 r  si_ad_change_buffer[8]_i_17/O
                         net (fo=1, routed)           0.498    42.868    ROTATE_LEFT02_in[8]
    SLICE_X82Y103        LUT6 (Prop_lut6_I5_O)        0.124    42.992 r  si_ad_change_buffer[8]_i_11/O
                         net (fo=1, routed)           0.907    43.899    ROTATE_LEFT4_out[8]
    SLICE_X70Y103        LUT6 (Prop_lut6_I5_O)        0.124    44.023 r  si_ad_change_buffer[8]_i_5/O
                         net (fo=1, routed)           0.432    44.455    si_ad_change_buffer[8]_i_5_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I5_O)        0.124    44.579 r  si_ad_change_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    44.579    si_ad_change_buffer[8]_i_1_n_0
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.541    22.731    clk_out1
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[8]/C
                         clock pessimism             -0.507    22.223    
                         clock uncertainty           -0.173    22.050    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.079    22.129    si_ad_change_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                         -44.579    
  -------------------------------------------------------------------
                         slack                                -22.450    

Slack (VIOLATED) :        -22.446ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[755]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        47.162ns  (logic 18.705ns (39.661%)  route 28.457ns (60.339%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.105ns = ( 22.895 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.200    35.453    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I1_O)        0.124    35.577 r  si_ad_change_buffer[414]_i_309/O
                         net (fo=128, routed)         1.971    37.548    si_ad_change_buffer[414]_i_309_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I1_O)        0.124    37.672 r  si_ad_change_buffer[799]_i_724/O
                         net (fo=4, routed)           1.350    39.022    si_ad_change_buffer[799]_i_724_n_0
    SLICE_X79Y93         LUT6 (Prop_lut6_I3_O)        0.124    39.146 r  si_ad_change_buffer[795]_i_33/O
                         net (fo=4, routed)           1.400    40.545    si_ad_change_buffer[795]_i_33_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I1_O)        0.124    40.669 r  si_ad_change_buffer[763]_i_24/O
                         net (fo=4, routed)           0.948    41.617    si_ad_change_buffer[763]_i_24_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I1_O)        0.124    41.741 r  si_ad_change_buffer[755]_i_17/O
                         net (fo=4, routed)           0.852    42.593    si_ad_change_buffer[755]_i_17_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    42.717 r  si_ad_change_buffer[755]_i_13/O
                         net (fo=1, routed)           0.667    43.384    ROTATE_RIGHT05_in[755]
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.124    43.508 r  si_ad_change_buffer[755]_i_7/O
                         net (fo=1, routed)           0.727    44.235    ROTATE_RIGHT7_out[755]
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    44.359 r  si_ad_change_buffer[755]_i_4/O
                         net (fo=1, routed)           0.287    44.646    si_ad_change_buffer[755]_i_4_n_0
    SLICE_X59Y82         LUT5 (Prop_lut5_I4_O)        0.124    44.770 r  si_ad_change_buffer[755]_i_1/O
                         net (fo=1, routed)           0.000    44.770    si_ad_change_buffer[755]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  si_ad_change_buffer_reg[755]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.706    22.895    clk_out1
    SLICE_X59Y82         FDRE                                         r  si_ad_change_buffer_reg[755]/C
                         clock pessimism             -0.427    22.468    
                         clock uncertainty           -0.173    22.295    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)        0.029    22.324    si_ad_change_buffer_reg[755]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                         -44.770    
  -------------------------------------------------------------------
                         slack                                -22.446    

Slack (VIOLATED) :        -22.425ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        46.949ns  (logic 18.705ns (39.841%)  route 28.244ns (60.159%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.269ns = ( 22.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.975    38.037    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X114Y93        LUT6 (Prop_lut6_I3_O)        0.124    38.161 r  si_ad_change_buffer[72]_i_25/O
                         net (fo=4, routed)           1.097    39.257    si_ad_change_buffer[72]_i_25_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.124    39.381 r  si_ad_change_buffer[56]_i_23/O
                         net (fo=4, routed)           1.382    40.763    si_ad_change_buffer[56]_i_23_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I1_O)        0.124    40.887 r  si_ad_change_buffer[52]_i_19/O
                         net (fo=4, routed)           1.030    41.918    si_ad_change_buffer[52]_i_19_n_0
    SLICE_X78Y103        LUT6 (Prop_lut6_I5_O)        0.124    42.042 r  si_ad_change_buffer[52]_i_15/O
                         net (fo=1, routed)           0.920    42.962    ROTATE_LEFT02_in[52]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.124    43.086 r  si_ad_change_buffer[52]_i_9/O
                         net (fo=1, routed)           0.638    43.724    ROTATE_LEFT4_out[52]
    SLICE_X70Y103        LUT6 (Prop_lut6_I5_O)        0.124    43.848 r  si_ad_change_buffer[52]_i_4/O
                         net (fo=1, routed)           0.584    44.433    si_ad_change_buffer[52]_i_4_n_0
    SLICE_X68Y103        LUT5 (Prop_lut5_I4_O)        0.124    44.557 r  si_ad_change_buffer[52]_i_1/O
                         net (fo=1, routed)           0.000    44.557    si_ad_change_buffer[52]_i_1_n_0
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.541    22.731    clk_out1
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[52]/C
                         clock pessimism             -0.507    22.223    
                         clock uncertainty           -0.173    22.050    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.081    22.131    si_ad_change_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                         -44.557    
  -------------------------------------------------------------------
                         slack                                -22.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mem_dina_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.164ns (19.441%)  route 0.680ns (80.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.581    -0.667    clk_out1
    SLICE_X62Y104        FDRE                                         r  mem_dina_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.503 r  mem_dina_reg[11]/Q
                         net (fo=2, routed)           0.680     0.177    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y15         RAMB36E1                                     r  blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.952    -0.341    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.040    -0.300    
                         clock uncertainty            0.173    -0.127    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.169    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[505]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.654    -0.593    clk_out1
    SLICE_X128Y67        FDRE                                         r  si_ad_change_buffer_reg[505]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  si_ad_change_buffer_reg[505]/Q
                         net (fo=1, routed)           0.116    -0.313    si_ad_change_buffer_reg_n_0_[505]
    SLICE_X129Y67        FDRE                                         r  mem_dina_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.927    -0.366    clk_out1
    SLICE_X129Y67        FDRE                                         r  mem_dina_reg[505]/C
                         clock pessimism             -0.214    -0.580    
                         clock uncertainty            0.173    -0.407    
    SLICE_X129Y67        FDRE (Hold_fdre_C_D)         0.070    -0.337    mem_dina_reg[505]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_mem_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_offset_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.585    -0.663    rxByteUart0/clk_out1
    SLICE_X44Y108        FDRE                                         r  rxByteUart0/uart_mem_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  rxByteUart0/uart_mem_offset_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.386    uart_mem_offset[9]
    SLICE_X44Y107        FDRE                                         r  mem_offset_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  mem_offset_reg[9]/C
                         clock pessimism             -0.210    -0.647    
                         clock uncertainty            0.173    -0.474    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.063    -0.411    mem_offset_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_integer_rotate_speed_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            integer_rotate_speed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.584    -0.664    rxByteUart0/clk_out1
    SLICE_X51Y111        FDRE                                         r  rxByteUart0/uart_integer_rotate_speed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  rxByteUart0/uart_integer_rotate_speed_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.380    uart_integer_rotate_speed[6]
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.854    -0.439    clk_out1
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[6]/C
                         clock pessimism             -0.209    -0.648    
                         clock uncertainty            0.173    -0.475    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.070    -0.405    integer_rotate_speed_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.654    -0.593    clk_out1
    SLICE_X128Y67        FDRE                                         r  si_ad_change_buffer_reg[500]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  si_ad_change_buffer_reg[500]/Q
                         net (fo=1, routed)           0.110    -0.319    si_ad_change_buffer_reg_n_0_[500]
    SLICE_X128Y66        FDRE                                         r  mem_dina_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.928    -0.365    clk_out1
    SLICE_X128Y66        FDRE                                         r  mem_dina_reg[500]/C
                         clock pessimism             -0.213    -0.578    
                         clock uncertainty            0.173    -0.405    
    SLICE_X128Y66        FDRE (Hold_fdre_C_D)         0.059    -0.346    mem_dina_reg[500]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.117%)  route 0.165ns (53.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.580    -0.668    clk_out1
    SLICE_X45Y117        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.165    -0.362    uart_value_ad__0[11]
    SLICE_X47Y116        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.849    -0.444    clk_out1
    SLICE_X47Y116        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.189    -0.633    
                         clock uncertainty            0.173    -0.460    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.070    -0.390    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[526]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[526]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.653    -0.594    clk_out1
    SLICE_X116Y67        FDRE                                         r  si_ad_change_buffer_reg[526]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  si_ad_change_buffer_reg[526]/Q
                         net (fo=1, routed)           0.116    -0.314    si_ad_change_buffer_reg_n_0_[526]
    SLICE_X117Y67        FDRE                                         r  mem_dina_reg[526]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.926    -0.367    clk_out1
    SLICE_X117Y67        FDRE                                         r  mem_dina_reg[526]/C
                         clock pessimism             -0.214    -0.581    
                         clock uncertainty            0.173    -0.408    
    SLICE_X117Y67        FDRE (Hold_fdre_C_D)         0.066    -0.342    mem_dina_reg[526]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_integer_rotate_speed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            integer_rotate_speed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.584    -0.664    rxByteUart0/clk_out1
    SLICE_X51Y111        FDRE                                         r  rxByteUart0/uart_integer_rotate_speed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  rxByteUart0/uart_integer_rotate_speed_reg[7]/Q
                         net (fo=1, routed)           0.144    -0.379    uart_integer_rotate_speed[7]
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.854    -0.439    clk_out1
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[7]/C
                         clock pessimism             -0.209    -0.648    
                         clock uncertainty            0.173    -0.475    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.066    -0.409    integer_rotate_speed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.616    -0.632    vga0/clk_out1
    SLICE_X39Y106        FDSE                                         r  vga0/vid_screen_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDSE (Prop_fdse_C_Q)         0.141    -0.491 r  vga0/vid_screen_v_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.336    vid_screen_v[2]
    SLICE_X41Y106        FDRE                                         r  mem_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.888    -0.405    clk_out1
    SLICE_X41Y106        FDRE                                         r  mem_addrb_reg[2]/C
                         clock pessimism             -0.211    -0.616    
                         clock uncertainty            0.173    -0.443    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.075    -0.368    mem_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.580    -0.668    clk_out1
    SLICE_X49Y117        FDRE                                         r  si_ad_value_vector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  si_ad_value_vector_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.356    si_ad_value_vector[7]
    SLICE_X51Y117        FDRE                                         r  si_ad_value_bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.848    -0.445    clk_out1
    SLICE_X51Y117        FDRE                                         r  si_ad_value_bit_reg[7]/C
                         clock pessimism             -0.189    -0.634    
                         clock uncertainty            0.173    -0.461    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.070    -0.391    si_ad_value_bit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.419ns (8.362%)  route 4.591ns (91.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.591     2.500    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.579ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.419ns (8.600%)  route 4.453ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.453     2.361    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 18.579    

Slack (MET) :             18.778ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.419ns (8.974%)  route 4.250ns (91.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.250     2.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 18.778    

Slack (MET) :             18.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.419ns (9.249%)  route 4.111ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.111     2.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 18.917    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.419ns (9.912%)  route 3.808ns (90.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.808     1.716    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 19.217    

Slack (MET) :             19.365ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.419ns (10.273%)  route 3.660ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.660     1.568    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 19.365    

Slack (MET) :             19.654ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.419ns (11.056%)  route 3.371ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.371     1.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                 19.654    

Slack (MET) :             19.910ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.419ns (11.858%)  route 3.115ns (88.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.115     1.023    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 19.910    

Slack (MET) :             21.106ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.518ns (19.009%)  route 2.207ns (80.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.207     0.229    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                 21.106    

Slack (MET) :             21.220ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.518ns (19.813%)  route 2.096ns (80.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.824    -2.502    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.518    -1.984 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.096     0.113    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    21.332    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                 21.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.323    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.723%)  route 0.817ns (85.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.817     0.354    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.629%)  route 0.823ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.823     0.363    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.506%)  route 0.831ns (85.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.831     0.366    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.520%)  route 0.830ns (85.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.830     0.366    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.164ns (16.882%)  route 0.807ns (83.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.807     0.367    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.128ns (13.871%)  route 0.795ns (86.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.795     0.319    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.164ns (16.726%)  route 0.817ns (83.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.817     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.141ns (14.390%)  route 0.839ns (85.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.839     0.379    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.688%)  route 0.819ns (83.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.819     0.382    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       18.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.419ns (8.362%)  route 4.591ns (91.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.591     2.500    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.579ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.419ns (8.600%)  route 4.453ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.453     2.361    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 18.579    

Slack (MET) :             18.779ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.419ns (8.974%)  route 4.250ns (91.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.250     2.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 18.779    

Slack (MET) :             18.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.419ns (9.249%)  route 4.111ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.111     2.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 18.917    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.419ns (9.912%)  route 3.808ns (90.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.808     1.716    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 19.217    

Slack (MET) :             19.366ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.419ns (10.273%)  route 3.660ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.660     1.568    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 19.366    

Slack (MET) :             19.655ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.419ns (11.056%)  route 3.371ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.371     1.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                 19.655    

Slack (MET) :             19.911ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.419ns (11.858%)  route 3.115ns (88.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.115     1.023    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 19.911    

Slack (MET) :             21.106ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.518ns (19.009%)  route 2.207ns (80.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.207     0.229    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                 21.106    

Slack (MET) :             21.220ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.518ns (19.813%)  route 2.096ns (80.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.824    -2.502    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.518    -1.984 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.096     0.113    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    21.333    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                 21.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.323    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.723%)  route 0.817ns (85.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.817     0.354    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.629%)  route 0.823ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.823     0.363    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.506%)  route 0.831ns (85.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.831     0.366    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.520%)  route 0.830ns (85.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.830     0.366    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.164ns (16.882%)  route 0.807ns (83.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.807     0.367    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.128ns (13.871%)  route 0.795ns (86.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.795     0.319    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.126    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.164ns (16.726%)  route 0.817ns (83.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.817     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.141ns (14.390%)  route 0.839ns (85.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.839     0.379    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.688%)  route 0.819ns (83.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.819     0.382    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          810  Failing Endpoints,  Worst Slack      -22.730ns,  Total Violation   -17383.165ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -22.730ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[529]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.394ns  (logic 18.705ns (39.467%)  route 28.690ns (60.533%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 22.915 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.408    35.661    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X108Y94        LUT6 (Prop_lut6_I3_O)        0.124    35.785 f  si_ad_change_buffer[127]_i_65/O
                         net (fo=128, routed)         1.847    37.632    si_ad_change_buffer[127]_i_65_n_0
    SLICE_X132Y83        LUT4 (Prop_lut4_I3_O)        0.124    37.756 r  si_ad_change_buffer[414]_i_265/O
                         net (fo=2, routed)           1.094    38.850    si_ad_change_buffer[414]_i_265_n_0
    SLICE_X127Y80        LUT6 (Prop_lut6_I0_O)        0.124    38.974 r  si_ad_change_buffer[529]_i_25/O
                         net (fo=4, routed)           0.982    39.956    si_ad_change_buffer[529]_i_25_n_0
    SLICE_X122Y78        LUT6 (Prop_lut6_I0_O)        0.124    40.080 r  si_ad_change_buffer[529]_i_21/O
                         net (fo=4, routed)           0.977    41.057    si_ad_change_buffer[529]_i_21_n_0
    SLICE_X116Y77        LUT6 (Prop_lut6_I0_O)        0.124    41.181 r  si_ad_change_buffer[529]_i_17/O
                         net (fo=4, routed)           1.275    42.456    si_ad_change_buffer[529]_i_17_n_0
    SLICE_X115Y74        LUT6 (Prop_lut6_I0_O)        0.124    42.580 r  si_ad_change_buffer[529]_i_13/O
                         net (fo=1, routed)           0.967    43.547    ROTATE_RIGHT05_in[529]
    SLICE_X115Y66        LUT4 (Prop_lut4_I3_O)        0.124    43.671 r  si_ad_change_buffer[529]_i_7/O
                         net (fo=1, routed)           0.650    44.321    ROTATE_RIGHT7_out[529]
    SLICE_X115Y63        LUT6 (Prop_lut6_I0_O)        0.124    44.445 r  si_ad_change_buffer[529]_i_4/O
                         net (fo=1, routed)           0.433    44.878    si_ad_change_buffer[529]_i_4_n_0
    SLICE_X115Y63        LUT5 (Prop_lut5_I4_O)        0.124    45.002 r  si_ad_change_buffer[529]_i_1/O
                         net (fo=1, routed)           0.000    45.002    si_ad_change_buffer[529]_i_1_n_0
    SLICE_X115Y63        FDRE                                         r  si_ad_change_buffer_reg[529]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.726    22.915    clk_out1
    SLICE_X115Y63        FDRE                                         r  si_ad_change_buffer_reg[529]/C
                         clock pessimism             -0.499    22.416    
                         clock uncertainty           -0.173    22.243    
    SLICE_X115Y63        FDRE (Setup_fdre_C_D)        0.029    22.272    si_ad_change_buffer_reg[529]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -45.002    
  -------------------------------------------------------------------
                         slack                                -22.730    

Slack (VIOLATED) :        -22.567ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[539]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.230ns  (logic 18.705ns (39.604%)  route 28.525ns (60.396%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 22.913 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.555    35.808    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X106Y86        LUT6 (Prop_lut6_I3_O)        0.124    35.932 f  si_ad_change_buffer[414]_i_303/O
                         net (fo=128, routed)         1.429    37.361    si_ad_change_buffer[414]_i_303_n_0
    SLICE_X97Y82         LUT4 (Prop_lut4_I3_O)        0.124    37.485 r  si_ad_change_buffer[682]_i_25/O
                         net (fo=4, routed)           1.519    39.005    si_ad_change_buffer[682]_i_25_n_0
    SLICE_X112Y80        LUT6 (Prop_lut6_I1_O)        0.124    39.129 r  si_ad_change_buffer[554]_i_25/O
                         net (fo=4, routed)           1.153    40.281    si_ad_change_buffer[554]_i_25_n_0
    SLICE_X112Y76        LUT6 (Prop_lut6_I0_O)        0.124    40.405 r  si_ad_change_buffer[554]_i_21/O
                         net (fo=4, routed)           0.720    41.125    si_ad_change_buffer[554]_i_21_n_0
    SLICE_X114Y75        LUT6 (Prop_lut6_I5_O)        0.124    41.249 r  si_ad_change_buffer[542]_i_17/O
                         net (fo=4, routed)           1.104    42.353    si_ad_change_buffer[542]_i_17_n_0
    SLICE_X113Y70        LUT6 (Prop_lut6_I5_O)        0.124    42.477 r  si_ad_change_buffer[539]_i_13/O
                         net (fo=1, routed)           0.607    43.084    ROTATE_RIGHT05_in[539]
    SLICE_X111Y69        LUT4 (Prop_lut4_I3_O)        0.124    43.208 r  si_ad_change_buffer[539]_i_7/O
                         net (fo=1, routed)           0.977    44.185    ROTATE_RIGHT7_out[539]
    SLICE_X111Y65        LUT6 (Prop_lut6_I0_O)        0.124    44.309 r  si_ad_change_buffer[539]_i_4/O
                         net (fo=1, routed)           0.405    44.714    si_ad_change_buffer[539]_i_4_n_0
    SLICE_X111Y63        LUT5 (Prop_lut5_I4_O)        0.124    44.838 r  si_ad_change_buffer[539]_i_1/O
                         net (fo=1, routed)           0.000    44.838    si_ad_change_buffer[539]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  si_ad_change_buffer_reg[539]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.724    22.913    clk_out1
    SLICE_X111Y63        FDRE                                         r  si_ad_change_buffer_reg[539]/C
                         clock pessimism             -0.499    22.414    
                         clock uncertainty           -0.173    22.241    
    SLICE_X111Y63        FDRE (Setup_fdre_C_D)        0.029    22.270    si_ad_change_buffer_reg[539]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -44.838    
  -------------------------------------------------------------------
                         slack                                -22.567    

Slack (VIOLATED) :        -22.506ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[428]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.285ns  (logic 18.705ns (39.558%)  route 28.580ns (60.442%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 22.982 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.594    35.847    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X122Y96        LUT4 (Prop_lut4_I2_O)        0.124    35.971 r  si_ad_change_buffer[414]_i_306/O
                         net (fo=90, routed)          1.974    37.945    si_ad_change_buffer[414]_i_306_n_0
    SLICE_X143Y93        LUT6 (Prop_lut6_I1_O)        0.124    38.069 r  si_ad_change_buffer[414]_i_215/O
                         net (fo=3, routed)           1.227    39.296    si_ad_change_buffer[414]_i_215_n_0
    SLICE_X143Y87        LUT5 (Prop_lut5_I0_O)        0.124    39.420 r  si_ad_change_buffer[414]_i_87/O
                         net (fo=4, routed)           1.044    40.464    si_ad_change_buffer[414]_i_87_n_0
    SLICE_X139Y84        LUT6 (Prop_lut6_I3_O)        0.124    40.588 r  si_ad_change_buffer[431]_i_21/O
                         net (fo=4, routed)           1.124    41.711    si_ad_change_buffer[431]_i_21_n_0
    SLICE_X141Y81        LUT6 (Prop_lut6_I0_O)        0.124    41.835 r  si_ad_change_buffer[431]_i_17/O
                         net (fo=4, routed)           0.661    42.496    si_ad_change_buffer[431]_i_17_n_0
    SLICE_X143Y82        LUT6 (Prop_lut6_I5_O)        0.124    42.620 r  si_ad_change_buffer[428]_i_13/O
                         net (fo=1, routed)           0.879    43.499    ROTATE_RIGHT05_in[428]
    SLICE_X144Y83        LUT4 (Prop_lut4_I3_O)        0.124    43.623 r  si_ad_change_buffer[428]_i_7/O
                         net (fo=1, routed)           0.570    44.193    ROTATE_RIGHT7_out[428]
    SLICE_X146Y83        LUT6 (Prop_lut6_I0_O)        0.124    44.317 r  si_ad_change_buffer[428]_i_4/O
                         net (fo=1, routed)           0.452    44.769    si_ad_change_buffer[428]_i_4_n_0
    SLICE_X146Y83        LUT5 (Prop_lut5_I4_O)        0.124    44.893 r  si_ad_change_buffer[428]_i_1/O
                         net (fo=1, routed)           0.000    44.893    si_ad_change_buffer[428]_i_1_n_0
    SLICE_X146Y83        FDRE                                         r  si_ad_change_buffer_reg[428]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.793    22.982    clk_out1
    SLICE_X146Y83        FDRE                                         r  si_ad_change_buffer_reg[428]/C
                         clock pessimism             -0.499    22.483    
                         clock uncertainty           -0.173    22.310    
    SLICE_X146Y83        FDRE (Setup_fdre_C_D)        0.077    22.387    si_ad_change_buffer_reg[428]
  -------------------------------------------------------------------
                         required time                         22.387    
                         arrival time                         -44.893    
  -------------------------------------------------------------------
                         slack                                -22.506    

Slack (VIOLATED) :        -22.501ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.215ns  (logic 18.705ns (39.617%)  route 28.510ns (60.383%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=3 LUT5=4 LUT6=11)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 22.916 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.555    35.808    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X106Y86        LUT6 (Prop_lut6_I3_O)        0.124    35.932 f  si_ad_change_buffer[414]_i_303/O
                         net (fo=128, routed)         1.462    37.395    si_ad_change_buffer[414]_i_303_n_0
    SLICE_X98Y82         LUT4 (Prop_lut4_I3_O)        0.124    37.519 r  si_ad_change_buffer[688]_i_26/O
                         net (fo=4, routed)           1.102    38.621    si_ad_change_buffer[688]_i_26_n_0
    SLICE_X106Y80        LUT6 (Prop_lut6_I1_O)        0.124    38.745 r  si_ad_change_buffer[560]_i_25/O
                         net (fo=4, routed)           1.632    40.378    si_ad_change_buffer[560]_i_25_n_0
    SLICE_X126Y77        LUT6 (Prop_lut6_I5_O)        0.124    40.502 r  si_ad_change_buffer[512]_i_21/O
                         net (fo=4, routed)           0.739    41.241    si_ad_change_buffer[512]_i_21_n_0
    SLICE_X125Y76        LUT6 (Prop_lut6_I3_O)        0.124    41.365 r  si_ad_change_buffer[508]_i_17/O
                         net (fo=4, routed)           1.064    42.429    si_ad_change_buffer[508]_i_17_n_0
    SLICE_X124Y73        LUT6 (Prop_lut6_I0_O)        0.124    42.553 r  si_ad_change_buffer[508]_i_13/O
                         net (fo=1, routed)           0.755    43.307    ROTATE_RIGHT05_in[508]
    SLICE_X124Y70        LUT4 (Prop_lut4_I3_O)        0.124    43.431 r  si_ad_change_buffer[508]_i_7/O
                         net (fo=1, routed)           0.695    44.126    ROTATE_RIGHT7_out[508]
    SLICE_X124Y68        LUT6 (Prop_lut6_I0_O)        0.124    44.250 r  si_ad_change_buffer[508]_i_4/O
                         net (fo=1, routed)           0.448    44.699    si_ad_change_buffer[508]_i_4_n_0
    SLICE_X124Y66        LUT5 (Prop_lut5_I4_O)        0.124    44.823 r  si_ad_change_buffer[508]_i_1/O
                         net (fo=1, routed)           0.000    44.823    si_ad_change_buffer[508]_i_1_n_0
    SLICE_X124Y66        FDRE                                         r  si_ad_change_buffer_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.727    22.916    clk_out1
    SLICE_X124Y66        FDRE                                         r  si_ad_change_buffer_reg[508]/C
                         clock pessimism             -0.499    22.417    
                         clock uncertainty           -0.173    22.244    
    SLICE_X124Y66        FDRE (Setup_fdre_C_D)        0.077    22.321    si_ad_change_buffer_reg[508]
  -------------------------------------------------------------------
                         required time                         22.321    
                         arrival time                         -44.823    
  -------------------------------------------------------------------
                         slack                                -22.501    

Slack (VIOLATED) :        -22.494ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[761]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.261ns  (logic 18.705ns (39.578%)  route 28.556ns (60.422%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.102ns = ( 22.898 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.200    35.453    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I1_O)        0.124    35.577 r  si_ad_change_buffer[414]_i_309/O
                         net (fo=128, routed)         1.971    37.548    si_ad_change_buffer[414]_i_309_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I1_O)        0.124    37.672 r  si_ad_change_buffer[799]_i_724/O
                         net (fo=4, routed)           1.350    39.022    si_ad_change_buffer[799]_i_724_n_0
    SLICE_X79Y93         LUT6 (Prop_lut6_I3_O)        0.124    39.146 r  si_ad_change_buffer[795]_i_33/O
                         net (fo=4, routed)           1.400    40.545    si_ad_change_buffer[795]_i_33_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I1_O)        0.124    40.669 r  si_ad_change_buffer[763]_i_24/O
                         net (fo=4, routed)           0.804    41.474    si_ad_change_buffer[763]_i_24_n_0
    SLICE_X71Y86         LUT6 (Prop_lut6_I0_O)        0.124    41.598 r  si_ad_change_buffer[763]_i_18/O
                         net (fo=4, routed)           1.018    42.615    si_ad_change_buffer[763]_i_18_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.124    42.739 r  si_ad_change_buffer[761]_i_13/O
                         net (fo=1, routed)           0.651    43.390    ROTATE_RIGHT05_in[761]
    SLICE_X60Y86         LUT6 (Prop_lut6_I5_O)        0.124    43.514 r  si_ad_change_buffer[761]_i_7/O
                         net (fo=1, routed)           0.793    44.308    ROTATE_RIGHT7_out[761]
    SLICE_X58Y86         LUT6 (Prop_lut6_I0_O)        0.124    44.432 r  si_ad_change_buffer[761]_i_4/O
                         net (fo=1, routed)           0.313    44.745    si_ad_change_buffer[761]_i_4_n_0
    SLICE_X56Y86         LUT5 (Prop_lut5_I4_O)        0.124    44.869 r  si_ad_change_buffer[761]_i_1/O
                         net (fo=1, routed)           0.000    44.869    si_ad_change_buffer[761]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  si_ad_change_buffer_reg[761]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.709    22.898    clk_out1
    SLICE_X56Y86         FDRE                                         r  si_ad_change_buffer_reg[761]/C
                         clock pessimism             -0.427    22.471    
                         clock uncertainty           -0.173    22.298    
    SLICE_X56Y86         FDRE (Setup_fdre_C_D)        0.077    22.375    si_ad_change_buffer_reg[761]
  -------------------------------------------------------------------
                         required time                         22.375    
                         arrival time                         -44.869    
  -------------------------------------------------------------------
                         slack                                -22.494    

Slack (VIOLATED) :        -22.461ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[324]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.081ns  (logic 18.705ns (39.729%)  route 28.376ns (60.271%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=2 LUT5=6 LUT6=10)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.173ns = ( 22.827 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.058    35.311    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X109Y94        LUT5 (Prop_lut5_I1_O)        0.124    35.435 r  si_ad_change_buffer[510]_i_28/O
                         net (fo=128, routed)         1.824    37.259    si_ad_change_buffer[510]_i_28_n_0
    SLICE_X123Y86        LUT6 (Prop_lut6_I3_O)        0.124    37.383 r  si_ad_change_buffer[440]_i_26/O
                         net (fo=3, routed)           0.812    38.195    si_ad_change_buffer[440]_i_26_n_0
    SLICE_X125Y89        LUT5 (Prop_lut5_I0_O)        0.124    38.319 r  si_ad_change_buffer[376]_i_30/O
                         net (fo=4, routed)           1.232    39.551    si_ad_change_buffer[376]_i_30_n_0
    SLICE_X129Y93        LUT6 (Prop_lut6_I0_O)        0.124    39.675 r  si_ad_change_buffer[328]_i_23/O
                         net (fo=4, routed)           1.153    40.828    si_ad_change_buffer[328]_i_23_n_0
    SLICE_X136Y98        LUT6 (Prop_lut6_I1_O)        0.124    40.952 r  si_ad_change_buffer[324]_i_19/O
                         net (fo=4, routed)           1.203    42.155    si_ad_change_buffer[324]_i_19_n_0
    SLICE_X142Y100       LUT6 (Prop_lut6_I5_O)        0.124    42.279 r  si_ad_change_buffer[324]_i_15/O
                         net (fo=1, routed)           0.586    42.865    ROTATE_LEFT02_in[324]
    SLICE_X146Y100       LUT4 (Prop_lut4_I3_O)        0.124    42.989 r  si_ad_change_buffer[324]_i_9/O
                         net (fo=1, routed)           0.958    43.947    ROTATE_LEFT4_out[324]
    SLICE_X150Y101       LUT6 (Prop_lut6_I5_O)        0.124    44.071 r  si_ad_change_buffer[324]_i_4/O
                         net (fo=1, routed)           0.493    44.565    si_ad_change_buffer[324]_i_4_n_0
    SLICE_X150Y101       LUT5 (Prop_lut5_I4_O)        0.124    44.689 r  si_ad_change_buffer[324]_i_1/O
                         net (fo=1, routed)           0.000    44.689    si_ad_change_buffer[324]_i_1_n_0
    SLICE_X150Y101       FDRE                                         r  si_ad_change_buffer_reg[324]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.637    22.827    clk_out1
    SLICE_X150Y101       FDRE                                         r  si_ad_change_buffer_reg[324]/C
                         clock pessimism             -0.507    22.319    
                         clock uncertainty           -0.173    22.146    
    SLICE_X150Y101       FDRE (Setup_fdre_C_D)        0.081    22.227    si_ad_change_buffer_reg[324]
  -------------------------------------------------------------------
                         required time                         22.227    
                         arrival time                         -44.689    
  -------------------------------------------------------------------
                         slack                                -22.461    

Slack (VIOLATED) :        -22.452ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.217ns  (logic 18.705ns (39.615%)  route 28.512ns (60.385%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.107ns = ( 22.893 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.883    37.945    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I0_O)        0.124    38.069 r  si_ad_change_buffer[8]_i_23/O
                         net (fo=1, routed)           1.259    39.328    si_ad_change_buffer[8]_i_23_n_0
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.124    39.452 r  si_ad_change_buffer[8]_i_21/O
                         net (fo=3, routed)           1.218    40.670    si_ad_change_buffer[8]_i_21_n_0
    SLICE_X95Y101        LUT6 (Prop_lut6_I5_O)        0.124    40.794 r  si_ad_change_buffer[8]_i_19/O
                         net (fo=4, routed)           1.408    42.202    si_ad_change_buffer[8]_i_19_n_0
    SLICE_X84Y105        LUT6 (Prop_lut6_I3_O)        0.124    42.326 r  si_ad_change_buffer[6]_i_18/O
                         net (fo=1, routed)           0.502    42.828    ROTATE_LEFT02_in[6]
    SLICE_X82Y105        LUT6 (Prop_lut6_I5_O)        0.124    42.952 r  si_ad_change_buffer[6]_i_11/O
                         net (fo=1, routed)           1.115    44.067    ROTATE_LEFT4_out[6]
    SLICE_X70Y104        LUT6 (Prop_lut6_I5_O)        0.124    44.191 r  si_ad_change_buffer[6]_i_5/O
                         net (fo=1, routed)           0.510    44.700    si_ad_change_buffer[6]_i_5_n_0
    SLICE_X70Y97         LUT6 (Prop_lut6_I5_O)        0.124    44.824 r  si_ad_change_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    44.824    si_ad_change_buffer[6]_i_1_n_0
    SLICE_X70Y97         FDRE                                         r  si_ad_change_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.704    22.893    clk_out1
    SLICE_X70Y97         FDRE                                         r  si_ad_change_buffer_reg[6]/C
                         clock pessimism             -0.427    22.466    
                         clock uncertainty           -0.173    22.293    
    SLICE_X70Y97         FDRE (Setup_fdre_C_D)        0.079    22.372    si_ad_change_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         22.372    
                         arrival time                         -44.824    
  -------------------------------------------------------------------
                         slack                                -22.452    

Slack (VIOLATED) :        -22.450ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.971ns  (logic 18.705ns (39.822%)  route 28.266ns (60.178%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.269ns = ( 22.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.883    37.945    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X113Y90        LUT6 (Prop_lut6_I0_O)        0.124    38.069 r  si_ad_change_buffer[8]_i_23/O
                         net (fo=1, routed)           1.259    39.328    si_ad_change_buffer[8]_i_23_n_0
    SLICE_X103Y96        LUT6 (Prop_lut6_I5_O)        0.124    39.452 r  si_ad_change_buffer[8]_i_21/O
                         net (fo=3, routed)           1.218    40.670    si_ad_change_buffer[8]_i_21_n_0
    SLICE_X95Y101        LUT6 (Prop_lut6_I5_O)        0.124    40.794 r  si_ad_change_buffer[8]_i_19/O
                         net (fo=4, routed)           1.452    42.246    si_ad_change_buffer[8]_i_19_n_0
    SLICE_X83Y104        LUT6 (Prop_lut6_I5_O)        0.124    42.370 r  si_ad_change_buffer[8]_i_17/O
                         net (fo=1, routed)           0.498    42.868    ROTATE_LEFT02_in[8]
    SLICE_X82Y103        LUT6 (Prop_lut6_I5_O)        0.124    42.992 r  si_ad_change_buffer[8]_i_11/O
                         net (fo=1, routed)           0.907    43.899    ROTATE_LEFT4_out[8]
    SLICE_X70Y103        LUT6 (Prop_lut6_I5_O)        0.124    44.023 r  si_ad_change_buffer[8]_i_5/O
                         net (fo=1, routed)           0.432    44.455    si_ad_change_buffer[8]_i_5_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I5_O)        0.124    44.579 r  si_ad_change_buffer[8]_i_1/O
                         net (fo=1, routed)           0.000    44.579    si_ad_change_buffer[8]_i_1_n_0
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.541    22.731    clk_out1
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[8]/C
                         clock pessimism             -0.507    22.223    
                         clock uncertainty           -0.173    22.050    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.079    22.129    si_ad_change_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         22.129    
                         arrival time                         -44.579    
  -------------------------------------------------------------------
                         slack                                -22.450    

Slack (VIOLATED) :        -22.446ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[755]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.162ns  (logic 18.705ns (39.661%)  route 28.457ns (60.339%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.105ns = ( 22.895 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.762    33.952    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X106Y96        LUT6 (Prop_lut6_I0_O)        0.301    34.253 r  si_ad_change_buffer[799]_i_243/O
                         net (fo=153, routed)         1.200    35.453    si_ad_change_buffer[799]_i_243_n_0
    SLICE_X107Y92        LUT5 (Prop_lut5_I1_O)        0.124    35.577 r  si_ad_change_buffer[414]_i_309/O
                         net (fo=128, routed)         1.971    37.548    si_ad_change_buffer[414]_i_309_n_0
    SLICE_X88Y87         LUT5 (Prop_lut5_I1_O)        0.124    37.672 r  si_ad_change_buffer[799]_i_724/O
                         net (fo=4, routed)           1.350    39.022    si_ad_change_buffer[799]_i_724_n_0
    SLICE_X79Y93         LUT6 (Prop_lut6_I3_O)        0.124    39.146 r  si_ad_change_buffer[795]_i_33/O
                         net (fo=4, routed)           1.400    40.545    si_ad_change_buffer[795]_i_33_n_0
    SLICE_X73Y87         LUT6 (Prop_lut6_I1_O)        0.124    40.669 r  si_ad_change_buffer[763]_i_24/O
                         net (fo=4, routed)           0.948    41.617    si_ad_change_buffer[763]_i_24_n_0
    SLICE_X67Y85         LUT6 (Prop_lut6_I1_O)        0.124    41.741 r  si_ad_change_buffer[755]_i_17/O
                         net (fo=4, routed)           0.852    42.593    si_ad_change_buffer[755]_i_17_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124    42.717 r  si_ad_change_buffer[755]_i_13/O
                         net (fo=1, routed)           0.667    43.384    ROTATE_RIGHT05_in[755]
    SLICE_X61Y82         LUT6 (Prop_lut6_I5_O)        0.124    43.508 r  si_ad_change_buffer[755]_i_7/O
                         net (fo=1, routed)           0.727    44.235    ROTATE_RIGHT7_out[755]
    SLICE_X60Y82         LUT6 (Prop_lut6_I0_O)        0.124    44.359 r  si_ad_change_buffer[755]_i_4/O
                         net (fo=1, routed)           0.287    44.646    si_ad_change_buffer[755]_i_4_n_0
    SLICE_X59Y82         LUT5 (Prop_lut5_I4_O)        0.124    44.770 r  si_ad_change_buffer[755]_i_1/O
                         net (fo=1, routed)           0.000    44.770    si_ad_change_buffer[755]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  si_ad_change_buffer_reg[755]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.706    22.895    clk_out1
    SLICE_X59Y82         FDRE                                         r  si_ad_change_buffer_reg[755]/C
                         clock pessimism             -0.427    22.468    
                         clock uncertainty           -0.173    22.295    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)        0.029    22.324    si_ad_change_buffer_reg[755]
  -------------------------------------------------------------------
                         required time                         22.324    
                         arrival time                         -44.770    
  -------------------------------------------------------------------
                         slack                                -22.446    

Slack (VIOLATED) :        -22.425ns  (required time - arrival time)
  Source:                 COUNT2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        46.949ns  (logic 18.705ns (39.841%)  route 28.244ns (60.159%))
  Logic Levels:           55  (CARRY4=30 LUT1=1 LUT3=6 LUT4=1 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.269ns = ( 22.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.392ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.934    -2.392    clk_out1
    DSP48_X2Y36          DSP48E1                                      r  COUNT2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      4.009     1.617 f  COUNT2/P[0]
                         net (fo=39, routed)          1.006     2.623    B[0]
    SLICE_X47Y90         LUT1 (Prop_lut1_I0_O)        0.150     2.773 r  si_ad_change_buffer[799]_i_1345/O
                         net (fo=1, routed)           0.810     3.583    si_ad_change_buffer[799]_i_1345_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.684     4.267 r  si_ad_change_buffer_reg[799]_i_1103/O[0]
                         net (fo=15, routed)          1.113     5.380    COUNT2__1[1]
    SLICE_X44Y84         LUT3 (Prop_lut3_I0_O)        0.299     5.679 r  si_ad_change_buffer[799]_i_1108/O
                         net (fo=21, routed)          0.818     6.496    si_ad_change_buffer[799]_i_1108_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.620 r  si_ad_change_buffer[799]_i_1437/O
                         net (fo=2, routed)           0.768     7.388    si_ad_change_buffer[799]_i_1437_n_0
    SLICE_X43Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.895 r  si_ad_change_buffer_reg[799]_i_1728/CO[3]
                         net (fo=1, routed)           0.000     7.895    si_ad_change_buffer_reg[799]_i_1728_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.009 r  si_ad_change_buffer_reg[799]_i_1596/CO[3]
                         net (fo=1, routed)           0.000     8.009    si_ad_change_buffer_reg[799]_i_1596_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.123 r  si_ad_change_buffer_reg[799]_i_1424/CO[3]
                         net (fo=1, routed)           0.000     8.123    si_ad_change_buffer_reg[799]_i_1424_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.237 r  si_ad_change_buffer_reg[799]_i_1189/CO[3]
                         net (fo=1, routed)           0.000     8.237    si_ad_change_buffer_reg[799]_i_1189_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.351 r  si_ad_change_buffer_reg[799]_i_1006/CO[3]
                         net (fo=1, routed)           0.000     8.351    si_ad_change_buffer_reg[799]_i_1006_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.465 r  si_ad_change_buffer_reg[799]_i_1104/CO[3]
                         net (fo=1, routed)           0.000     8.465    si_ad_change_buffer_reg[799]_i_1104_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.687 r  si_ad_change_buffer_reg[799]_i_1102/O[0]
                         net (fo=3, routed)           0.528     9.215    si_ad_change_buffer_reg[799]_i_1102_n_7
    SLICE_X42Y85         LUT6 (Prop_lut6_I1_O)        0.299     9.514 r  si_ad_change_buffer[799]_i_945/O
                         net (fo=1, routed)           0.838    10.351    si_ad_change_buffer[799]_i_945_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.898 r  si_ad_change_buffer_reg[799]_i_454/O[2]
                         net (fo=3, routed)           0.976    11.875    si_ad_change_buffer_reg[799]_i_454_n_5
    SLICE_X45Y85         LUT3 (Prop_lut3_I1_O)        0.301    12.176 r  si_ad_change_buffer[799]_i_459/O
                         net (fo=3, routed)           0.161    12.337    si_ad_change_buffer[799]_i_459_n_0
    SLICE_X45Y85         LUT5 (Prop_lut5_I3_O)        0.124    12.461 r  si_ad_change_buffer[799]_i_184/O
                         net (fo=1, routed)           0.899    13.360    si_ad_change_buffer[799]_i_184_n_0
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.880 r  si_ad_change_buffer_reg[799]_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.880    si_ad_change_buffer_reg[799]_i_85_n_0
    SLICE_X46Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.997 r  si_ad_change_buffer_reg[799]_i_250/CO[3]
                         net (fo=1, routed)           0.000    13.997    si_ad_change_buffer_reg[799]_i_250_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.114 r  si_ad_change_buffer_reg[799]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    14.114    si_ad_change_buffer_reg[799]_i_1082_n_0
    SLICE_X46Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.437 r  si_ad_change_buffer_reg[799]_i_1368/O[1]
                         net (fo=8, routed)           0.925    15.362    si_ad_change_buffer_reg[799]_i_1368_n_6
    SLICE_X48Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.702    16.064 r  si_ad_change_buffer_reg[799]_i_1363/CO[3]
                         net (fo=1, routed)           0.000    16.064    si_ad_change_buffer_reg[799]_i_1363_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.181 r  si_ad_change_buffer_reg[799]_i_1148/CO[3]
                         net (fo=1, routed)           0.000    16.181    si_ad_change_buffer_reg[799]_i_1148_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.400 r  si_ad_change_buffer_reg[799]_i_975/O[0]
                         net (fo=3, routed)           0.747    17.147    si_ad_change_buffer_reg[799]_i_975_n_7
    SLICE_X51Y94         LUT6 (Prop_lut6_I4_O)        0.295    17.442 r  si_ad_change_buffer[799]_i_1177/O
                         net (fo=1, routed)           0.000    17.442    si_ad_change_buffer[799]_i_1177_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.992 r  si_ad_change_buffer_reg[799]_i_985/CO[3]
                         net (fo=1, routed)           0.000    17.992    si_ad_change_buffer_reg[799]_i_985_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.106 r  si_ad_change_buffer_reg[799]_i_472/CO[3]
                         net (fo=1, routed)           0.000    18.106    si_ad_change_buffer_reg[799]_i_472_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.263 r  si_ad_change_buffer_reg[799]_i_192/CO[1]
                         net (fo=1, routed)           0.555    18.818    si_ad_change_buffer_reg[799]_i_192_n_2
    SLICE_X53Y95         LUT5 (Prop_lut5_I4_O)        0.329    19.147 r  si_ad_change_buffer[799]_i_86/O
                         net (fo=118, routed)         1.054    20.201    si_ad_change_buffer[799]_i_86_n_0
    SLICE_X55Y93         LUT3 (Prop_lut3_I1_O)        0.124    20.325 r  si_ad_change_buffer[799]_i_181/O
                         net (fo=1, routed)           0.000    20.325    si_ad_change_buffer[799]_i_181_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.857 r  si_ad_change_buffer_reg[799]_i_84/CO[3]
                         net (fo=1, routed)           0.000    20.857    si_ad_change_buffer_reg[799]_i_84_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.971 r  si_ad_change_buffer_reg[799]_i_249/CO[3]
                         net (fo=1, routed)           0.000    20.971    si_ad_change_buffer_reg[799]_i_249_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.305 r  si_ad_change_buffer_reg[799]_i_1081/O[1]
                         net (fo=3, routed)           0.622    21.927    COUNT0[10]
    SLICE_X56Y95         LUT5 (Prop_lut5_I0_O)        0.303    22.230 r  si_ad_change_buffer[799]_i_1296/O
                         net (fo=23, routed)          0.823    23.053    COUNT[10]
    SLICE_X56Y93         LUT3 (Prop_lut3_I1_O)        0.124    23.177 r  si_ad_change_buffer[799]_i_1772/O
                         net (fo=1, routed)           0.714    23.891    si_ad_change_buffer[799]_i_1772_n_0
    SLICE_X60Y93         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.411 r  si_ad_change_buffer_reg[799]_i_1666/CO[3]
                         net (fo=1, routed)           0.000    24.411    si_ad_change_buffer_reg[799]_i_1666_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.734 r  si_ad_change_buffer_reg[799]_i_1517/O[1]
                         net (fo=3, routed)           0.536    25.270    si_ad_change_buffer_reg[799]_i_1517_n_6
    SLICE_X61Y94         LUT3 (Prop_lut3_I2_O)        0.306    25.576 r  si_ad_change_buffer[799]_i_1497/O
                         net (fo=1, routed)           0.700    26.276    si_ad_change_buffer[799]_i_1497_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    26.680 r  si_ad_change_buffer_reg[799]_i_1283/CO[3]
                         net (fo=1, routed)           0.000    26.680    si_ad_change_buffer_reg[799]_i_1283_n_0
    SLICE_X62Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.003 r  si_ad_change_buffer_reg[799]_i_1078/O[1]
                         net (fo=3, routed)           0.525    27.528    si_ad_change_buffer_reg[799]_i_1078_n_6
    SLICE_X65Y95         LUT3 (Prop_lut3_I1_O)        0.306    27.834 r  si_ad_change_buffer[799]_i_653/O
                         net (fo=1, routed)           0.504    28.338    si_ad_change_buffer[799]_i_653_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    28.864 r  si_ad_change_buffer_reg[799]_i_253/CO[3]
                         net (fo=1, routed)           0.000    28.864    si_ad_change_buffer_reg[799]_i_253_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.086 r  si_ad_change_buffer_reg[799]_i_252/O[0]
                         net (fo=3, routed)           1.495    30.581    si_ad_change_buffer_reg[799]_i_252_n_7
    SLICE_X86Y95         LUT4 (Prop_lut4_I3_O)        0.299    30.880 r  si_ad_change_buffer[799]_i_1323/O
                         net (fo=1, routed)           0.000    30.880    si_ad_change_buffer[799]_i_1323_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.460 r  si_ad_change_buffer_reg[799]_i_1083/O[2]
                         net (fo=1, routed)           1.179    32.638    si_ad_change_buffer_reg[799]_i_1083_n_5
    SLICE_X104Y94        LUT6 (Prop_lut6_I1_O)        0.302    32.940 r  si_ad_change_buffer[799]_i_660/O
                         net (fo=1, routed)           0.000    32.940    si_ad_change_buffer[799]_i_660_n_0
    SLICE_X104Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    33.190 r  si_ad_change_buffer_reg[799]_i_254/O[2]
                         net (fo=94, routed)          0.714    33.904    si_ad_change_buffer_reg[799]_i_254_n_5
    SLICE_X107Y94        LUT6 (Prop_lut6_I5_O)        0.301    34.205 r  si_ad_change_buffer[799]_i_247/O
                         net (fo=32, routed)          1.170    35.375    si_ad_change_buffer[799]_i_247_n_0
    SLICE_X109Y95        LUT5 (Prop_lut5_I4_O)        0.124    35.499 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=128, routed)         1.439    36.938    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X115Y90        LUT5 (Prop_lut5_I1_O)        0.124    37.062 r  si_ad_change_buffer[200]_i_28/O
                         net (fo=4, routed)           0.975    38.037    si_ad_change_buffer[200]_i_28_n_0
    SLICE_X114Y93        LUT6 (Prop_lut6_I3_O)        0.124    38.161 r  si_ad_change_buffer[72]_i_25/O
                         net (fo=4, routed)           1.097    39.257    si_ad_change_buffer[72]_i_25_n_0
    SLICE_X102Y98        LUT6 (Prop_lut6_I1_O)        0.124    39.381 r  si_ad_change_buffer[56]_i_23/O
                         net (fo=4, routed)           1.382    40.763    si_ad_change_buffer[56]_i_23_n_0
    SLICE_X89Y102        LUT6 (Prop_lut6_I1_O)        0.124    40.887 r  si_ad_change_buffer[52]_i_19/O
                         net (fo=4, routed)           1.030    41.918    si_ad_change_buffer[52]_i_19_n_0
    SLICE_X78Y103        LUT6 (Prop_lut6_I5_O)        0.124    42.042 r  si_ad_change_buffer[52]_i_15/O
                         net (fo=1, routed)           0.920    42.962    ROTATE_LEFT02_in[52]
    SLICE_X71Y103        LUT6 (Prop_lut6_I5_O)        0.124    43.086 r  si_ad_change_buffer[52]_i_9/O
                         net (fo=1, routed)           0.638    43.724    ROTATE_LEFT4_out[52]
    SLICE_X70Y103        LUT6 (Prop_lut6_I5_O)        0.124    43.848 r  si_ad_change_buffer[52]_i_4/O
                         net (fo=1, routed)           0.584    44.433    si_ad_change_buffer[52]_i_4_n_0
    SLICE_X68Y103        LUT5 (Prop_lut5_I4_O)        0.124    44.557 r  si_ad_change_buffer[52]_i_1/O
                         net (fo=1, routed)           0.000    44.557    si_ad_change_buffer[52]_i_1_n_0
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.541    22.731    clk_out1
    SLICE_X68Y103        FDRE                                         r  si_ad_change_buffer_reg[52]/C
                         clock pessimism             -0.507    22.223    
                         clock uncertainty           -0.173    22.050    
    SLICE_X68Y103        FDRE (Setup_fdre_C_D)        0.081    22.131    si_ad_change_buffer_reg[52]
  -------------------------------------------------------------------
                         required time                         22.131    
                         arrival time                         -44.557    
  -------------------------------------------------------------------
                         slack                                -22.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 mem_dina_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.164ns (19.441%)  route 0.680ns (80.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.581    -0.667    clk_out1
    SLICE_X62Y104        FDRE                                         r  mem_dina_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.503 r  mem_dina_reg[11]/Q
                         net (fo=2, routed)           0.680     0.177    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dina[2]
    RAMB36_X3Y15         RAMB36E1                                     r  blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.952    -0.341    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.040    -0.300    
                         clock uncertainty            0.173    -0.127    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.169    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[505]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.654    -0.593    clk_out1
    SLICE_X128Y67        FDRE                                         r  si_ad_change_buffer_reg[505]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  si_ad_change_buffer_reg[505]/Q
                         net (fo=1, routed)           0.116    -0.313    si_ad_change_buffer_reg_n_0_[505]
    SLICE_X129Y67        FDRE                                         r  mem_dina_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.927    -0.366    clk_out1
    SLICE_X129Y67        FDRE                                         r  mem_dina_reg[505]/C
                         clock pessimism             -0.214    -0.580    
                         clock uncertainty            0.173    -0.407    
    SLICE_X129Y67        FDRE (Hold_fdre_C_D)         0.070    -0.337    mem_dina_reg[505]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_mem_offset_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_offset_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.585    -0.663    rxByteUart0/clk_out1
    SLICE_X44Y108        FDRE                                         r  rxByteUart0/uart_mem_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  rxByteUart0/uart_mem_offset_reg[9]/Q
                         net (fo=1, routed)           0.113    -0.386    uart_mem_offset[9]
    SLICE_X44Y107        FDRE                                         r  mem_offset_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.856    -0.437    clk_out1
    SLICE_X44Y107        FDRE                                         r  mem_offset_reg[9]/C
                         clock pessimism             -0.210    -0.647    
                         clock uncertainty            0.173    -0.474    
    SLICE_X44Y107        FDRE (Hold_fdre_C_D)         0.063    -0.411    mem_offset_reg[9]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_integer_rotate_speed_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            integer_rotate_speed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.584    -0.664    rxByteUart0/clk_out1
    SLICE_X51Y111        FDRE                                         r  rxByteUart0/uart_integer_rotate_speed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  rxByteUart0/uart_integer_rotate_speed_reg[6]/Q
                         net (fo=1, routed)           0.143    -0.380    uart_integer_rotate_speed[6]
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.854    -0.439    clk_out1
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[6]/C
                         clock pessimism             -0.209    -0.648    
                         clock uncertainty            0.173    -0.475    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.070    -0.405    integer_rotate_speed_reg[6]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.654    -0.593    clk_out1
    SLICE_X128Y67        FDRE                                         r  si_ad_change_buffer_reg[500]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  si_ad_change_buffer_reg[500]/Q
                         net (fo=1, routed)           0.110    -0.319    si_ad_change_buffer_reg_n_0_[500]
    SLICE_X128Y66        FDRE                                         r  mem_dina_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.928    -0.365    clk_out1
    SLICE_X128Y66        FDRE                                         r  mem_dina_reg[500]/C
                         clock pessimism             -0.213    -0.578    
                         clock uncertainty            0.173    -0.405    
    SLICE_X128Y66        FDRE (Hold_fdre_C_D)         0.059    -0.346    mem_dina_reg[500]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.117%)  route 0.165ns (53.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.444ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.580    -0.668    clk_out1
    SLICE_X45Y117        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.165    -0.362    uart_value_ad__0[11]
    SLICE_X47Y116        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.849    -0.444    clk_out1
    SLICE_X47Y116        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.189    -0.633    
                         clock uncertainty            0.173    -0.460    
    SLICE_X47Y116        FDRE (Hold_fdre_C_D)         0.070    -0.390    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[526]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[526]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.653    -0.594    clk_out1
    SLICE_X116Y67        FDRE                                         r  si_ad_change_buffer_reg[526]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y67        FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  si_ad_change_buffer_reg[526]/Q
                         net (fo=1, routed)           0.116    -0.314    si_ad_change_buffer_reg_n_0_[526]
    SLICE_X117Y67        FDRE                                         r  mem_dina_reg[526]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.926    -0.367    clk_out1
    SLICE_X117Y67        FDRE                                         r  mem_dina_reg[526]/C
                         clock pessimism             -0.214    -0.581    
                         clock uncertainty            0.173    -0.408    
    SLICE_X117Y67        FDRE (Hold_fdre_C_D)         0.066    -0.342    mem_dina_reg[526]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rxByteUart0/uart_integer_rotate_speed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            integer_rotate_speed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.439ns
    Source Clock Delay      (SCD):    -0.664ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.584    -0.664    rxByteUart0/clk_out1
    SLICE_X51Y111        FDRE                                         r  rxByteUart0/uart_integer_rotate_speed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.523 r  rxByteUart0/uart_integer_rotate_speed_reg[7]/Q
                         net (fo=1, routed)           0.144    -0.379    uart_integer_rotate_speed[7]
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.854    -0.439    clk_out1
    SLICE_X51Y110        FDRE                                         r  integer_rotate_speed_reg[7]/C
                         clock pessimism             -0.209    -0.648    
                         clock uncertainty            0.173    -0.475    
    SLICE_X51Y110        FDRE (Hold_fdre_C_D)         0.066    -0.409    integer_rotate_speed_reg[7]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 vga0/vid_screen_v_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_addrb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.405ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.616    -0.632    vga0/clk_out1
    SLICE_X39Y106        FDSE                                         r  vga0/vid_screen_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDSE (Prop_fdse_C_Q)         0.141    -0.491 r  vga0/vid_screen_v_reg[2]/Q
                         net (fo=1, routed)           0.155    -0.336    vid_screen_v[2]
    SLICE_X41Y106        FDRE                                         r  mem_addrb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.888    -0.405    clk_out1
    SLICE_X41Y106        FDRE                                         r  mem_addrb_reg[2]/C
                         clock pessimism             -0.211    -0.616    
                         clock uncertainty            0.173    -0.443    
    SLICE_X41Y106        FDRE (Hold_fdre_C_D)         0.075    -0.368    mem_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 si_ad_value_vector_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_value_bit_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.282%)  route 0.170ns (54.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.445ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.580    -0.668    clk_out1
    SLICE_X49Y117        FDRE                                         r  si_ad_value_vector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.527 r  si_ad_value_vector_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.356    si_ad_value_vector[7]
    SLICE_X51Y117        FDRE                                         r  si_ad_value_bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.848    -0.445    clk_out1
    SLICE_X51Y117        FDRE                                         r  si_ad_value_bit_reg[7]/C
                         clock pessimism             -0.189    -0.634    
                         clock uncertainty            0.173    -0.461    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.070    -0.391    si_ad_value_bit_reg[7]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.419ns (8.362%)  route 4.591ns (91.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.591     2.500    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.579ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.419ns (8.600%)  route 4.453ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.453     2.361    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.964    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.940    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 18.579    

Slack (MET) :             18.778ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.419ns (8.974%)  route 4.250ns (91.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.250     2.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 18.778    

Slack (MET) :             18.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.419ns (9.249%)  route 4.111ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.111     2.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.936    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.936    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 18.917    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.419ns (9.912%)  route 3.808ns (90.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.808     1.716    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 19.217    

Slack (MET) :             19.365ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.419ns (10.273%)  route 3.660ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.660     1.568    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 19.365    

Slack (MET) :             19.654ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.419ns (11.056%)  route 3.371ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.371     1.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                 19.654    

Slack (MET) :             19.910ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.419ns (11.858%)  route 3.115ns (88.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.115     1.023    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.933    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 19.910    

Slack (MET) :             21.106ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.518ns (19.009%)  route 2.207ns (80.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.207     0.229    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.960    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.335    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.335    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                 21.106    

Slack (MET) :             21.220ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.518ns (19.813%)  route 2.096ns (80.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.824    -2.502    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.518    -1.984 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.096     0.113    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.957    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    21.332    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.332    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                 21.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.323    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.723%)  route 0.817ns (85.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.817     0.354    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.629%)  route 0.823ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.823     0.363    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.506%)  route 0.831ns (85.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.831     0.366    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.520%)  route 0.830ns (85.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.830     0.366    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.164ns (16.882%)  route 0.807ns (83.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.807     0.367    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.128ns (13.871%)  route 0.795ns (86.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.795     0.319    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.127    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.164ns (16.726%)  route 0.817ns (83.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.817     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.162    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.181    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.141ns (14.390%)  route 0.839ns (85.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.839     0.379    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.688%)  route 0.819ns (83.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.215ns
    Phase Error              (PE):    0.355ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.819     0.382    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.164    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.183    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       18.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.441ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.010ns  (logic 0.419ns (8.362%)  route 4.591ns (91.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.591     2.500    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -2.500    
  -------------------------------------------------------------------
                         slack                                 18.441    

Slack (MET) :             18.579ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 0.419ns (8.600%)  route 4.453ns (91.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.052ns = ( 22.948 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.453     2.361    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.796    22.948    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.433    
                         clock uncertainty           -0.468    21.965    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.941    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                          -2.361    
  -------------------------------------------------------------------
                         slack                                 18.579    

Slack (MET) :             18.779ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.419ns (8.974%)  route 4.250ns (91.026%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.250     2.158    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -2.158    
  -------------------------------------------------------------------
                         slack                                 18.779    

Slack (MET) :             18.917ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.419ns (9.249%)  route 4.111ns (90.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           4.111     2.020    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.937    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.937    
                         arrival time                          -2.020    
  -------------------------------------------------------------------
                         slack                                 18.917    

Slack (MET) :             19.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.419ns (9.912%)  route 3.808ns (90.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.808     1.716    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 19.217    

Slack (MET) :             19.366ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.419ns (10.273%)  route 3.660ns (89.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.660     1.568    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 19.366    

Slack (MET) :             19.655ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.419ns (11.056%)  route 3.371ns (88.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.371     1.279    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                 19.655    

Slack (MET) :             19.911ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.534ns  (logic 0.419ns (11.858%)  route 3.115ns (88.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.511ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.815    -2.511    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y127       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y127       FDPE (Prop_fdpe_C_Q)         0.419    -2.092 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.115     1.023    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    20.934    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         20.934    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 19.911    

Slack (MET) :             21.106ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 0.518ns (19.009%)  route 2.207ns (80.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 22.944 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.518    -1.978 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.207     0.229    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.792    22.944    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.429    
                         clock uncertainty           -0.468    21.961    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625    21.336    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.336    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                 21.106    

Slack (MET) :             21.220ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.614ns  (logic 0.518ns (19.813%)  route 2.096ns (80.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.059ns = ( 22.941 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.502ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.824    -2.502    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.518    -1.984 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.096     0.113    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.624    22.814    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    20.274 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    21.234    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.152 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.789    22.941    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    22.426    
                         clock uncertainty           -0.468    21.958    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    21.333    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         21.333    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                 21.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.164ns (17.674%)  route 0.764ns (82.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           0.764     0.323    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.323    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.141ns (14.723%)  route 0.817ns (85.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.817     0.354    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.629%)  route 0.823ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.823     0.363    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.972ns  (logic 0.141ns (14.506%)  route 0.831ns (85.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.642    -0.606    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y132       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDSE (Prop_fdse_C_Q)         0.141    -0.465 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           0.831     0.366    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.141ns (14.520%)  route 0.830ns (85.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X163Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y133       FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.830     0.366    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.366    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.164ns (16.882%)  route 0.807ns (83.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.164    -0.441 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.807     0.367    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[2].DataSerializer/hdmi_tx_p[2]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.128ns (13.871%)  route 0.795ns (86.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X160Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.795     0.319    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.126    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.164ns (16.726%)  route 0.817ns (83.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X162Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y135       FDSE (Prop_fdse_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.817     0.377    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.315    -0.352    rgb2dvi/U0/DataEncoders[1].DataSerializer/hdmi_tx_p[1]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.307    
                         clock uncertainty            0.468     0.161    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     0.180    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.377    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.141ns (14.390%)  route 0.839ns (85.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X163Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           0.839     0.379    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@10.000ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.164ns (16.688%)  route 0.819ns (83.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.468ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.819     0.382    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.872    -0.421    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.500 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.098    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431    -0.667 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.317    -0.350    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045    -0.305    
                         clock uncertainty            0.468     0.163    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.182    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.500ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDPE (Recov_fdpe_C_PRE)     -0.534    21.757    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.500    

Slack (MET) :             23.540ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X162Y124       FDCE (Recov_fdce_C_CLR)     -0.494    21.797    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.797    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X162Y124       FDCE (Remov_fdce_C_CLR)     -0.121    -0.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.746    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.746    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.746    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.749    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.392    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.500ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDPE (Recov_fdpe_C_PRE)     -0.534    21.757    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.500    

Slack (MET) :             23.540ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X162Y124       FDCE (Recov_fdce_C_CLR)     -0.494    21.797    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.797    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X162Y124       FDCE (Remov_fdce_C_CLR)     -0.121    -0.548    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.573    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.573    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.573    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.576    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.454ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.711    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.454    

Slack (MET) :             23.500ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X163Y124       FDPE (Recov_fdpe_C_PRE)     -0.534    21.757    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.757    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.500    

Slack (MET) :             23.540ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.173    22.291    
    SLICE_X162Y124       FDCE (Recov_fdce_C_CLR)     -0.494    21.797    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.797    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X162Y124       FDCE (Remov_fdce_C_CLR)     -0.121    -0.548    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.573    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.573    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.573    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.600    
                         clock uncertainty            0.173    -0.427    
    SLICE_X163Y124       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.576    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.460ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.167    22.297    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.460    

Slack (MET) :             23.460ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.167    22.297    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.460    

Slack (MET) :             23.460ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.167    22.297    
    SLICE_X163Y124       FDCE (Recov_fdce_C_CLR)     -0.580    21.717    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.460    

Slack (MET) :             23.506ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.167    22.297    
    SLICE_X163Y124       FDPE (Recov_fdpe_C_PRE)     -0.534    21.763    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         21.763    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.506    

Slack (MET) :             23.546ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.419ns (54.446%)  route 0.351ns (45.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 22.886 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.814    -2.512    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.351    -1.742    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        1.696    22.886    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.421    22.464    
                         clock uncertainty           -0.167    22.297    
    SLICE_X162Y124       FDCE (Recov_fdce_C_CLR)     -0.494    21.803    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         21.803    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                 23.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X162Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X162Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X162Y124       FDCE (Remov_fdce_C_CLR)     -0.121    -0.721    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.746    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.746    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDCE (Remov_fdce_C_CLR)     -0.146    -0.746    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.388ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.636    -0.612    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y123       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y123       FDPE (Prop_fdpe_C_Q)         0.128    -0.484 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.127    -0.357    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y124       FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3103, routed)        0.905    -0.388    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X163Y124       FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.212    -0.600    
    SLICE_X163Y124       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.749    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.749    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.392    





