// Seed: 2048860812
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input wire id_4,
    output supply1 id_5
);
  wire id_7;
  wire id_8 = id_8;
  assign id_1 = id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input wire id_2,
    output uwire id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wor id_6,
    input wor id_7,
    output wire id_8
    , id_22,
    input supply1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    output logic id_13,
    input wor id_14,
    input uwire id_15,
    input logic id_16,
    input tri0 id_17,
    output tri1 id_18,
    input tri id_19,
    input wor id_20
);
  assign id_18 = 1;
  wire id_23, id_24;
  initial id_13 <= id_16;
  tri1 id_25 = 1;
  module_0(
      id_0, id_6, id_3, id_19, id_10, id_18
  );
  wire id_26;
  wire id_27;
  always id_18 = id_9;
endmodule
