(function() {
  module.exports = {
    name: "Verilog",
    namespace: "verilog",

    /*
    Supported Grammars
     */
    grammars: ["Verilog"],

    /*
    Supported extensions
     */
    extensions: ["svh", "v", "sv"],
    options: {
      emacs_script_path: {
        type: 'string',
        "default": "",
        description: "Path to emacs init.el script with formatting settings. (Leave blank to use default one)"
      }
    }
  };

}).call(this);

//# sourceMappingURL=data:application/json;base64,eyJ2ZXJzaW9uIjozLCJmaWxlIjoiIiwic291cmNlUm9vdCI6IiIsInNvdXJjZXMiOlsiL2hvbWUveW9rb3RhLy5hdG9tL3BhY2thZ2VzL2F0b20tYmVhdXRpZnkvc3JjL2xhbmd1YWdlcy92ZXJpbG9nLmNvZmZlZSJdLCJuYW1lcyI6W10sIm1hcHBpbmdzIjoiQUFBQTtFQUFBLE1BQU0sQ0FBQyxPQUFQLEdBQWlCO0lBRWYsSUFBQSxFQUFNLFNBRlM7SUFHZixTQUFBLEVBQVcsU0FISTs7QUFLZjs7O0lBR0EsUUFBQSxFQUFVLENBQ1IsU0FEUSxDQVJLOztBQVlmOzs7SUFHQSxVQUFBLEVBQVksQ0FDVixLQURVLEVBRVYsR0FGVSxFQUdWLElBSFUsQ0FmRztJQXFCZixPQUFBLEVBQ0U7TUFBQSxpQkFBQSxFQUNFO1FBQUEsSUFBQSxFQUFNLFFBQU47UUFDQSxDQUFBLE9BQUEsQ0FBQSxFQUFTLEVBRFQ7UUFFQSxXQUFBLEVBQWEseUZBRmI7T0FERjtLQXRCYTs7QUFBakIiLCJzb3VyY2VzQ29udGVudCI6WyJtb2R1bGUuZXhwb3J0cyA9IHtcblxuICBuYW1lOiBcIlZlcmlsb2dcIlxuICBuYW1lc3BhY2U6IFwidmVyaWxvZ1wiXG5cbiAgIyMjXG4gIFN1cHBvcnRlZCBHcmFtbWFyc1xuICAjIyNcbiAgZ3JhbW1hcnM6IFtcbiAgICBcIlZlcmlsb2dcIlxuICBdXG5cbiAgIyMjXG4gIFN1cHBvcnRlZCBleHRlbnNpb25zXG4gICMjI1xuICBleHRlbnNpb25zOiBbXG4gICAgXCJzdmhcIlxuICAgIFwidlwiXG4gICAgXCJzdlwiXG4gIF1cblxuICBvcHRpb25zOlxuICAgIGVtYWNzX3NjcmlwdF9wYXRoOlxuICAgICAgdHlwZTogJ3N0cmluZydcbiAgICAgIGRlZmF1bHQ6IFwiXCJcbiAgICAgIGRlc2NyaXB0aW9uOiBcIlBhdGggdG8gZW1hY3MgaW5pdC5lbCBzY3JpcHQgd2l0aCBmb3JtYXR0aW5nIHNldHRpbmdzLiAoTGVhdmUgYmxhbmsgdG8gdXNlIGRlZmF1bHQgb25lKVwiXG5cbn1cbiJdfQ==
