[2025-09-17 23:04:08] START suite=cs trace=cassandra_phase4_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 5418997 heartbeat IPC: 1.845 cumulative IPC: 1.845 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 9506805 heartbeat IPC: 2.446 cumulative IPC: 2.104 (Simulation time: 00 hr 01 min 38 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 9506805 cumulative IPC: 2.104 (Simulation time: 00 hr 01 min 38 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 9506805 cumulative IPC: 2.104 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 24551210 heartbeat IPC: 0.6647 cumulative IPC: 0.6647 (Simulation time: 00 hr 02 min 37 sec)
Heartbeat CPU 0 instructions: 40000012 cycles: 40535495 heartbeat IPC: 0.6256 cumulative IPC: 0.6446 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 56377437 heartbeat IPC: 0.6312 cumulative IPC: 0.6401 (Simulation time: 00 hr 04 min 18 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 69431173 heartbeat IPC: 0.7661 cumulative IPC: 0.6675 (Simulation time: 00 hr 05 min 14 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 81528066 heartbeat IPC: 0.8267 cumulative IPC: 0.6942 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 99294127 heartbeat IPC: 0.5629 cumulative IPC: 0.6682 (Simulation time: 00 hr 07 min 39 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 115833840 heartbeat IPC: 0.6046 cumulative IPC: 0.6583 (Simulation time: 00 hr 08 min 49 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 131463753 heartbeat IPC: 0.6398 cumulative IPC: 0.656 (Simulation time: 00 hr 09 min 42 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 146582810 heartbeat IPC: 0.6614 cumulative IPC: 0.6566 (Simulation time: 00 hr 10 min 28 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 152152188 cumulative IPC: 0.6572 (Simulation time: 00 hr 11 min 19 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 152152188 cumulative IPC: 0.6572 (Simulation time: 00 hr 11 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase4_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6572 instructions: 100000002 cycles: 152152188
CPU 0 Branch Prediction Accuracy: 99.11% MPKI: 0.04693 Average ROB Occupancy at Mispredict: 8.109e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01476
BRANCH_INDIRECT: 0.0287
BRANCH_CONDITIONAL: 0.00347
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 5646447
LQ_STALL: 160268
SQ_STALL: 293356


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 161.76363
REPLAY_LOAD: 91.21151
NON_REPLAY_LOAD: 38.78929

== Total ==
ADDR_TRANS: 1952487
REPLAY_LOAD: 2274815
NON_REPLAY_LOAD: 1419145

== Counts ==
ADDR_TRANS: 12070
REPLAY_LOAD: 24940
NON_REPLAY_LOAD: 36586

cpu0->cpu0_STLB TOTAL        ACCESS:     530418 HIT:     344953 MISS:     185465 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:     530418 HIT:     344953 MISS:     185465 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 295.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2055073 HIT:     828862 MISS:    1226211 MSHR_MERGE:     106411
cpu0->cpu0_L2C LOAD         ACCESS:     839336 HIT:     290532 MISS:     548804 MSHR_MERGE:      19144
cpu0->cpu0_L2C RFO          ACCESS:      99355 HIT:      30835 MISS:      68520 MSHR_MERGE:          1
cpu0->cpu0_L2C PREFETCH     ACCESS:     482733 HIT:     191692 MISS:     291041 MSHR_MERGE:      87266
cpu0->cpu0_L2C WRITE        ACCESS:     268101 HIT:     267828 MISS:        273 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     365548 HIT:      47975 MISS:     317573 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     324589 ISSUED:     324589 USEFUL:     110943 USELESS:      10586
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 106.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3814255 HIT:    3444523 MISS:     369732 MSHR_MERGE:     115947
cpu0->cpu0_L1I LOAD         ACCESS:    3814255 HIT:    3444523 MISS:     369732 MSHR_MERGE:     115947
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 50.41 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15836641 HIT:   14011466 MISS:    1825175 MSHR_MERGE:     616507
cpu0->cpu0_L1D LOAD         ACCESS:   10610953 HIT:    9805504 MISS:     805449 MSHR_MERGE:     219897
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     837342 HIT:     606626 MISS:     230716 MSHR_MERGE:      72506
cpu0->cpu0_L1D WRITE        ACCESS:    3961682 HIT:    3546489 MISS:     415193 MSHR_MERGE:     315835
cpu0->cpu0_L1D TRANSLATION  ACCESS:     426664 HIT:      52847 MISS:     373817 MSHR_MERGE:       8269
cpu0->cpu0_L1D PREFETCH REQUESTED:     911976 ISSUED:     837342 USEFUL:     128958 USELESS:       9420
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 95.61 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3045619 HIT:    2942365 MISS:     103254 MSHR_MERGE:      54981
cpu0->cpu0_ITLB LOAD         ACCESS:    3045619 HIT:    2942365 MISS:     103254 MSHR_MERGE:      54981
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 64.27 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14361082 HIT:   13762592 MISS:     598490 MSHR_MERGE:     116345
cpu0->cpu0_DTLB LOAD         ACCESS:   14361082 HIT:   13762592 MISS:     598490 MSHR_MERGE:     116345
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 111.7 cycles
cpu0->LLC TOTAL        ACCESS:    1344853 HIT:     385432 MISS:     959421 MSHR_MERGE:       5099
cpu0->LLC LOAD         ACCESS:     529660 HIT:      94223 MISS:     435437 MSHR_MERGE:        125
cpu0->LLC RFO          ACCESS:      68519 HIT:      13989 MISS:      54530 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     203775 HIT:       4617 MISS:     199158 MSHR_MERGE:       4974
cpu0->LLC WRITE        ACCESS:     225326 HIT:     224859 MISS:        467 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     317573 HIT:      47744 MISS:     269829 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.16 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      24658
  ROW_BUFFER_MISS:     929184
  AVG DBUS CONGESTED CYCLE: 7.855
Channel 0 WQ ROW_BUFFER_HIT:      61201
  ROW_BUFFER_MISS:     144754
  FULL:          0
Channel 0 REFRESHES ISSUED:      12679

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       182060        50396        20689        67944
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          900         8164         6416        92614
  STLB miss resolved @ L2C                0         1104         6413         9754        66855
  STLB miss resolved @ LLC                0          772         9044        14766        36182
  STLB miss resolved @ MEM                0         1676        19140        20793       244882

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              22427         1511        31972         7297         8149
---------------------------------------------------------------
  STLB miss resolved @ L1D              147           73          504         1774         2496
  STLB miss resolved @ L2C              290           73          674         1348         1187
  STLB miss resolved @ LLC              437           98          943         5548         2193
  STLB miss resolved @ MEM              250          110          830         5085        11774
[2025-09-17 23:15:27] END   suite=cs trace=cassandra_phase4_core2 (rc=0)
