# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Wed Dec 12 12:44:19 2018
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: inwsc230a24, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/year2/PCB/FINALASSIGNMENT/FinalRGBLED/allegro\RGB_LED_SHIELD_AUTO2.dsn
# Batch File Name: pasde.do
# Did File Name: E:/year2/PCB/FINALASSIGNMENT/FinalRGBLED/allegro/specctra.did
# Current time = Wed Dec 12 12:44:19 2018
# PCB E:/year2/PCB/FINALASSIGNMENT/FinalRGBLED/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-187.5000 ylo=-142.5000 xhi=3387.5000 yhi=2442.5000
# Total 31 Images Consolidated.
# Via VIA z=1, 2 xlo=-25.0000 ylo=-25.0000 xhi= 25.0000 yhi= 25.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 149, Vias Processed 2
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 39, Images Processed 49, Padstacks Processed 6
# Nets Processed 71, Net Terminals 200
# PCB Area=7637500.000  EIC=16  Area/EIC=477343.750  SMDs=0
# Total Pin Count: 226
# Signal Connections Created 0
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width=10.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/year2/PCB/FINALASSIGNMENT/FinalRGBLED/allegro\RGB_LED_SHIELD_AUTO2.dsn
# Nets 71 Connections 127 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 2 Total Vias 2
# Percent Connected  100.00
# Manhattan Length 145993.1000 Horizontal 97569.5510 Vertical 48423.5490
# Routed Length 170724.5653 Horizontal 119518.4400 Vertical 67671.1000
# Ratio Actual / Manhattan   1.1694
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File E:/year2/PCB/FINALASSIGNMENT/FinalRGBLED/allegro\RGB_LED_SHIELD_AUTO2_rules.do ...
# Colormap Written to File _notify.std
# Enter command <quit
