

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Sun Dec  8 18:04:25 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.690 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1791|     1791| 17.910 us | 17.910 us |  1791|  1791|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QUANTIZE_ACTIVATION_LOOP_2   |     1149|     1149|         3|          -|          -|   383|    no    |
        |- QUANTIZE_ACTIVATION_LOOP_3   |      588|      588|        98|          -|          -|     6|    no    |
        | + QUANTIZE_ACTIVATION_LOOP_4  |       96|       96|         6|          -|          -|    16|    no    |
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 57 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 58 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [384 x i38]* %input_0_V, i64 0, i64 0" [./layer.h:86]   --->   Operation 64 'getelementptr' 'input_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%p_Val2_s = load i38* %input_0_V_addr, align 8" [./layer.h:86]   --->   Operation 65 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 7.39>
ST_2 : Operation 66 [1/2] (3.25ns)   --->   "%p_Val2_s = load i38* %input_0_V_addr, align 8" [./layer.h:86]   --->   Operation 66 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %p_Val2_s, i32 37)" [./layer.h:33->./layer.h:86]   --->   Operation 67 'bitselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.79ns)   --->   "%sub_ln703 = sub i38 0, %p_Val2_s" [./layer.h:33->./layer.h:86]   --->   Operation 68 'sub' 'sub_ln703' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.34ns)   --->   "%p_Val2_13 = select i1 %tmp_72, i38 %sub_ln703, i38 %p_Val2_s" [./layer.h:33->./layer.h:86]   --->   Operation 69 'select' 'p_Val2_13' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str1843)" [./layer.h:83]   --->   Operation 70 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:87]   --->   Operation 71 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.28>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%max_val_V_0_0 = phi i38 [ %p_Val2_13, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %p_Val2_16, %._crit_edge.0 ]"   --->   Operation 72 'phi' 'max_val_V_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%j_0_0 = phi i9 [ 1, %QUANTIZE_ACTIVATION_LOOP_1_begin ], [ %add_ln87, %._crit_edge.0 ]" [./layer.h:87]   --->   Operation 73 'phi' 'j_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.66ns)   --->   "%icmp_ln87 = icmp eq i9 %j_0_0, -128" [./layer.h:87]   --->   Operation 74 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 383, i64 383, i64 383)"   --->   Operation 75 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0, label %._crit_edge.0" [./layer.h:87]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i9 %j_0_0 to i64" [./layer.h:88]   --->   Operation 77 'zext' 'zext_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%input_0_V_addr_5 = getelementptr [384 x i38]* %input_0_V, i64 0, i64 %zext_ln88" [./layer.h:88]   --->   Operation 78 'getelementptr' 'input_0_V_addr_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (3.25ns)   --->   "%p_Val2_14 = load i38* %input_0_V_addr_5, align 8" [./layer.h:88]   --->   Operation 79 'load' 'p_Val2_14' <Predicate = (!icmp_ln87)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_4 : Operation 80 [1/1] (1.82ns)   --->   "%add_ln87 = add i9 %j_0_0, 1" [./layer.h:87]   --->   Operation 80 'add' 'add_ln87' <Predicate = (!icmp_ln87)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i38 %max_val_V_0_0 to i37" [./layer.h:87]   --->   Operation 81 'trunc' 'trunc_ln87' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (2.51ns)   --->   "%icmp_ln1494_32 = icmp sgt i38 %max_val_V_0_0, 10" [./layer.h:60->./layer.h:89]   --->   Operation 82 'icmp' 'icmp_ln1494_32' <Predicate = (icmp_ln87)> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.23ns)   --->   "%select_ln60 = select i1 %icmp_ln1494_32, i37 %trunc_ln87, i37 10" [./layer.h:60->./layer.h:89]   --->   Operation 83 'select' 'select_ln60' <Predicate = (icmp_ln87)> <Delay = 1.23> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i37 %select_ln60 to i47" [./layer.h:90]   --->   Operation 84 'zext' 'zext_ln1148' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 85 [51/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 85 'udiv' 'udiv_ln1148' <Predicate = (icmp_ln87)> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.39>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%p_Val2_14 = load i38* %input_0_V_addr_5, align 8" [./layer.h:88]   --->   Operation 86 'load' 'p_Val2_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %p_Val2_14, i32 37)" [./layer.h:33->./layer.h:88]   --->   Operation 87 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (2.79ns)   --->   "%sub_ln703_37 = sub i38 0, %p_Val2_14" [./layer.h:33->./layer.h:88]   --->   Operation 88 'sub' 'sub_ln703_37' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (1.34ns)   --->   "%p_Val2_15 = select i1 %tmp_73, i38 %sub_ln703_37, i38 %p_Val2_14" [./layer.h:33->./layer.h:88]   --->   Operation 89 'select' 'p_Val2_15' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.86>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1844) nounwind" [./layer.h:88]   --->   Operation 90 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (2.51ns)   --->   "%icmp_ln1494 = icmp sgt i38 %p_Val2_15, %max_val_V_0_0" [./layer.h:88]   --->   Operation 91 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.34ns)   --->   "%p_Val2_16 = select i1 %icmp_ln1494, i38 %p_Val2_15, i38 %max_val_V_0_0" [./layer.h:88]   --->   Operation 92 'select' 'p_Val2_16' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:87]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 4.53>
ST_7 : Operation 94 [50/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 94 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 4.53>
ST_8 : Operation 95 [49/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 95 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 4.53>
ST_9 : Operation 96 [48/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 96 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 4.53>
ST_10 : Operation 97 [47/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 97 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 4.53>
ST_11 : Operation 98 [46/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 98 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 4.53>
ST_12 : Operation 99 [45/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 99 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 4.53>
ST_13 : Operation 100 [44/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 100 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 4.53>
ST_14 : Operation 101 [43/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 101 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 4.53>
ST_15 : Operation 102 [42/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 102 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 4.53>
ST_16 : Operation 103 [41/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 103 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 4.53>
ST_17 : Operation 104 [40/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 104 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 4.53>
ST_18 : Operation 105 [39/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 105 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 4.53>
ST_19 : Operation 106 [38/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 106 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 4.53>
ST_20 : Operation 107 [37/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 107 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 4.53>
ST_21 : Operation 108 [36/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 108 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 4.53>
ST_22 : Operation 109 [35/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 109 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 4.53>
ST_23 : Operation 110 [34/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 110 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 21> <Delay = 4.53>
ST_24 : Operation 111 [33/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 111 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 22> <Delay = 4.53>
ST_25 : Operation 112 [32/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 112 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 23> <Delay = 4.53>
ST_26 : Operation 113 [31/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 113 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 24> <Delay = 4.53>
ST_27 : Operation 114 [30/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 114 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 25> <Delay = 4.53>
ST_28 : Operation 115 [29/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 115 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 26> <Delay = 4.53>
ST_29 : Operation 116 [28/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 116 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 27> <Delay = 4.53>
ST_30 : Operation 117 [27/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 117 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 28> <Delay = 4.53>
ST_31 : Operation 118 [26/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 118 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 4.53>
ST_32 : Operation 119 [25/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 119 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 30> <Delay = 4.53>
ST_33 : Operation 120 [24/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 120 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 31> <Delay = 4.53>
ST_34 : Operation 121 [23/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 121 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 32> <Delay = 4.53>
ST_35 : Operation 122 [22/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 122 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 33> <Delay = 4.53>
ST_36 : Operation 123 [21/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 123 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 34> <Delay = 4.53>
ST_37 : Operation 124 [20/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 124 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 35> <Delay = 4.53>
ST_38 : Operation 125 [19/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 125 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 36> <Delay = 4.53>
ST_39 : Operation 126 [18/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 126 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 37> <Delay = 4.53>
ST_40 : Operation 127 [17/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 127 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 38> <Delay = 4.53>
ST_41 : Operation 128 [16/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 128 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 39> <Delay = 4.53>
ST_42 : Operation 129 [15/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 129 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 40> <Delay = 4.53>
ST_43 : Operation 130 [14/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 130 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 41> <Delay = 4.53>
ST_44 : Operation 131 [13/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 131 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 42> <Delay = 4.53>
ST_45 : Operation 132 [12/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 132 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 43> <Delay = 4.53>
ST_46 : Operation 133 [11/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 133 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 44> <Delay = 4.53>
ST_47 : Operation 134 [10/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 134 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 45> <Delay = 4.53>
ST_48 : Operation 135 [9/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 135 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 46> <Delay = 4.53>
ST_49 : Operation 136 [8/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 136 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 47> <Delay = 4.53>
ST_50 : Operation 137 [7/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 137 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 48> <Delay = 4.53>
ST_51 : Operation 138 [6/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 138 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 49> <Delay = 4.53>
ST_52 : Operation 139 [5/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 139 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 50> <Delay = 4.53>
ST_53 : Operation 140 [4/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 140 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 51> <Delay = 4.53>
ST_54 : Operation 141 [3/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 141 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 52> <Delay = 4.53>
ST_55 : Operation 142 [2/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 142 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 53> <Delay = 4.53>
ST_56 : Operation 143 [1/51] (4.53ns)   --->   "%udiv_ln1148 = udiv i47 -1099511627776, %zext_ln1148" [./layer.h:90]   --->   Operation 143 'udiv' 'udiv_ln1148' <Predicate = true> <Delay = 4.53> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 50> <II = 38> <Delay = 4.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i47 %udiv_ln1148 to i38" [./layer.h:90]   --->   Operation 144 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln94 = sext i38 %trunc_ln703 to i58" [./layer.h:94]   --->   Operation 145 'sext' 'sext_ln94' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 146 [1/1] (1.76ns)   --->   "br label %0" [./layer.h:94]   --->   Operation 146 'br' <Predicate = true> <Delay = 1.76>

State 57 <SV = 54> <Delay = 1.76>
ST_57 : Operation 147 [1/1] (0.00ns)   --->   "%jo_0_0 = phi i3 [ 0, %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELb1EEERK11ap_int_baseIXT_EXT0_EE.exit.0 ], [ %add_ln94, %QUANTIZE_ACTIVATION_LOOP_3_end ]" [./layer.h:94]   --->   Operation 147 'phi' 'jo_0_0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 148 [1/1] (1.13ns)   --->   "%icmp_ln94 = icmp eq i3 %jo_0_0, -2" [./layer.h:94]   --->   Operation 148 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 149 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 149 'speclooptripcount' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 150 [1/1] (1.65ns)   --->   "%add_ln94 = add i3 %jo_0_0, 1" [./layer.h:94]   --->   Operation 150 'add' 'add_ln94' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %QUANTIZE_ACTIVATION_LOOP_1_end, label %QUANTIZE_ACTIVATION_LOOP_3_begin" [./layer.h:94]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1845) nounwind" [./layer.h:94]   --->   Operation 152 'specloopname' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_57 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([27 x i8]* @p_str1845)" [./layer.h:94]   --->   Operation 153 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_57 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %jo_0_0, i4 0)" [./layer.h:96]   --->   Operation 154 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_57 : Operation 155 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:95]   --->   Operation 155 'br' <Predicate = (!icmp_ln94)> <Delay = 1.76>
ST_57 : Operation 156 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str1843, i32 %tmp)" [./layer.h:104]   --->   Operation 156 'specregionend' 'empty' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_57 : Operation 157 [1/1] (0.00ns)   --->   "ret i38 %trunc_ln703" [./layer.h:105]   --->   Operation 157 'ret' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 58 <SV = 55> <Delay = 5.12>
ST_58 : Operation 158 [1/1] (0.00ns)   --->   "%ji_0_0 = phi i5 [ 0, %QUANTIZE_ACTIVATION_LOOP_3_begin ], [ %add_ln95, %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332 ]" [./layer.h:95]   --->   Operation 158 'phi' 'ji_0_0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i5 %ji_0_0 to i7" [./layer.h:95]   --->   Operation 159 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 160 [1/1] (1.36ns)   --->   "%icmp_ln95 = icmp eq i5 %ji_0_0, -16" [./layer.h:95]   --->   Operation 160 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 161 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 161 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 162 [1/1] (1.78ns)   --->   "%add_ln95 = add i5 %ji_0_0, 1" [./layer.h:95]   --->   Operation 162 'add' 'add_ln95' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %QUANTIZE_ACTIVATION_LOOP_3_end, label %_ZN8ap_fixedILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi76ELi36ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0_ifconv" [./layer.h:95]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i5 %ji_0_0 to i4" [./layer.h:96]   --->   Operation 164 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_58 : Operation 165 [1/1] (1.87ns)   --->   "%add_ln96 = add i7 %shl_ln, %zext_ln95" [./layer.h:96]   --->   Operation 165 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln96, i2 0)" [./layer.h:98]   --->   Operation 166 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_58 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i9 %shl_ln1 to i64" [./layer.h:98]   --->   Operation 167 'zext' 'zext_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_58 : Operation 168 [1/1] (0.00ns)   --->   "%input_0_V_addr_6 = getelementptr [384 x i38]* %input_0_V, i64 0, i64 %zext_ln98" [./layer.h:98]   --->   Operation 168 'getelementptr' 'input_0_V_addr_6' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_58 : Operation 169 [2/2] (3.25ns)   --->   "%input_0_V_load = load i38* %input_0_V_addr_6, align 8" [./layer.h:98]   --->   Operation 169 'load' 'input_0_V_load' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_58 : Operation 170 [1/1] (0.00ns)   --->   "%lshr_ln = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %add_ln96, i32 4, i32 6)" [./layer.h:100]   --->   Operation 170 'partselect' 'lshr_ln' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_58 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln98 = or i9 %shl_ln1, 1" [./layer.h:98]   --->   Operation 171 'or' 'or_ln98' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_58 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i9 %or_ln98 to i64" [./layer.h:98]   --->   Operation 172 'zext' 'zext_ln98_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_58 : Operation 173 [1/1] (0.00ns)   --->   "%input_0_V_addr_7 = getelementptr [384 x i38]* %input_0_V, i64 0, i64 %zext_ln98_1" [./layer.h:98]   --->   Operation 173 'getelementptr' 'input_0_V_addr_7' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_58 : Operation 174 [2/2] (3.25ns)   --->   "%input_0_V_load_5 = load i38* %input_0_V_addr_7, align 8" [./layer.h:98]   --->   Operation 174 'load' 'input_0_V_load_5' <Predicate = (!icmp_ln95)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_58 : Operation 175 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([27 x i8]* @p_str1845, i32 %tmp_s)" [./layer.h:103]   --->   Operation 175 'specregionend' 'empty_89' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_58 : Operation 176 [1/1] (0.00ns)   --->   "br label %0" [./layer.h:94]   --->   Operation 176 'br' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 59 <SV = 56> <Delay = 3.25>
ST_59 : Operation 177 [1/2] (3.25ns)   --->   "%input_0_V_load = load i38* %input_0_V_addr_6, align 8" [./layer.h:98]   --->   Operation 177 'load' 'input_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_59 : Operation 178 [1/2] (3.25ns)   --->   "%input_0_V_load_5 = load i38* %input_0_V_addr_7, align 8" [./layer.h:98]   --->   Operation 178 'load' 'input_0_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_59 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln98_1 = or i9 %shl_ln1, 2" [./layer.h:98]   --->   Operation 179 'or' 'or_ln98_1' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i9 %or_ln98_1 to i64" [./layer.h:98]   --->   Operation 180 'zext' 'zext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 181 [1/1] (0.00ns)   --->   "%input_0_V_addr_8 = getelementptr [384 x i38]* %input_0_V, i64 0, i64 %zext_ln98_2" [./layer.h:98]   --->   Operation 181 'getelementptr' 'input_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 182 [2/2] (3.25ns)   --->   "%input_0_V_load_6 = load i38* %input_0_V_addr_8, align 8" [./layer.h:98]   --->   Operation 182 'load' 'input_0_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_59 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln98_2 = or i9 %shl_ln1, 3" [./layer.h:98]   --->   Operation 183 'or' 'or_ln98_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln98_3 = zext i9 %or_ln98_2 to i64" [./layer.h:98]   --->   Operation 184 'zext' 'zext_ln98_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 185 [1/1] (0.00ns)   --->   "%input_0_V_addr_9 = getelementptr [384 x i38]* %input_0_V, i64 0, i64 %zext_ln98_3" [./layer.h:98]   --->   Operation 185 'getelementptr' 'input_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 186 [2/2] (3.25ns)   --->   "%input_0_V_load_7 = load i38* %input_0_V_addr_9, align 8" [./layer.h:98]   --->   Operation 186 'load' 'input_0_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 60 <SV = 57> <Delay = 8.69>
ST_60 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i38 %input_0_V_load to i58" [./layer.h:98]   --->   Operation 187 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 188 [1/1] (8.69ns)   --->   "%mul_ln1118 = mul i58 %sext_ln1118, %sext_ln94" [./layer.h:98]   --->   Operation 188 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 189 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118, i32 20, i32 57)" [./layer.h:98]   --->   Operation 189 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i38 %input_0_V_load_5 to i58" [./layer.h:98]   --->   Operation 190 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 191 [1/1] (8.69ns)   --->   "%mul_ln1118_1 = mul i58 %sext_ln1118_3, %sext_ln94" [./layer.h:98]   --->   Operation 191 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 192 [1/1] (0.00ns)   --->   "%p_Val2_17 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118_1, i32 20, i32 57)" [./layer.h:98]   --->   Operation 192 'partselect' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 193 [1/2] (3.25ns)   --->   "%input_0_V_load_6 = load i38* %input_0_V_addr_8, align 8" [./layer.h:98]   --->   Operation 193 'load' 'input_0_V_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_60 : Operation 194 [1/2] (3.25ns)   --->   "%input_0_V_load_7 = load i38* %input_0_V_addr_9, align 8" [./layer.h:98]   --->   Operation 194 'load' 'input_0_V_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 61 <SV = 58> <Delay = 8.69>
ST_61 : Operation 195 [1/1] (2.51ns)   --->   "%icmp_ln1494_33 = icmp sgt i38 %p_Val2_9, 0" [./layer.h:67->./layer.h:98]   --->   Operation 195 'icmp' 'icmp_ln1494_33' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln67)   --->   "%select_ln67 = select i1 %icmp_ln1494_33, i38 524288, i38 -524288" [./layer.h:67->./layer.h:98]   --->   Operation 196 'select' 'select_ln67' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 197 [1/1] (2.79ns) (out node of the LUT)   --->   "%add_ln67 = add i38 %select_ln67, %p_Val2_9" [./layer.h:67->./layer.h:98]   --->   Operation 197 'add' 'add_ln67' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_s = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67, i32 20, i32 37)" [./layer.h:98]   --->   Operation 198 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67, i32 37)" [./layer.h:98]   --->   Operation 199 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i38 %add_ln67 to i20" [./layer.h:98]   --->   Operation 200 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 201 [1/1] (2.44ns)   --->   "%icmp_ln851 = icmp eq i20 %trunc_ln851, 0" [./layer.h:98]   --->   Operation 201 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 202 [1/1] (2.13ns)   --->   "%add_ln700 = add i18 1, %p_Result_s" [./layer.h:98]   --->   Operation 202 'add' 'add_ln700' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i18 %p_Result_s, i18 %add_ln700" [./layer.h:98]   --->   Operation 203 'select' 'select_ln851' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 204 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %tmp_74, i18 %select_ln851, i18 %p_Result_s" [./layer.h:98]   --->   Operation 204 'select' 'select_ln850' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_75 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850, i32 7, i32 17)" [./layer.h:99]   --->   Operation 205 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 206 [1/1] (2.51ns)   --->   "%icmp_ln1494_34 = icmp sgt i38 %p_Val2_17, 0" [./layer.h:67->./layer.h:98]   --->   Operation 206 'icmp' 'icmp_ln1494_34' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_1)   --->   "%select_ln67_1 = select i1 %icmp_ln1494_34, i38 524288, i38 -524288" [./layer.h:67->./layer.h:98]   --->   Operation 207 'select' 'select_ln67_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 208 [1/1] (2.79ns) (out node of the LUT)   --->   "%add_ln67_1 = add i38 %select_ln67_1, %p_Val2_17" [./layer.h:67->./layer.h:98]   --->   Operation 208 'add' 'add_ln67_1' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_0_1 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67_1, i32 20, i32 37)" [./layer.h:98]   --->   Operation 209 'partselect' 'p_Result_0_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67_1, i32 37)" [./layer.h:98]   --->   Operation 210 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln851_1 = trunc i38 %add_ln67_1 to i20" [./layer.h:98]   --->   Operation 211 'trunc' 'trunc_ln851_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 212 [1/1] (2.44ns)   --->   "%icmp_ln851_1 = icmp eq i20 %trunc_ln851_1, 0" [./layer.h:98]   --->   Operation 212 'icmp' 'icmp_ln851_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 213 [1/1] (2.13ns)   --->   "%add_ln700_1 = add i18 1, %p_Result_0_1" [./layer.h:98]   --->   Operation 213 'add' 'add_ln700_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_1)   --->   "%select_ln851_1 = select i1 %icmp_ln851_1, i18 %p_Result_0_1, i18 %add_ln700_1" [./layer.h:98]   --->   Operation 214 'select' 'select_ln851_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 215 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_1 = select i1 %tmp_76, i18 %select_ln851_1, i18 %p_Result_0_1" [./layer.h:98]   --->   Operation 215 'select' 'select_ln850_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_77 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850_1, i32 7, i32 17)" [./layer.h:99]   --->   Operation 216 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i38 %input_0_V_load_6 to i58" [./layer.h:98]   --->   Operation 217 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 218 [1/1] (8.69ns)   --->   "%mul_ln1118_2 = mul i58 %sext_ln1118_4, %sext_ln94" [./layer.h:98]   --->   Operation 218 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 219 [1/1] (0.00ns)   --->   "%p_Val2_18 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118_2, i32 20, i32 57)" [./layer.h:98]   --->   Operation 219 'partselect' 'p_Val2_18' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i38 %input_0_V_load_7 to i58" [./layer.h:98]   --->   Operation 220 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 221 [1/1] (8.69ns)   --->   "%mul_ln1118_3 = mul i58 %sext_ln1118_5, %sext_ln94" [./layer.h:98]   --->   Operation 221 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 8.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 222 [1/1] (0.00ns)   --->   "%p_Val2_19 = call i38 @_ssdm_op_PartSelect.i38.i58.i32.i32(i58 %mul_ln1118_3, i32 20, i32 57)" [./layer.h:98]   --->   Operation 222 'partselect' 'p_Val2_19' <Predicate = true> <Delay = 0.00>

State 62 <SV = 59> <Delay = 8.51>
ST_62 : Operation 223 [1/1] (2.43ns)   --->   "%icmp_ln887 = icmp slt i18 %select_ln850, -128" [./layer.h:99]   --->   Operation 223 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 224 [1/1] (1.88ns)   --->   "%icmp_ln895 = icmp sgt i11 %tmp_75, 0" [./layer.h:99]   --->   Operation 224 'icmp' 'icmp_ln895' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%trunc_ln99 = trunc i18 %select_ln850 to i8" [./layer.h:99]   --->   Operation 225 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%select_ln887 = select i1 %icmp_ln887, i8 -128, i8 127" [./layer.h:99]   --->   Operation 226 'select' 'select_ln887' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_1)   --->   "%or_ln887 = or i1 %icmp_ln887, %icmp_ln895" [./layer.h:99]   --->   Operation 227 'or' 'or_ln887' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 228 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_1 = select i1 %or_ln887, i8 %select_ln887, i8 %trunc_ln99" [./layer.h:99]   --->   Operation 228 'select' 'select_ln887_1' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 229 [1/1] (2.43ns)   --->   "%icmp_ln887_1 = icmp slt i18 %select_ln850_1, -128" [./layer.h:99]   --->   Operation 229 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 230 [1/1] (1.88ns)   --->   "%icmp_ln895_1 = icmp sgt i11 %tmp_77, 0" [./layer.h:99]   --->   Operation 230 'icmp' 'icmp_ln895_1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_3)   --->   "%trunc_ln99_1 = trunc i18 %select_ln850_1 to i8" [./layer.h:99]   --->   Operation 231 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_3)   --->   "%select_ln887_2 = select i1 %icmp_ln887_1, i8 -128, i8 127" [./layer.h:99]   --->   Operation 232 'select' 'select_ln887_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_3)   --->   "%or_ln887_1 = or i1 %icmp_ln887_1, %icmp_ln895_1" [./layer.h:99]   --->   Operation 233 'or' 'or_ln887_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 234 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_3 = select i1 %or_ln887_1, i8 %select_ln887_2, i8 %trunc_ln99_1" [./layer.h:99]   --->   Operation 234 'select' 'select_ln887_3' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 235 [1/1] (2.51ns)   --->   "%icmp_ln1494_35 = icmp sgt i38 %p_Val2_18, 0" [./layer.h:67->./layer.h:98]   --->   Operation 235 'icmp' 'icmp_ln1494_35' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_2)   --->   "%select_ln67_2 = select i1 %icmp_ln1494_35, i38 524288, i38 -524288" [./layer.h:67->./layer.h:98]   --->   Operation 236 'select' 'select_ln67_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 237 [1/1] (2.79ns) (out node of the LUT)   --->   "%add_ln67_2 = add i38 %select_ln67_2, %p_Val2_18" [./layer.h:67->./layer.h:98]   --->   Operation 237 'add' 'add_ln67_2' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_0_2 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67_2, i32 20, i32 37)" [./layer.h:98]   --->   Operation 238 'partselect' 'p_Result_0_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_2)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67_2, i32 37)" [./layer.h:98]   --->   Operation 239 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln851_2 = trunc i38 %add_ln67_2 to i20" [./layer.h:98]   --->   Operation 240 'trunc' 'trunc_ln851_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 241 [1/1] (2.44ns)   --->   "%icmp_ln851_2 = icmp eq i20 %trunc_ln851_2, 0" [./layer.h:98]   --->   Operation 241 'icmp' 'icmp_ln851_2' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 242 [1/1] (2.13ns)   --->   "%add_ln700_2 = add i18 1, %p_Result_0_2" [./layer.h:98]   --->   Operation 242 'add' 'add_ln700_2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_2)   --->   "%select_ln851_2 = select i1 %icmp_ln851_2, i18 %p_Result_0_2, i18 %add_ln700_2" [./layer.h:98]   --->   Operation 243 'select' 'select_ln851_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 244 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_2 = select i1 %tmp_78, i18 %select_ln851_2, i18 %p_Result_0_2" [./layer.h:98]   --->   Operation 244 'select' 'select_ln850_2' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_79 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850_2, i32 7, i32 17)" [./layer.h:99]   --->   Operation 245 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 246 [1/1] (2.51ns)   --->   "%icmp_ln1494_36 = icmp sgt i38 %p_Val2_19, 0" [./layer.h:67->./layer.h:98]   --->   Operation 246 'icmp' 'icmp_ln1494_36' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node add_ln67_3)   --->   "%select_ln67_3 = select i1 %icmp_ln1494_36, i38 524288, i38 -524288" [./layer.h:67->./layer.h:98]   --->   Operation 247 'select' 'select_ln67_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 248 [1/1] (2.79ns) (out node of the LUT)   --->   "%add_ln67_3 = add i38 %select_ln67_3, %p_Val2_19" [./layer.h:67->./layer.h:98]   --->   Operation 248 'add' 'add_ln67_3' <Predicate = true> <Delay = 2.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 249 [1/1] (0.00ns)   --->   "%p_Result_0_3 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %add_ln67_3, i32 20, i32 37)" [./layer.h:98]   --->   Operation 249 'partselect' 'p_Result_0_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_3)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %add_ln67_3, i32 37)" [./layer.h:98]   --->   Operation 250 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln851_3 = trunc i38 %add_ln67_3 to i20" [./layer.h:98]   --->   Operation 251 'trunc' 'trunc_ln851_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 252 [1/1] (2.44ns)   --->   "%icmp_ln851_3 = icmp eq i20 %trunc_ln851_3, 0" [./layer.h:98]   --->   Operation 252 'icmp' 'icmp_ln851_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 253 [1/1] (2.13ns)   --->   "%add_ln700_3 = add i18 1, %p_Result_0_3" [./layer.h:98]   --->   Operation 253 'add' 'add_ln700_3' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln850_3)   --->   "%select_ln851_3 = select i1 %icmp_ln851_3, i18 %p_Result_0_3, i18 %add_ln700_3" [./layer.h:98]   --->   Operation 254 'select' 'select_ln851_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 255 [1/1] (0.75ns) (out node of the LUT)   --->   "%select_ln850_3 = select i1 %tmp_80, i18 %select_ln851_3, i18 %p_Result_0_3" [./layer.h:98]   --->   Operation 255 'select' 'select_ln850_3' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_81 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %select_ln850_3, i32 7, i32 17)" [./layer.h:99]   --->   Operation 256 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>

State 63 <SV = 60> <Delay = 6.00>
ST_63 : Operation 257 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([27 x i8]* @p_str1846) nounwind" [./layer.h:95]   --->   Operation 257 'specloopname' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i3 %lshr_ln to i64" [./layer.h:100]   --->   Operation 258 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 259 [1/1] (0.00ns)   --->   "%output_states_0_0_s = getelementptr [6 x i8]* %output_states_0_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 259 'getelementptr' 'output_states_0_0_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 260 [1/1] (0.00ns)   --->   "%output_states_1_0_s = getelementptr [6 x i8]* %output_states_1_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 260 'getelementptr' 'output_states_1_0_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 261 [1/1] (0.00ns)   --->   "%output_states_2_0_s = getelementptr [6 x i8]* %output_states_2_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 261 'getelementptr' 'output_states_2_0_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 262 [1/1] (0.00ns)   --->   "%output_states_3_0_s = getelementptr [6 x i8]* %output_states_3_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 262 'getelementptr' 'output_states_3_0_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 263 [1/1] (0.00ns)   --->   "%output_states_4_0_s = getelementptr [6 x i8]* %output_states_4_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 263 'getelementptr' 'output_states_4_0_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 264 [1/1] (0.00ns)   --->   "%output_states_5_0_s = getelementptr [6 x i8]* %output_states_5_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 264 'getelementptr' 'output_states_5_0_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 265 [1/1] (0.00ns)   --->   "%output_states_6_0_s = getelementptr [6 x i8]* %output_states_6_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 265 'getelementptr' 'output_states_6_0_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 266 [1/1] (0.00ns)   --->   "%output_states_7_0_s = getelementptr [6 x i8]* %output_states_7_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 266 'getelementptr' 'output_states_7_0_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 267 [1/1] (0.00ns)   --->   "%output_states_8_0_s = getelementptr [6 x i8]* %output_states_8_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 267 'getelementptr' 'output_states_8_0_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 268 [1/1] (0.00ns)   --->   "%output_states_9_0_s = getelementptr [6 x i8]* %output_states_9_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 268 'getelementptr' 'output_states_9_0_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 269 [1/1] (0.00ns)   --->   "%output_states_10_0 = getelementptr [6 x i8]* %output_states_10_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 269 'getelementptr' 'output_states_10_0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 270 [1/1] (0.00ns)   --->   "%output_states_11_0 = getelementptr [6 x i8]* %output_states_11_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 270 'getelementptr' 'output_states_11_0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 271 [1/1] (0.00ns)   --->   "%output_states_12_0 = getelementptr [6 x i8]* %output_states_12_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 271 'getelementptr' 'output_states_12_0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 272 [1/1] (0.00ns)   --->   "%output_states_13_0 = getelementptr [6 x i8]* %output_states_13_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 272 'getelementptr' 'output_states_13_0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 273 [1/1] (0.00ns)   --->   "%output_states_14_0 = getelementptr [6 x i8]* %output_states_14_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 273 'getelementptr' 'output_states_14_0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 274 [1/1] (0.00ns)   --->   "%output_states_15_0 = getelementptr [6 x i8]* %output_states_15_0_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 274 'getelementptr' 'output_states_15_0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 275 [1/1] (0.00ns)   --->   "%output_states_0_1_s = getelementptr [6 x i8]* %output_states_0_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 275 'getelementptr' 'output_states_0_1_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 276 [1/1] (0.00ns)   --->   "%output_states_1_1_s = getelementptr [6 x i8]* %output_states_1_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 276 'getelementptr' 'output_states_1_1_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 277 [1/1] (0.00ns)   --->   "%output_states_2_1_s = getelementptr [6 x i8]* %output_states_2_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 277 'getelementptr' 'output_states_2_1_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 278 [1/1] (0.00ns)   --->   "%output_states_3_1_s = getelementptr [6 x i8]* %output_states_3_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 278 'getelementptr' 'output_states_3_1_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 279 [1/1] (0.00ns)   --->   "%output_states_4_1_s = getelementptr [6 x i8]* %output_states_4_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 279 'getelementptr' 'output_states_4_1_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 280 [1/1] (0.00ns)   --->   "%output_states_5_1_s = getelementptr [6 x i8]* %output_states_5_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 280 'getelementptr' 'output_states_5_1_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 281 [1/1] (0.00ns)   --->   "%output_states_6_1_s = getelementptr [6 x i8]* %output_states_6_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 281 'getelementptr' 'output_states_6_1_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 282 [1/1] (0.00ns)   --->   "%output_states_7_1_s = getelementptr [6 x i8]* %output_states_7_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 282 'getelementptr' 'output_states_7_1_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 283 [1/1] (0.00ns)   --->   "%output_states_8_1_s = getelementptr [6 x i8]* %output_states_8_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 283 'getelementptr' 'output_states_8_1_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 284 [1/1] (0.00ns)   --->   "%output_states_9_1_s = getelementptr [6 x i8]* %output_states_9_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 284 'getelementptr' 'output_states_9_1_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 285 [1/1] (0.00ns)   --->   "%output_states_10_1 = getelementptr [6 x i8]* %output_states_10_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 285 'getelementptr' 'output_states_10_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 286 [1/1] (0.00ns)   --->   "%output_states_11_1 = getelementptr [6 x i8]* %output_states_11_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 286 'getelementptr' 'output_states_11_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 287 [1/1] (0.00ns)   --->   "%output_states_12_1 = getelementptr [6 x i8]* %output_states_12_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 287 'getelementptr' 'output_states_12_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 288 [1/1] (0.00ns)   --->   "%output_states_13_1 = getelementptr [6 x i8]* %output_states_13_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 288 'getelementptr' 'output_states_13_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 289 [1/1] (0.00ns)   --->   "%output_states_14_1 = getelementptr [6 x i8]* %output_states_14_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 289 'getelementptr' 'output_states_14_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 290 [1/1] (0.00ns)   --->   "%output_states_15_1 = getelementptr [6 x i8]* %output_states_15_1_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 290 'getelementptr' 'output_states_15_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 291 [1/1] (2.43ns)   --->   "%icmp_ln887_2 = icmp slt i18 %select_ln850_2, -128" [./layer.h:99]   --->   Operation 291 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 292 [1/1] (1.88ns)   --->   "%icmp_ln895_2 = icmp sgt i11 %tmp_79, 0" [./layer.h:99]   --->   Operation 292 'icmp' 'icmp_ln895_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_5)   --->   "%trunc_ln99_2 = trunc i18 %select_ln850_2 to i8" [./layer.h:99]   --->   Operation 293 'trunc' 'trunc_ln99_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_5)   --->   "%select_ln887_4 = select i1 %icmp_ln887_2, i8 -128, i8 127" [./layer.h:99]   --->   Operation 294 'select' 'select_ln887_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_5)   --->   "%or_ln887_2 = or i1 %icmp_ln887_2, %icmp_ln895_2" [./layer.h:99]   --->   Operation 295 'or' 'or_ln887_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 296 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_5 = select i1 %or_ln887_2, i8 %select_ln887_4, i8 %trunc_ln99_2" [./layer.h:99]   --->   Operation 296 'select' 'select_ln887_5' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 297 [1/1] (0.00ns)   --->   "%output_states_0_2_s = getelementptr [6 x i8]* %output_states_0_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 297 'getelementptr' 'output_states_0_2_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 298 [1/1] (0.00ns)   --->   "%output_states_1_2_s = getelementptr [6 x i8]* %output_states_1_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 298 'getelementptr' 'output_states_1_2_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 299 [1/1] (0.00ns)   --->   "%output_states_2_2_s = getelementptr [6 x i8]* %output_states_2_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 299 'getelementptr' 'output_states_2_2_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 300 [1/1] (0.00ns)   --->   "%output_states_3_2_s = getelementptr [6 x i8]* %output_states_3_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 300 'getelementptr' 'output_states_3_2_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 301 [1/1] (0.00ns)   --->   "%output_states_4_2_s = getelementptr [6 x i8]* %output_states_4_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 301 'getelementptr' 'output_states_4_2_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 302 [1/1] (0.00ns)   --->   "%output_states_5_2_s = getelementptr [6 x i8]* %output_states_5_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 302 'getelementptr' 'output_states_5_2_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 303 [1/1] (0.00ns)   --->   "%output_states_6_2_s = getelementptr [6 x i8]* %output_states_6_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 303 'getelementptr' 'output_states_6_2_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 304 [1/1] (0.00ns)   --->   "%output_states_7_2_s = getelementptr [6 x i8]* %output_states_7_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 304 'getelementptr' 'output_states_7_2_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 305 [1/1] (0.00ns)   --->   "%output_states_8_2_s = getelementptr [6 x i8]* %output_states_8_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 305 'getelementptr' 'output_states_8_2_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 306 [1/1] (0.00ns)   --->   "%output_states_9_2_s = getelementptr [6 x i8]* %output_states_9_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 306 'getelementptr' 'output_states_9_2_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 307 [1/1] (0.00ns)   --->   "%output_states_10_2 = getelementptr [6 x i8]* %output_states_10_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 307 'getelementptr' 'output_states_10_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 308 [1/1] (0.00ns)   --->   "%output_states_11_2 = getelementptr [6 x i8]* %output_states_11_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 308 'getelementptr' 'output_states_11_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 309 [1/1] (0.00ns)   --->   "%output_states_12_2 = getelementptr [6 x i8]* %output_states_12_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 309 'getelementptr' 'output_states_12_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 310 [1/1] (0.00ns)   --->   "%output_states_13_2 = getelementptr [6 x i8]* %output_states_13_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 310 'getelementptr' 'output_states_13_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 311 [1/1] (0.00ns)   --->   "%output_states_14_2 = getelementptr [6 x i8]* %output_states_14_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 311 'getelementptr' 'output_states_14_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 312 [1/1] (0.00ns)   --->   "%output_states_15_2 = getelementptr [6 x i8]* %output_states_15_2_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 312 'getelementptr' 'output_states_15_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 313 [1/1] (2.43ns)   --->   "%icmp_ln887_3 = icmp slt i18 %select_ln850_3, -128" [./layer.h:99]   --->   Operation 313 'icmp' 'icmp_ln887_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 314 [1/1] (1.88ns)   --->   "%icmp_ln895_3 = icmp sgt i11 %tmp_81, 0" [./layer.h:99]   --->   Operation 314 'icmp' 'icmp_ln895_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_7)   --->   "%trunc_ln99_3 = trunc i18 %select_ln850_3 to i8" [./layer.h:99]   --->   Operation 315 'trunc' 'trunc_ln99_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_7)   --->   "%select_ln887_6 = select i1 %icmp_ln887_3, i8 -128, i8 127" [./layer.h:99]   --->   Operation 316 'select' 'select_ln887_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node select_ln887_7)   --->   "%or_ln887_3 = or i1 %icmp_ln887_3, %icmp_ln895_3" [./layer.h:99]   --->   Operation 317 'or' 'or_ln887_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 318 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln887_7 = select i1 %or_ln887_3, i8 %select_ln887_6, i8 %trunc_ln99_3" [./layer.h:99]   --->   Operation 318 'select' 'select_ln887_7' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 319 [1/1] (0.00ns)   --->   "%output_states_0_3_s = getelementptr [6 x i8]* %output_states_0_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 319 'getelementptr' 'output_states_0_3_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 320 [1/1] (0.00ns)   --->   "%output_states_1_3_s = getelementptr [6 x i8]* %output_states_1_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 320 'getelementptr' 'output_states_1_3_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 321 [1/1] (0.00ns)   --->   "%output_states_2_3_s = getelementptr [6 x i8]* %output_states_2_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 321 'getelementptr' 'output_states_2_3_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 322 [1/1] (0.00ns)   --->   "%output_states_3_3_s = getelementptr [6 x i8]* %output_states_3_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 322 'getelementptr' 'output_states_3_3_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 323 [1/1] (0.00ns)   --->   "%output_states_4_3_s = getelementptr [6 x i8]* %output_states_4_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 323 'getelementptr' 'output_states_4_3_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 324 [1/1] (0.00ns)   --->   "%output_states_5_3_s = getelementptr [6 x i8]* %output_states_5_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 324 'getelementptr' 'output_states_5_3_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 325 [1/1] (0.00ns)   --->   "%output_states_6_3_s = getelementptr [6 x i8]* %output_states_6_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 325 'getelementptr' 'output_states_6_3_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 326 [1/1] (0.00ns)   --->   "%output_states_7_3_s = getelementptr [6 x i8]* %output_states_7_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 326 'getelementptr' 'output_states_7_3_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 327 [1/1] (0.00ns)   --->   "%output_states_8_3_s = getelementptr [6 x i8]* %output_states_8_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 327 'getelementptr' 'output_states_8_3_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 328 [1/1] (0.00ns)   --->   "%output_states_9_3_s = getelementptr [6 x i8]* %output_states_9_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 328 'getelementptr' 'output_states_9_3_s' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 329 [1/1] (0.00ns)   --->   "%output_states_10_3 = getelementptr [6 x i8]* %output_states_10_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 329 'getelementptr' 'output_states_10_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 330 [1/1] (0.00ns)   --->   "%output_states_11_3 = getelementptr [6 x i8]* %output_states_11_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 330 'getelementptr' 'output_states_11_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 331 [1/1] (0.00ns)   --->   "%output_states_12_3 = getelementptr [6 x i8]* %output_states_12_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 331 'getelementptr' 'output_states_12_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 332 [1/1] (0.00ns)   --->   "%output_states_13_3 = getelementptr [6 x i8]* %output_states_13_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 332 'getelementptr' 'output_states_13_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 333 [1/1] (0.00ns)   --->   "%output_states_14_3 = getelementptr [6 x i8]* %output_states_14_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 333 'getelementptr' 'output_states_14_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 334 [1/1] (0.00ns)   --->   "%output_states_15_3 = getelementptr [6 x i8]* %output_states_15_3_0_V, i64 0, i64 %zext_ln180" [./layer.h:100]   --->   Operation 334 'getelementptr' 'output_states_15_3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 335 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln96, label %branch63 [
    i4 0, label %branch48
    i4 1, label %branch49
    i4 2, label %branch50
    i4 3, label %branch51
    i4 4, label %branch52
    i4 5, label %branch53
    i4 6, label %branch54
    i4 7, label %branch55
    i4 -8, label %branch56
    i4 -7, label %branch57
    i4 -6, label %branch58
    i4 -5, label %branch59
    i4 -4, label %branch60
    i4 -3, label %branch61
    i4 -2, label %branch62
  ]" [./layer.h:100]   --->   Operation 335 'switch' <Predicate = true> <Delay = 1.42>
ST_63 : Operation 336 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_14_0, align 1" [./layer.h:100]   --->   Operation 336 'store' <Predicate = (trunc_ln96 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 337 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_14_1, align 1" [./layer.h:100]   --->   Operation 337 'store' <Predicate = (trunc_ln96 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 338 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_14_2, align 1" [./layer.h:100]   --->   Operation 338 'store' <Predicate = (trunc_ln96 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 339 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_14_3, align 1" [./layer.h:100]   --->   Operation 339 'store' <Predicate = (trunc_ln96 == 14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 340 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 340 'br' <Predicate = (trunc_ln96 == 14)> <Delay = 0.00>
ST_63 : Operation 341 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_13_0, align 1" [./layer.h:100]   --->   Operation 341 'store' <Predicate = (trunc_ln96 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 342 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_13_1, align 1" [./layer.h:100]   --->   Operation 342 'store' <Predicate = (trunc_ln96 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 343 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_13_2, align 1" [./layer.h:100]   --->   Operation 343 'store' <Predicate = (trunc_ln96 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 344 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_13_3, align 1" [./layer.h:100]   --->   Operation 344 'store' <Predicate = (trunc_ln96 == 13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 345 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 345 'br' <Predicate = (trunc_ln96 == 13)> <Delay = 0.00>
ST_63 : Operation 346 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_12_0, align 1" [./layer.h:100]   --->   Operation 346 'store' <Predicate = (trunc_ln96 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 347 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_12_1, align 1" [./layer.h:100]   --->   Operation 347 'store' <Predicate = (trunc_ln96 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 348 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_12_2, align 1" [./layer.h:100]   --->   Operation 348 'store' <Predicate = (trunc_ln96 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 349 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_12_3, align 1" [./layer.h:100]   --->   Operation 349 'store' <Predicate = (trunc_ln96 == 12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 350 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 350 'br' <Predicate = (trunc_ln96 == 12)> <Delay = 0.00>
ST_63 : Operation 351 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_11_0, align 1" [./layer.h:100]   --->   Operation 351 'store' <Predicate = (trunc_ln96 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 352 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_11_1, align 1" [./layer.h:100]   --->   Operation 352 'store' <Predicate = (trunc_ln96 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 353 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_11_2, align 1" [./layer.h:100]   --->   Operation 353 'store' <Predicate = (trunc_ln96 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 354 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_11_3, align 1" [./layer.h:100]   --->   Operation 354 'store' <Predicate = (trunc_ln96 == 11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 355 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 355 'br' <Predicate = (trunc_ln96 == 11)> <Delay = 0.00>
ST_63 : Operation 356 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_10_0, align 1" [./layer.h:100]   --->   Operation 356 'store' <Predicate = (trunc_ln96 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 357 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_10_1, align 1" [./layer.h:100]   --->   Operation 357 'store' <Predicate = (trunc_ln96 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 358 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_10_2, align 1" [./layer.h:100]   --->   Operation 358 'store' <Predicate = (trunc_ln96 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 359 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_10_3, align 1" [./layer.h:100]   --->   Operation 359 'store' <Predicate = (trunc_ln96 == 10)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 360 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 360 'br' <Predicate = (trunc_ln96 == 10)> <Delay = 0.00>
ST_63 : Operation 361 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_9_0_s, align 1" [./layer.h:100]   --->   Operation 361 'store' <Predicate = (trunc_ln96 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 362 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_9_1_s, align 1" [./layer.h:100]   --->   Operation 362 'store' <Predicate = (trunc_ln96 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 363 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_9_2_s, align 1" [./layer.h:100]   --->   Operation 363 'store' <Predicate = (trunc_ln96 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 364 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_9_3_s, align 1" [./layer.h:100]   --->   Operation 364 'store' <Predicate = (trunc_ln96 == 9)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 365 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 365 'br' <Predicate = (trunc_ln96 == 9)> <Delay = 0.00>
ST_63 : Operation 366 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_8_0_s, align 1" [./layer.h:100]   --->   Operation 366 'store' <Predicate = (trunc_ln96 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 367 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_8_1_s, align 1" [./layer.h:100]   --->   Operation 367 'store' <Predicate = (trunc_ln96 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 368 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_8_2_s, align 1" [./layer.h:100]   --->   Operation 368 'store' <Predicate = (trunc_ln96 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 369 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_8_3_s, align 1" [./layer.h:100]   --->   Operation 369 'store' <Predicate = (trunc_ln96 == 8)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 370 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 370 'br' <Predicate = (trunc_ln96 == 8)> <Delay = 0.00>
ST_63 : Operation 371 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_7_0_s, align 1" [./layer.h:100]   --->   Operation 371 'store' <Predicate = (trunc_ln96 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 372 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_7_1_s, align 1" [./layer.h:100]   --->   Operation 372 'store' <Predicate = (trunc_ln96 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 373 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_7_2_s, align 1" [./layer.h:100]   --->   Operation 373 'store' <Predicate = (trunc_ln96 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 374 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_7_3_s, align 1" [./layer.h:100]   --->   Operation 374 'store' <Predicate = (trunc_ln96 == 7)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 375 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 375 'br' <Predicate = (trunc_ln96 == 7)> <Delay = 0.00>
ST_63 : Operation 376 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_6_0_s, align 1" [./layer.h:100]   --->   Operation 376 'store' <Predicate = (trunc_ln96 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 377 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_6_1_s, align 1" [./layer.h:100]   --->   Operation 377 'store' <Predicate = (trunc_ln96 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 378 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_6_2_s, align 1" [./layer.h:100]   --->   Operation 378 'store' <Predicate = (trunc_ln96 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 379 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_6_3_s, align 1" [./layer.h:100]   --->   Operation 379 'store' <Predicate = (trunc_ln96 == 6)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 380 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 380 'br' <Predicate = (trunc_ln96 == 6)> <Delay = 0.00>
ST_63 : Operation 381 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_5_0_s, align 1" [./layer.h:100]   --->   Operation 381 'store' <Predicate = (trunc_ln96 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 382 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_5_1_s, align 1" [./layer.h:100]   --->   Operation 382 'store' <Predicate = (trunc_ln96 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 383 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_5_2_s, align 1" [./layer.h:100]   --->   Operation 383 'store' <Predicate = (trunc_ln96 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 384 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_5_3_s, align 1" [./layer.h:100]   --->   Operation 384 'store' <Predicate = (trunc_ln96 == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 385 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 385 'br' <Predicate = (trunc_ln96 == 5)> <Delay = 0.00>
ST_63 : Operation 386 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_4_0_s, align 1" [./layer.h:100]   --->   Operation 386 'store' <Predicate = (trunc_ln96 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 387 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_4_1_s, align 1" [./layer.h:100]   --->   Operation 387 'store' <Predicate = (trunc_ln96 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 388 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_4_2_s, align 1" [./layer.h:100]   --->   Operation 388 'store' <Predicate = (trunc_ln96 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 389 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_4_3_s, align 1" [./layer.h:100]   --->   Operation 389 'store' <Predicate = (trunc_ln96 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 390 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 390 'br' <Predicate = (trunc_ln96 == 4)> <Delay = 0.00>
ST_63 : Operation 391 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_3_0_s, align 1" [./layer.h:100]   --->   Operation 391 'store' <Predicate = (trunc_ln96 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 392 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_3_1_s, align 1" [./layer.h:100]   --->   Operation 392 'store' <Predicate = (trunc_ln96 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 393 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_3_2_s, align 1" [./layer.h:100]   --->   Operation 393 'store' <Predicate = (trunc_ln96 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 394 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_3_3_s, align 1" [./layer.h:100]   --->   Operation 394 'store' <Predicate = (trunc_ln96 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 395 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 395 'br' <Predicate = (trunc_ln96 == 3)> <Delay = 0.00>
ST_63 : Operation 396 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_2_0_s, align 1" [./layer.h:100]   --->   Operation 396 'store' <Predicate = (trunc_ln96 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 397 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_2_1_s, align 1" [./layer.h:100]   --->   Operation 397 'store' <Predicate = (trunc_ln96 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 398 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_2_2_s, align 1" [./layer.h:100]   --->   Operation 398 'store' <Predicate = (trunc_ln96 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 399 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_2_3_s, align 1" [./layer.h:100]   --->   Operation 399 'store' <Predicate = (trunc_ln96 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 400 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 400 'br' <Predicate = (trunc_ln96 == 2)> <Delay = 0.00>
ST_63 : Operation 401 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_1_0_s, align 1" [./layer.h:100]   --->   Operation 401 'store' <Predicate = (trunc_ln96 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 402 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_1_1_s, align 1" [./layer.h:100]   --->   Operation 402 'store' <Predicate = (trunc_ln96 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 403 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_1_2_s, align 1" [./layer.h:100]   --->   Operation 403 'store' <Predicate = (trunc_ln96 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 404 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_1_3_s, align 1" [./layer.h:100]   --->   Operation 404 'store' <Predicate = (trunc_ln96 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 405 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 405 'br' <Predicate = (trunc_ln96 == 1)> <Delay = 0.00>
ST_63 : Operation 406 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_0_0_s, align 1" [./layer.h:100]   --->   Operation 406 'store' <Predicate = (trunc_ln96 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 407 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_0_1_s, align 1" [./layer.h:100]   --->   Operation 407 'store' <Predicate = (trunc_ln96 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 408 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_0_2_s, align 1" [./layer.h:100]   --->   Operation 408 'store' <Predicate = (trunc_ln96 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 409 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_0_3_s, align 1" [./layer.h:100]   --->   Operation 409 'store' <Predicate = (trunc_ln96 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 410 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 410 'br' <Predicate = (trunc_ln96 == 0)> <Delay = 0.00>
ST_63 : Operation 411 [1/1] (2.32ns)   --->   "store i8 %select_ln887_1, i8* %output_states_15_0, align 1" [./layer.h:100]   --->   Operation 411 'store' <Predicate = (trunc_ln96 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 412 [1/1] (2.32ns)   --->   "store i8 %select_ln887_3, i8* %output_states_15_1, align 1" [./layer.h:100]   --->   Operation 412 'store' <Predicate = (trunc_ln96 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 413 [1/1] (2.32ns)   --->   "store i8 %select_ln887_5, i8* %output_states_15_2, align 1" [./layer.h:100]   --->   Operation 413 'store' <Predicate = (trunc_ln96 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 414 [1/1] (2.32ns)   --->   "store i8 %select_ln887_7, i8* %output_states_15_3, align 1" [./layer.h:100]   --->   Operation 414 'store' <Predicate = (trunc_ln96 == 15)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_63 : Operation 415 [1/1] (0.00ns)   --->   "br label %_ZN6ap_intILi32EEC1ILi38ELi18EL9ap_q_mode5EL9ap_o_mode3ELi0EEERK8ap_fixedIXT_EXT0_EXT1_EXT2_EXT3_EE.exit._crit_edge.0.332"   --->   Operation 415 'br' <Predicate = (trunc_ln96 == 15)> <Delay = 0.00>
ST_63 : Operation 416 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:95]   --->   Operation 416 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_0_V_addr', ./layer.h:86) [67]  (0 ns)
	'load' operation ('__Val2__', ./layer.h:86) on array 'input_0_V' [68]  (3.25 ns)

 <State 2>: 7.39ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:86) on array 'input_0_V' [68]  (3.25 ns)
	'sub' operation ('sub_ln703', ./layer.h:33->./layer.h:86) [70]  (2.8 ns)
	'select' operation ('__Val2__', ./layer.h:33->./layer.h:86) [71]  (1.35 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__') with incoming values : ('__Val2__', ./layer.h:33->./layer.h:86) ('__Val2__', ./layer.h:88) [74]  (1.77 ns)

 <State 4>: 8.29ns
The critical path consists of the following:
	'phi' operation ('__Val2__') with incoming values : ('__Val2__', ./layer.h:33->./layer.h:86) ('__Val2__', ./layer.h:88) [74]  (0 ns)
	'icmp' operation ('icmp_ln1494_32', ./layer.h:60->./layer.h:89) [93]  (2.52 ns)
	'select' operation ('select_ln60', ./layer.h:60->./layer.h:89) [94]  (1.24 ns)
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 5>: 7.39ns
The critical path consists of the following:
	'load' operation ('__Val2__', ./layer.h:88) on array 'input_0_V' [83]  (3.25 ns)
	'sub' operation ('sub_ln703_37', ./layer.h:33->./layer.h:88) [85]  (2.8 ns)
	'select' operation ('__Val2__', ./layer.h:33->./layer.h:88) [86]  (1.35 ns)

 <State 6>: 3.86ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494', ./layer.h:88) [87]  (2.52 ns)
	'select' operation ('__Val2__', ./layer.h:88) [88]  (1.35 ns)

 <State 7>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 8>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 9>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 10>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 11>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 12>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 13>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 14>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 15>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 16>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 17>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 18>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 19>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 20>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 21>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 22>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 23>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 24>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 25>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 26>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 27>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 28>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 29>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 30>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 31>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 32>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 33>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 34>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 35>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 36>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 37>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 38>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 39>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 40>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 41>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 42>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 43>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 44>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 45>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 46>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 47>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 48>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 49>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 50>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 51>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 52>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 53>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 54>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 55>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 56>: 4.53ns
The critical path consists of the following:
	'udiv' operation ('udiv_ln1148', ./layer.h:90) [96]  (4.53 ns)

 <State 57>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ji_0_0', ./layer.h:95) with incoming values : ('add_ln95', ./layer.h:95) [112]  (1.77 ns)

 <State 58>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ji_0_0', ./layer.h:95) with incoming values : ('add_ln95', ./layer.h:95) [112]  (0 ns)
	'add' operation ('add_ln96', ./layer.h:96) [121]  (1.87 ns)
	'getelementptr' operation ('input_0_V_addr_6', ./layer.h:98) [124]  (0 ns)
	'load' operation ('input_0_V_load', ./layer.h:98) on array 'input_0_V' [125]  (3.25 ns)

 <State 59>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_0_V_load', ./layer.h:98) on array 'input_0_V' [125]  (3.25 ns)

 <State 60>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', ./layer.h:98) [127]  (8.69 ns)

 <State 61>: 8.69ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118_2', ./layer.h:98) [209]  (8.69 ns)

 <State 62>: 8.51ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494_35', ./layer.h:67->./layer.h:98) [211]  (2.52 ns)
	'select' operation ('select_ln67_2', ./layer.h:67->./layer.h:98) [212]  (0 ns)
	'add' operation ('add_ln67_2', ./layer.h:67->./layer.h:98) [213]  (2.8 ns)
	'icmp' operation ('icmp_ln851_2', ./layer.h:98) [217]  (2.44 ns)
	'select' operation ('select_ln851_2', ./layer.h:98) [219]  (0 ns)
	'select' operation ('select_ln850_2', ./layer.h:98) [220]  (0.756 ns)

 <State 63>: 6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln887_2', ./layer.h:99) [221]  (2.43 ns)
	'select' operation ('select_ln887_4', ./layer.h:99) [225]  (0 ns)
	'select' operation ('select_ln887_5', ./layer.h:99) [227]  (1.25 ns)
	'store' operation ('store_ln100', ./layer.h:100) of variable 'select_ln887_5', ./layer.h:99 on array 'output_states_14_2_0_V' [288]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
