{"ARCH" :
  {
    "DP" : {
        "INPUTS" : [
            "I1","I2","P"
          ]
        ,
        "INTERNALS" : [
          "T_INT"
        ]
        ,
        "OUTPUTS" : [
            "T"
          ]
        ,
        "CONNECTIONS" : {
          "THIS.T_INT" : ["THIS.T"]
        }
    },

    "MDP" : {
      "INPUTS" : [
          "I1","I2","I3","I4","P"
        ]
      ,
      "INTERNALS" : [
        "T_INT"
      ]
      ,
      "OUTPUTS" : [
          "T"
        ]
      ,
      "SOCKETS" : [
        "MEMPORT"
      ],
      "CONNECTIONS" : {
        "THIS.T_INT" : ["THIS.T"]
      }
    },

    "SPM" : {
      "SOCKETS" : [
        "PORT0", "PORT1"
      ],

      "MEM" : {
        "SIZE" : 2048
      }
    },

    "ITER" : {
	"OUTPUTS" : [
		"T"
	]
    },
  
    "FU" : {
        "INPUTS" : [
            "DP0_I1","DP0_I2","DP0_P"
          ]
        ,
        "OUTPUTS" : [
            "DP0_T"
          ]
        ,
        "SUBMODS" : {
            "DP" : [{"name":"DP0"}]
          }
        ,
        "OPS" : {
          "NOP":1,
          "ADD":1,
          "SUB":1,
          "SEXT":1,
	  "MUL":1,
	  "DIV":1,
          "LS":1,
          "RS":1,
          "ARS":1,
          "AND":1,
          "OR":1,
          "XOR":1,
          "SELECT":1,
          "CMERGE":1,
          "CMP":1,
          "CLT":1,
          "BR":1,
          "CGT":1,
          "MOVCL":1,
          "JUMPL":1,
	  "ACCUM":1,
          "MOVC":1
          }
        ,
        "CONNECTIONS" : {
            "THIS.DP0_I1" : ["DP0.I1"],
            "THIS.DP0_I2" : ["DP0.I2"],
            "THIS.DP0_P" : ["DP0.P"],
            "DP0.T" : ["THIS.DP0_T"]
        }
    },

       "FU_ITER" : {
        "OUTPUTS" : [
            "DP0_T"
          ]
        ,
        "SUBMODS" : {
            "ITER" : [{"name":"DP0"}]
          }
        ,
        "OPS" : {
          "SELECT":1
          }
        ,
        "CONNECTIONS" : {
            "DP0.T" : ["THIS.DP0_T"]
        }
    },


     
    "FU_MEM" : {
      "INPUTS" : [
          "DP0_I1","DP0_I2","DP0_I3","DP0_I4","DP0_P"
        ]
      ,
      "OUTPUTS" : [
          "DP0_T"
        ]
      ,
      "ISOCKETS" : [
        "MEMPORT"
      ],
      "SUBMODS" : {
          "MDP" : [{"name":"DP0"}]
        }
      ,
      "OPS" : {
        "NOP": 1,   
        "LOADCL": 1,
        "LOAD": 1,
        "LOADH": 1,
        "LOADB": 1,
        "STORE": 1,
        "STOREH": 1,
        "STOREB": 1,
        "OLOADCL": 1,
        "OLOAD": 1,
        "OLOADH": 1,
        "OLOADB": 1,
        "OSTORE": 1,
        "OSTOREH": 1,
        "OSTOREB": 1,
        "JUMPL": 1, 
        "MOVC": 1  
      }
      ,
      "CONNECTIONS" : {
          "THIS.DP0_I1" : ["DP0.I1"],
          "THIS.DP0_I2" : ["DP0.I2"],
          "THIS.DP0_I3" : ["DP0.I3"],
          "THIS.DP0_I4" : ["DP0.I4"],
          "THIS.DP0_P" : ["DP0.P"],
          "DP0.T" : ["THIS.DP0_T"],

          "DP0.MEMPORT" : ["THIS.MEMPORT"]
      }
      
  },
    
    "PE_MEM" : {
      "INPUTS" : [
        "NORTH_I","WEST_I","EAST_I","SOUTH_I"
        ]
      ,
      "OUTPUTS" : [
        "NORTH_O","WEST_O","EAST_O","SOUTH_O"
        ]
      ,
      "INTERNALS" : [
        "NORTH_XBARI", "EAST_XBARI", "WEST_XBARI", "SOUTH_XBARI"
        ]
      ,

      "ISOCKETS" : [
        "MEMPORT"
      ],

      "SUBMODS" : {
        "FU_MEM":[{"name":"FU0"}]
      }
      ,
      "REGS" : [
        "NR","ER","WR","SR","TREG"
      ]
      ,
      "CONNECTIONS" : {
          "THIS.NORTH_I" : ["THIS.NR", "THIS.NORTH_XBARI"],
          "THIS.NR" : ["THIS.NORTH_XBARI"],

          "THIS.EAST_I" : ["THIS.ER", "THIS.EAST_XBARI"],
          "THIS.ER" : ["THIS.EAST_XBARI"],

          "THIS.WEST_I" : ["THIS.WR", "THIS.WEST_XBARI"],
          "THIS.WR" : ["THIS.WEST_XBARI"],

          "THIS.SOUTH_I" : ["THIS.SR", "THIS.SOUTH_XBARI"],
          "THIS.SR" : ["THIS.SOUTH_XBARI"],

          "THIS.NORTH_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_I3","FU0.DP0_I4","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.EAST_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_I3","FU0.DP0_I4","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.WEST_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_I3","FU0.DP0_I4","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.SOUTH_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_I3","FU0.DP0_I4","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],

          "FU0.DP0_T" : ["THIS.NORTH_O","THIS.EAST_O","THIS.WEST_O","THIS.SOUTH_O","THIS.TREG"],
          "THIS.TREG" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_I3","FU0.DP0_I4","FU0.DP0_P","THIS.NORTH_O","THIS.EAST_O","THIS.WEST_O","THIS.SOUTH_O"],

          "FU0.MEMPORT" : ["THIS.MEMPORT"]
        }
      
    },
    
    "PE":{
      "INPUTS" : [
        "NORTH_I","WEST_I","EAST_I","SOUTH_I"
        ]
      ,
      "OUTPUTS" : [
        "NORTH_O","WEST_O","EAST_O","SOUTH_O"
        ]
      ,
      "INTERNALS" : [
        "NORTH_XBARI", "EAST_XBARI", "WEST_XBARI", "SOUTH_XBARI"
        ]
      ,
      "SUBMODS" : {
          "FU":[{"name":"FU0"}]
        }
      ,
      "REGS" : [
        "NR","ER","WR","SR","TREG"
      ]
      ,
      "CONNECTIONS" : {
          "THIS.NORTH_I" : ["THIS.NR", "THIS.NORTH_XBARI"],
          "THIS.NR" : ["THIS.NORTH_XBARI"],

          "THIS.EAST_I" : ["THIS.ER", "THIS.EAST_XBARI"],
          "THIS.ER" : ["THIS.EAST_XBARI"],

          "THIS.WEST_I" : ["THIS.WR", "THIS.WEST_XBARI"],
          "THIS.WR" : ["THIS.WEST_XBARI"],

          "THIS.SOUTH_I" : ["THIS.SR", "THIS.SOUTH_XBARI"],
          "THIS.SR" : ["THIS.SOUTH_XBARI"],

          "THIS.NORTH_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.EAST_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.WEST_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.SOUTH_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],

          "FU0.DP0_T" : ["THIS.NORTH_O","THIS.EAST_O","THIS.WEST_O","THIS.SOUTH_O","THIS.TREG"],
          "THIS.TREG" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_P","THIS.NORTH_O","THIS.EAST_O","THIS.WEST_O","THIS.SOUTH_O"]
        }
    },
    "PE_REG":{
      "INPUTS" : [
        "NORTH_I","WEST_I","EAST_I","SOUTH_I"
        ]
      ,
      "OUTPUTS" : [
        "NORTH_O","WEST_O","EAST_O","SOUTH_O"
        ]
      ,
      "INTERNALS" : [
        "NORTH_XBARI", "EAST_XBARI", "WEST_XBARI", "SOUTH_XBARI"
        ]
      ,
      "SUBMODS" : {
          "FU":[{"name":"FU0"}]
        }
      ,
      "REGS" : [
        "NR","ER","WR","SR","TREG","TREG1"
      ]
      ,
      "CONNECTIONS" : {
          "THIS.NORTH_I" : ["THIS.NR", "THIS.NORTH_XBARI"],
          "THIS.NR" : ["THIS.NORTH_XBARI"],

          "THIS.EAST_I" : ["THIS.ER", "THIS.EAST_XBARI"],
          "THIS.ER" : ["THIS.EAST_XBARI"],

          "THIS.WEST_I" : ["THIS.WR", "THIS.WEST_XBARI"],
          "THIS.WR" : ["THIS.WEST_XBARI"],

          "THIS.SOUTH_I" : ["THIS.SR", "THIS.SOUTH_XBARI"],
          "THIS.SR" : ["THIS.SOUTH_XBARI"],

          "THIS.NORTH_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.EAST_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.WEST_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.SOUTH_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],

          "FU0.DP0_T" : ["THIS.NORTH_O","THIS.EAST_O","THIS.WEST_O","THIS.SOUTH_O","THIS.TREG"],
          "THIS.TREG" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_P","THIS.NORTH_O","THIS.EAST_O","THIS.WEST_O","THIS.SOUTH_O","THIS.TREG1"],
	  "THIS.TREG1" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_P","THIS.NORTH_O","THIS.EAST_O","THIS.WEST_O","THIS.SOUTH_O"]
        }
    },
    "PE_MEM_REG" : {
      "INPUTS" : [
        "NORTH_I","WEST_I","EAST_I","SOUTH_I"
        ]
      ,
      "OUTPUTS" : [
        "NORTH_O","WEST_O","EAST_O","SOUTH_O"
        ]
      ,
      "INTERNALS" : [
        "NORTH_XBARI", "EAST_XBARI", "WEST_XBARI", "SOUTH_XBARI"
        ]
      ,

      "ISOCKETS" : [
        "MEMPORT"
      ],

      "SUBMODS" : {
        "FU_MEM":[{"name":"FU0"}]
      }
      ,
      "REGS" : [
        "NR","ER","WR","SR","TREG","TREG1"
      ]
      ,
      "CONNECTIONS" : {
	  "THIS.NORTH_I" : ["THIS.NR", "THIS.NORTH_XBARI"],
          "THIS.NR" : ["THIS.NORTH_XBARI"],

          "THIS.EAST_I" : ["THIS.ER", "THIS.EAST_XBARI"],
          "THIS.ER" : ["THIS.EAST_XBARI"],

          "THIS.WEST_I" : ["THIS.WR", "THIS.WEST_XBARI"],
          "THIS.WR" : ["THIS.WEST_XBARI"],

          "THIS.SOUTH_I" : ["THIS.SR", "THIS.SOUTH_XBARI"],
          "THIS.SR" : ["THIS.SOUTH_XBARI"],

          "THIS.NORTH_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_I3","FU0.DP0_I4","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.EAST_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_I3","FU0.DP0_I4","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.WEST_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_I3","FU0.DP0_I4","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],
          "THIS.SOUTH_XBARI" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_I3","FU0.DP0_I4","FU0.DP0_P","THIS.NORTH_O","THIS.WEST_O","THIS.EAST_O","THIS.SOUTH_O"],

          "FU0.DP0_T" : ["THIS.NORTH_O","THIS.EAST_O","THIS.WEST_O","THIS.SOUTH_O","THIS.TREG"],
          "THIS.TREG" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_I3","FU0.DP0_I4","FU0.DP0_P","THIS.NORTH_O","THIS.EAST_O","THIS.WEST_O","THIS.SOUTH_O","THIS.TREG1"],
	  "THIS.TREG1" : ["FU0.DP0_I1","FU0.DP0_I2","FU0.DP0_I3","FU0.DP0_I4","FU0.DP0_P","THIS.NORTH_O","THIS.EAST_O","THIS.WEST_O","THIS.SOUTH_O"],

          "FU0.MEMPORT" : ["THIS.MEMPORT"]
        }
      
    },

    "PE_ITER":{
      "OUTPUTS" : [
        "OUT_O"
        ]
      ,
      "SUBMODS" : {
          "FU_ITER":[{"name":"FU0"}]
        }
      ,
      "CONNECTIONS" : {
          "FU0.DP0_T" : ["THIS.OUT_O"]
      }
    },


    "SPM_B0_WRAPPER" : {
      "TSOCKETS" : [
        "MEMPORT_P0", "MEMPORT_P1"
      ],
      "SUBMODS" : {
        "SPM" : [{"name" : "SPM0"}]
      },
      "DATA_LAYOUT" :{
        "x":0
      },
      "INIT_FILE" : "../json/test_data.json",
      "CONNECTIONS" : {
        "SPM0.PORT0" : "THIS.MEMPORT_P0",
        "SPM0.PORT1" : "THIS.MEMPORT_P1"
      }
    },

    "SPM_B1_WRAPPER" : {
      "TSOCKETS" : [
        "MEMPORT_P0", "MEMPORT_P1"
      ],
      "SUBMODS" : {
        "SPM" : [{"name" : "SPM0"}]
      },
      "DATA_LAYOUT" :{
	            },
      "INIT_FILE" : "../json/test_data.json",
      "CONNECTIONS" : {
        "SPM0.PORT0" : "THIS.MEMPORT_P0",
        "SPM0.PORT1" : "THIS.MEMPORT_P1"
      }
    },

    "SPM_B2_WRAPPER" : {
      "TSOCKETS" : [
        "MEMPORT_P0", "MEMPORT_P1"
      ],
      "SUBMODS" : {
        "SPM" : [{"name" : "SPM0"}]
      },
      "DATA_LAYOUT" :{
	      "h":0
             },
      "INIT_FILE" : "../json/test_data.json",
      "CONNECTIONS" : {
        "SPM0.PORT0" : "THIS.MEMPORT_P0",
        "SPM0.PORT1" : "THIS.MEMPORT_P1"
      }
    },

    "SPM_B3_WRAPPER" : {
      "TSOCKETS" : [
        "MEMPORT_P0", "MEMPORT_P1"
      ],
      "SUBMODS" : {
        "SPM" : [{"name" : "SPM0"}]
      },
      "DATA_LAYOUT" :{
        
      },
      "INIT_FILE" : "../json/test_data.json",
      "CONNECTIONS" : {
        "SPM0.PORT0" : "THIS.MEMPORT_P0",
        "SPM0.PORT1" : "THIS.MEMPORT_P1"
      }
    },


    
    "CGRA" :{
      "SUBMODS" :[
          { "PATTERN" : "GRID",
            "DIMS" : {"X" : 4,"Y" : 4},
	    "MODS_ITER" : {"MOD":"PE_ITER","name":"IterationCounter"},
            "MODS" : [
              {"X":0,"Y":0,"MOD":"PE_MEM_REG","name" : "PE_MEM_X0_Y0"}, {"X":1,"Y":0,"MOD":"PE_REG"},  {"X":2,"Y":0,"MOD":"PE_REG"}, {"X":3,"Y":0,"MOD":"PE_MEM_REG","name" : "PE_MEM_X3_Y0"},
              {"X":0,"Y":1,"MOD":"PE_MEM_REG","name" : "PE_MEM_X0_Y1"}, {"X":1,"Y":1,"MOD":"PE_REG"},  {"X":2,"Y":1,"MOD":"PE_REG"}, {"X":3,"Y":1,"MOD":"PE_MEM_REG","name" : "PE_MEM_X3_Y1"},
              {"X":0,"Y":2,"MOD":"PE_MEM_REG","name" : "PE_MEM_X0_Y2"}, {"X":1,"Y":2,"MOD":"PE_REG"},  {"X":2,"Y":2,"MOD":"PE_REG"}, {"X":3,"Y":2,"MOD":"PE_MEM_REG","name" : "PE_MEM_X3_Y2"},
              {"X":0,"Y":3,"MOD":"PE_MEM_REG","name" : "PE_MEM_X0_Y3"}, {"X":1,"Y":3,"MOD":"PE_REG"},  {"X":2,"Y":3,"MOD":"PE_REG"}, {"X":3,"Y":3,"MOD":"PE_MEM_REG","name" : "PE_MEM_X3_Y3"}
  
            ],
            "CONNECTIONS" : [
              {"FROM_X" : "X", "FROM_Y" : "Y", "FROM_PORT" : "NORTH_O", "TO_X" : "X", "TO_Y" : "Y-1", "TO_PORT" : "SOUTH_I"},
              {"FROM_X" : "X", "FROM_Y" : "Y", "FROM_PORT" : "EAST_O",  "TO_X" : "X+1", "TO_Y" : "Y", "TO_PORT" : "WEST_I"},
              {"FROM_X" : "X", "FROM_Y" : "Y", "FROM_PORT" : "WEST_O",  "TO_X" : "X-1", "TO_Y" : "Y", "TO_PORT" : "EAST_I"},
              {"FROM_X" : "X", "FROM_Y" : "Y", "FROM_PORT" : "SOUTH_O", "TO_X" : "X", "TO_Y" : "Y+1", "TO_PORT" : "NORTH_I"}
            ],

	    "CONNECTIONS_ITER" : [
	      {"FROM_PORT" : "OUT_O", "TO_X" : "0", "TO_Y" : "Y", "TO_PORT" : "WEST_I"},
	      {"FROM_PORT" : "OUT_O", "TO_X" : "X", "TO_Y" : "0", "TO_PORT" : "NORTH_I"},
	      {"FROM_PORT" : "OUT_O", "TO_X" : "X", "TO_Y" : "3", "TO_PORT" : "SOUTH_I"},
	      {"FROM_PORT" : "OUT_O", "TO_X" : "3", "TO_Y" : "Y", "TO_PORT" : "EAST_I"}
	    ]
          },
          {
            "SPM_B0_WRAPPER" : [{"name" : "SPM_B0_WRAPPER_INS"}],
            "SPM_B1_WRAPPER" : [{"name" : "SPM_B1_WRAPPER_INS"}],
	    "SPM_B2_WRAPPER" : [{"name" : "SPM_B2_WRAPPER_INS"}],
            "SPM_B3_WRAPPER" : [{"name" : "SPM_B3_WRAPPER_INS"}]	    
          }
      ],
      "CONNECTIONS" : {
        "PE_MEM_X0_Y0.MEMPORT" : ["SPM_B0_WRAPPER_INS.MEMPORT_P0"],
        "PE_MEM_X0_Y1.MEMPORT" : ["SPM_B0_WRAPPER_INS.MEMPORT_P1"],
        "PE_MEM_X0_Y2.MEMPORT" : ["SPM_B1_WRAPPER_INS.MEMPORT_P0"],
        "PE_MEM_X0_Y3.MEMPORT" : ["SPM_B1_WRAPPER_INS.MEMPORT_P1"],
     	"PE_MEM_X3_Y0.MEMPORT" : ["SPM_B2_WRAPPER_INS.MEMPORT_P0"],
        "PE_MEM_X3_Y1.MEMPORT" : ["SPM_B2_WRAPPER_INS.MEMPORT_P1"],
        "PE_MEM_X3_Y2.MEMPORT" : ["SPM_B3_WRAPPER_INS.MEMPORT_P0"],
        "PE_MEM_X3_Y3.MEMPORT" : ["SPM_B3_WRAPPER_INS.MEMPORT_P1"]

      }
    }

    
  }
}

