# MicroLab2020-2021
This is the exercises that took place in Microlab cources in 2020-2021 in Ece at Ntua University

# TO run the risc-v simulator you need the platform io 
Save the files on the nessecity and replace the platoform.init with the correct path 
-board_build.bitstream_file =C:\Users\georg\Desktop\code\mikro\RVfpga\src\rvfpga.bit

-board_debug.verilator.binary = C:\Users\georg\Desktop\code\mikro\RVfpga\verilatorSIM\Vrvfpgasim
