==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from koa_mult/koa.cpp:1:
koa_mult/koa.cpp:2:6: error: variable has incomplete type 'void'
void bc_mult_2(digit_q2 ta,digit_q2 tb, ap_int<228>* c){
     ^
koa_mult/koa.cpp:2:16: error: use of undeclared identifier 'digit_q2'
void bc_mult_2(digit_q2 ta,digit_q2 tb, ap_int<228>* c){
               ^
koa_mult/koa.cpp:2:56: error: expected ';' after top level declarator
void bc_mult_2(digit_q2 ta,digit_q2 tb, ap_int<228>* c){
                                                       ^
                                                       ;
In file included from koa_mult/koa.cpp:1:
In file included from koa_mult/koa.cpp:116:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:54:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_common.h:57:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:197:52: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
template <int _AP_W, int _AP_I, bool _AP_S = true, ap_q_mode _AP_Q = AP_TRN,
                                                   ^~~~~~~~~
                                                   ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:197:70: error: use of undeclared identifier 'AP_TRN'
template <int _AP_W, int _AP_I, bool _AP_S = true, ap_q_mode _AP_Q = AP_TRN,
                                                                     ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:197:62: error: template parameter missing a default argument
template <int _AP_W, int _AP_I, bool _AP_S = true, ap_q_mode _AP_Q = AP_TRN,
                                                             ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:197:46: note: previous default template argument defined here
template <int _AP_W, int _AP_I, bool _AP_S = true, ap_q_mode _AP_Q = AP_TRN,
                                             ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:201:33: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q = AP_TRN,
                                ^~~~~~~~~
                                ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:201:51: error: use of undeclared identifier 'AP_TRN'
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q = AP_TRN,
                                                  ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:205:33: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q = AP_TRN,
                                ^~~~~~~~~
                                ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:205:51: error: use of undeclared identifier 'AP_TRN'
template <int _AP_W, int _AP_I, ap_q_mode _AP_Q = AP_TRN,
                                                  ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:209:45: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
template <int _AP_W, int _AP_I, bool _AP_S, ap_q_mode _AP_Q, ap_o_mode _AP_O,
                                            ^~~~~~~~~
                                            ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:213:45: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
template <int _AP_W, int _AP_I, bool _AP_S, ap_q_mode _AP_Q, ap_o_mode _AP_O,
                                            ^~~~~~~~~
                                            ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
In file included from koa_mult/koa.cpp:1:
In file included from koa_mult/koa.cpp:116:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:355:50: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
  template <int _AP_W2, int _AP_I2, bool _AP_S2, ap_q_mode _AP_Q2,
                                                 ^~~~~~~~~
                                                 ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
In file included from koa_mult/koa.cpp:1:
In file included from koa_mult/koa.cpp:116:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:405:50: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
  template <int _AP_W2, int _AP_I2, bool _AP_S2, ap_q_mode _AP_Q2,
                                                 ^~~~~~~~~
                                                 ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
In file included from koa_mult/koa.cpp:1:
In file included from koa_mult/koa.cpp:116:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:412:50: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
  template <int _AP_W2, int _AP_I2, bool _AP_S2, ap_q_mode _AP_Q2,
                                                 ^~~~~~~~~
                                                 ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
In file included from koa_mult/koa.cpp:1:
In file included from koa_mult/koa.cpp:116:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:516:50: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
  template <int _AP_W2, int _AP_I2, bool _AP_S2, ap_q_mode _AP_Q2,
                                                 ^~~~~~~~~
                                                 ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
In file included from koa_mult/koa.cpp:1:
In file included from koa_mult/koa.cpp:116:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:524:50: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
  template <int _AP_W2, int _AP_I2, bool _AP_S2, ap_q_mode _AP_Q2,
                                                 ^~~~~~~~~
                                                 ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
In file included from koa_mult/koa.cpp:1:
In file included from koa_mult/koa.cpp:116:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:532:50: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
  template <int _AP_W2, int _AP_I2, bool _AP_S2, ap_q_mode _AP_Q2,
                                                 ^~~~~~~~~
                                                 ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
In file included from koa_mult/koa.cpp:1:
In file included from koa_mult/koa.cpp:116:
In file included from C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int.h:55:
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_int_base.h:1192:50: error: unknown type name 'ap_q_mode'; did you mean 'ap_o_mode'?
  template <int _AP_W2, int _AP_I2, bool _AP_S2, ap_q_mode _AP_Q2,
                                                 ^~~~~~~~~
                                                 ap_o_mode
C:/Xilinx/Vivado/2019.1/common/technology/autopilot\ap_decl.h:122:6: note: 'ap_o_mode' declared here
enum ap_o_mode {
     ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
20 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from koa_mult/koa.cpp:1:
koa_mult/koa.cpp:21:31: error: use of undeclared identifier 'ta2'
 ap_int<119> a = (ap_int<119>)ta2;
                              ^
koa_mult/koa.cpp:22:31: error: use of undeclared identifier 'tb2'
 ap_int<119> b = (ap_int<119>)tb2;
                              ^
koa_mult/koa.cpp:60:31: error: use of undeclared identifier 'ta1'
 ap_int<119> a = (ap_int<119>)ta1;
                              ^
koa_mult/koa.cpp:61:31: error: use of undeclared identifier 'tb1'
 ap_int<119> b = (ap_int<119>)tb1;
                              ^
koa_mult/koa.cpp:91:7: error: use of undeclared identifier 'mult'; did you mean 'mult1'?
 *c = mult;
      ^~~~
      mult1
koa_mult/koa.cpp:86:11: note: 'mult1' declared here
 digit_h2 mult1=0;
          ^
5 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from koa_mult/koa.cpp:1:
koa_mult/koa.cpp:91:7: error: use of undeclared identifier 'mult'; did you mean 'mult1'?
 *c = mult;
      ^~~~
      mult1
koa_mult/koa.cpp:86:11: note: 'mult1' declared here
 digit_h2 mult1=0;
          ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 171.246 ; gain = 79.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 171.246 ; gain = 79.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'bc_mult' into 'koa_mult_h1' (koa_mult/koa.cpp:146).
INFO: [XFORM 203-603] Inlining function 'bc_mult_1' into 'koa_mult_h1' (koa_mult/koa.cpp:147).
INFO: [XFORM 203-603] Inlining function 'bc_mult_2' into 'koa_mult_h1' (koa_mult/koa.cpp:148).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 171.246 ; gain = 79.840
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:107: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 171.246 ; gain = 79.840
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:112) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:77) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'koa_mult_h1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:105) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:114) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:70) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:79) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h1' (koa_mult/koa.cpp:133)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 187.738 ; gain = 96.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 190.625 ; gain = 99.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.342 seconds; current allocated memory: 132.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 133.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_342s_342ns_342_2_1' to 'koa_mult_h1_add_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_mg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mfYi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mg8j': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 136.296 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_3dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4eOg_AddSubnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 201.645 ; gain = 110.238
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 17.169 seconds; peak allocated memory: 136.296 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from koa_mult/koa.cpp:1:
koa_mult/koa.cpp:149:2: error: use of undeclared identifier 'tbc_mult'; did you mean 'bc_mult'?
 tbc_mult(ah,bh,&a0);
 ^~~~~~~~
 bc_mult
koa_mult/koa.cpp:95:6: note: 'bc_mult' declared here
void bc_mult(const digit_q a,const digit_q b, digit_h* c){
     ^
koa_mult/koa.cpp:150:2: error: use of undeclared identifier 'tbc_mult_1'; did you mean 'bc_mult_1'?
 tbc_mult_1(al,bl,&a2);
 ^~~~~~~~~~
 bc_mult_1
koa_mult/koa.cpp:57:6: note: 'bc_mult_1' declared here
void bc_mult_1(const digit_q1 ta,const digit_q1 tb, digit_h2* c){
     ^
koa_mult/koa.cpp:151:2: error: use of undeclared identifier 'tbc_mult_2'; did you mean 'bc_mult_2'?
 tbc_mult_2(ahl,bhl,&a1);
 ^~~~~~~~~~
 bc_mult_2
koa_mult/koa.cpp:18:6: note: 'bc_mult_2' declared here
void bc_mult_2(digit_q2 ta,digit_q2 tb, ap_int<228>* c){
     ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 171.129 ; gain = 79.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 171.129 ; gain = 79.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 171.129 ; gain = 79.777
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 171.129 ; gain = 79.777
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:77) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:112) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:70) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:79) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:105) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:114) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'bc_mult' into 'koa_mult_h1' (koa_mult/koa.cpp:149) automatically.
INFO: [XFORM 203-602] Inlining function 'bc_mult_1' into 'koa_mult_h1' (koa_mult/koa.cpp:150) automatically.
INFO: [XFORM 203-602] Inlining function 'bc_mult_2' into 'koa_mult_h1' (koa_mult/koa.cpp:151) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h1' (koa_mult/koa.cpp:136)...28 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 187.609 ; gain = 96.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 190.723 ; gain = 99.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.523 seconds; current allocated memory: 132.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 133.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450s_450ns_450_2_1' to 'koa_mult_h1_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_meOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_mfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mfYi': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 136.465 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4dEe_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 201.766 ; gain = 110.414
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 16.309 seconds; peak allocated memory: 136.465 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 170.785 ; gain = 79.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 170.785 ; gain = 79.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.785 ; gain = 79.461
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.785 ; gain = 79.461
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:77) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:112) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:70) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:79) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:105) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:114) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:33:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (koa_mult/koa.cpp:72:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (koa_mult/koa.cpp:107:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 187.309 ; gain = 95.984
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 209.785 ; gain = 118.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.247 seconds; current allocated memory: 160.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 160.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 161.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 161.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 161.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 162.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 162.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 162.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 163.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 164.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 165.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 165.864 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4fYi_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 229.621 ; gain = 138.297
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 18.027 seconds; peak allocated memory: 165.864 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from koa_mult/koa.cpp:1:
koa_mult/koa.cpp:186:14: error: redefinition of 'a1' with a different type
 ap_int<228> a1;
             ^
koa_mult/koa.cpp:167:14: note: previous definition is here
 ap_int<119> a1 = (ap_int<119>)al;
             ^
koa_mult/koa.cpp:250:2: error: no matching function for call to 'bc_mult_2'
 bc_mult_2(ahl,bhl,&a1);
 ^~~~~~~~~
koa_mult/koa.cpp:18:6: note: candidate function not viable: no known conversion from 'ap_int<119> *' to 'ap_int<228> *' for 3rd argument; 
void bc_mult_2(digit_q2 ta,digit_q2 tb, ap_int<228>* c){
     ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.531 ; gain = 79.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.531 ; gain = 79.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.531 ; gain = 79.219
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:194: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.531 ; gain = 79.219
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:199) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:225) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'bc_mult_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:192) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:201) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:218) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:227) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'bc_mult_2' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:177) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h1' (koa_mult/koa.cpp:157)...22 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:33:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 186.855 ; gain = 95.543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 190.516 ; gain = 99.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.13 seconds; current allocated memory: 141.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 141.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 142.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 143.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 144.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450s_450ns_450_2_1' to 'koa_mult_h1_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mfYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mfYi': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 146.011 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4eOg_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 210.762 ; gain = 119.449
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 17.339 seconds; peak allocated memory: 146.011 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.348 ; gain = 79.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.348 ; gain = 79.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 171.348 ; gain = 79.988
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 171.348 ; gain = 79.988
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:77) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:112) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:70) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:79) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:105) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:114) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:99) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:100) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:33:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (koa_mult/koa.cpp:72:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (koa_mult/koa.cpp:107:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 187.688 ; gain = 96.328
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 210.023 ; gain = 118.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.181 seconds; current allocated memory: 160.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 160.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 161.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 161.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 161.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 162.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 162.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 162.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 163.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 164.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 165.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 165.864 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4fYi_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 230.383 ; gain = 139.023
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 20.622 seconds; peak allocated memory: 165.864 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.410 ; gain = 79.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.410 ; gain = 79.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.410 ; gain = 79.109
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:194: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 170.410 ; gain = 79.109
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:209) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:228) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'bc_mult_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:192) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:199) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:211) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:230) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'bc_mult_2' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:177) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h1' (koa_mult/koa.cpp:157)...22 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:33:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 187.945 ; gain = 96.645
INFO: [XFORM 203-521] Merging 2 loops (koa_mult/koa.cpp:209, koa_mult/koa.cpp:228) in function 'koa_mult_h1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'loopb2' in function 'koa_mult_h1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 171.316 ; gain = 80.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 171.316 ; gain = 80.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 171.316 ; gain = 80.000
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:194: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 171.316 ; gain = 80.000
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:209) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:228) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'bc_mult_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:192) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:199) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:211) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:230) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'bc_mult_2' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:177) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h1' (koa_mult/koa.cpp:157)...22 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:33:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 188.133 ; gain = 96.816
INFO: [XFORM 203-521] Merging 2 loops (koa_mult/koa.cpp:209, koa_mult/koa.cpp:228) in function 'koa_mult_h1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'loopb2' in function 'koa_mult_h1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.555 ; gain = 79.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.555 ; gain = 79.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.555 ; gain = 79.254
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:194: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.555 ; gain = 79.254
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:209) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:222) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'bc_mult_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:192) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:199) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:211) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:224) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'bc_mult_2' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:177) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h1' (koa_mult/koa.cpp:157)...22 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:33:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 187.258 ; gain = 95.957
INFO: [XFORM 203-521] Merging 2 loops (koa_mult/koa.cpp:209, koa_mult/koa.cpp:222) in function 'koa_mult_h1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'loopb2' in function 'koa_mult_h1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.953 ; gain = 79.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.953 ; gain = 79.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.953 ; gain = 79.527
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:194: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.953 ; gain = 79.527
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:209) in function 'koa_mult_h1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'bc_mult_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:192) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:199) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:211) in function 'koa_mult_h1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'bc_mult_2' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:169) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:177) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'koa_mult_h1' (koa_mult/koa.cpp:157)...22 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:33:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 188.176 ; gain = 96.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 190.566 ; gain = 99.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.158 seconds; current allocated memory: 140.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 141.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 141.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 142.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 143.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_342s_342ns_342_2_1' to 'koa_mult_h1_add_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mg8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mg8j': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 145.325 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_3eOg_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4fYi_AddSubnS_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 209.883 ; gain = 118.457
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 17.366 seconds; peak allocated memory: 145.325 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from koa_mult/koa.cpp:1:
koa_mult/koa.cpp:43:56: error: expected '>'
   digit_h temp = (partial_products2[j],(ap_int<(i+j)*7)>0);
                                                       ^
koa_mult/koa.cpp:43:56: error: type name requires a specifier or qualifier
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from koa_mult/koa.cpp:1:
koa_mult/koa.cpp:43:49: error: non-type template argument of type 'int' is not an integral constant expression
   digit_h temp = (partial_products2[j],(ap_int<((i+j)*7)>0);
                                                ^~~~~~~~~
koa_mult/koa.cpp:43:51: note: read of non-const variable 'i' is not allowed in a constant expression
   digit_h temp = (partial_products2[j],(ap_int<((i+j)*7)>0);
                                                  ^
koa_mult/koa.cpp:38:19: note: declared here
 loopb22: for(int i = 0;i<7;i++){
                  ^
koa_mult/koa.cpp:43:59: error: expected ')'
   digit_h temp = (partial_products2[j],(ap_int<((i+j)*7)>0);
                                                          ^
koa_mult/koa.cpp:43:41: note: to match this '('
   digit_h temp = (partial_products2[j],(ap_int<((i+j)*7)>0);
                                        ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 170.691 ; gain = 79.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 170.691 ; gain = 79.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.691 ; gain = 79.297
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.691 ; gain = 79.297
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:80) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:115) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:73) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:82) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:108) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:117) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:33:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (koa_mult/koa.cpp:75:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (koa_mult/koa.cpp:110:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 187.941 ; gain = 96.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 211.664 ; gain = 120.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.022 seconds; current allocated memory: 162.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 162.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 163.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 163.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 164.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 164.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 165.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 165.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 166.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 167.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 169.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 169.988 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4fYi_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 236.879 ; gain = 145.484
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 18.729 seconds; peak allocated memory: 169.988 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 170.941 ; gain = 79.637
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 170.941 ; gain = 79.637
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 170.941 ; gain = 79.637
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 170.941 ; gain = 79.637
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:80) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:115) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:73) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:82) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:108) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:117) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:33:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (koa_mult/koa.cpp:75:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (koa_mult/koa.cpp:110:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:31 . Memory (MB): peak = 188.883 ; gain = 97.578
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 212.156 ; gain = 120.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.712 seconds; current allocated memory: 162.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 162.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 163.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 163.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 164.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 164.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 165.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 165.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 166.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 167.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.918 seconds; current allocated memory: 169.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 2.696 seconds; current allocated memory: 169.985 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4fYi_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 237.629 ; gain = 146.324
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 44.531 seconds; peak allocated memory: 169.985 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.516 ; gain = 79.168
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.516 ; gain = 79.168
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 170.516 ; gain = 79.168
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 170.516 ; gain = 79.168
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:38) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:80) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:115) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:31) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:40) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:73) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:82) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:108) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:117) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:23) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:65) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:67) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:101) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:102) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:103) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:33:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (koa_mult/koa.cpp:75:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (koa_mult/koa.cpp:110:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 189.055 ; gain = 97.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 210.926 ; gain = 119.578
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.209 seconds; current allocated memory: 161.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 161.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 162.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 162.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 162.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 163.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 163.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 163.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 164.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.834 seconds; current allocated memory: 165.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mac_muladd_17ns_17ns_37ns_37_1_1' to 'koa_mult_h1_mac_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mac_mfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.926 seconds; current allocated memory: 166.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4g8j' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4g8j': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 166.673 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4g8j_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 230.773 ; gain = 139.426
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 35.493 seconds; peak allocated memory: 166.673 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from koa_mult/koa.cpp:1:
koa_mult/koa.cpp:81:2: error: use of undeclared identifier 'partial_products2'
 partial_products2[j] = ai2[j]*bi2[i];
 ^
koa_mult/koa.cpp:84:24: error: use of undeclared identifier 'partial_products2'
   sum2[j] += (digit_h)partial_products2[j]<<((i+j)*7);
                       ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 170.625 ; gain = 74.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 170.625 ; gain = 74.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 170.625 ; gain = 74.246
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:30: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 170.625 ; gain = 74.246
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:35) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:28) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:37) in function 'bc_mult_448' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:22) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 187.680 ; gain = 91.301
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 190.859 ; gain = 94.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'add' operation ('sum[0].V', koa_mult/koa.cpp:42) and 'add' operation ('sum[0].V', koa_mult/koa.cpp:42).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.475 seconds; current allocated memory: 133.651 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 135.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_16_1_1' to 'bc_mult_448_mux_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_469ns_469ns_469_2_1' to 'bc_mult_448_add_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_485ns_485ns_485_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_501ns_501ns_501_2_1' to 'bc_mult_448_add_5eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_517ns_517ns_517_2_1' to 'bc_mult_448_add_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_533ns_533ns_533_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_549ns_549ns_549_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_565ns_565ns_565_2_1' to 'bc_mult_448_add_5ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_581ns_581ns_581_2_1' to 'bc_mult_448_add_5jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_597ns_597ns_597_2_1' to 'bc_mult_448_add_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_613ns_613ns_613_2_1' to 'bc_mult_448_add_6lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_629ns_629ns_629_2_1' to 'bc_mult_448_add_6mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_645ns_645ns_645_2_1' to 'bc_mult_448_add_6ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_661ns_661ns_661_2_1' to 'bc_mult_448_add_6ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_677ns_677ns_677_2_1' to 'bc_mult_448_add_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_693ns_693ns_693_2_1' to 'bc_mult_448_add_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_709ns_709ns_709_2_1' to 'bc_mult_448_add_7rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_725ns_725ns_725_2_1' to 'bc_mult_448_add_7sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_741ns_741ns_741_2_1' to 'bc_mult_448_add_7tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_757ns_757ns_757_2_1' to 'bc_mult_448_add_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_773ns_773ns_773_2_1' to 'bc_mult_448_add_7vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_789ns_789ns_789_2_1' to 'bc_mult_448_add_7wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_805ns_805ns_805_2_1' to 'bc_mult_448_add_8xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_821ns_821ns_821_2_1' to 'bc_mult_448_add_8yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_837ns_837ns_837_2_1' to 'bc_mult_448_add_8zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_853ns_853ns_853_2_1' to 'bc_mult_448_add_8Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_869ns_869ns_869_2_1' to 'bc_mult_448_add_8Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_885ns_885ns_885_2_1' to 'bc_mult_448_add_8CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_896_1_1' to 'bc_mult_448_mux_2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_448_mul_mFfa' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 25093 from HDL expression: (1'b1 == ap_CS_fsm_state7)
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8CeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8DeQ': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mFfa': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 2.263 seconds; current allocated memory: 138.728 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4cud_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5eOg_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5fYi_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5ibs_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5jbC_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5kbM_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6lbW_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6mb6_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ncg_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ocq_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6pcA_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6qcK_AddSubnS_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7rcU_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7sc4_AddSubnS_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7tde_AddSubnS_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7udo_AddSubnS_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7vdy_AddSubnS_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7wdI_AddSubnS_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8xdS_AddSubnS_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8yd2_AddSubnS_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8zec_AddSubnS_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Aem_AddSubnS_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Bew_AddSubnS_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8CeG_AddSubnS_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8DeQ_AddSubnS_27'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:51 . Memory (MB): peak = 204.539 ; gain = 108.160
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 50.822 seconds; peak allocated memory: 138.728 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 171.082 ; gain = 79.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 171.082 ; gain = 79.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 171.082 ; gain = 79.695
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:30: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 171.082 ; gain = 79.695
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:35) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:28) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:37) in function 'bc_mult_448' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:22) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 187.492 ; gain = 96.105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 191.723 ; gain = 100.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'add' operation ('sum[14].V', koa_mult/koa.cpp:42) and 'add' operation ('sum[14].V', koa_mult/koa.cpp:42).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.28 seconds; current allocated memory: 132.345 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 133.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_16_1_1' to 'bc_mult_448_mux_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_261ns_261ns_261_2_1' to 'bc_mult_448_add_2cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_277ns_277ns_277_2_1' to 'bc_mult_448_add_2dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_293ns_293ns_293_2_1' to 'bc_mult_448_add_2eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_309ns_309ns_309_2_1' to 'bc_mult_448_add_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_325ns_325ns_325_2_1' to 'bc_mult_448_add_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_341ns_341ns_341_2_1' to 'bc_mult_448_add_3hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_357ns_357ns_357_2_1' to 'bc_mult_448_add_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_373ns_373ns_373_2_1' to 'bc_mult_448_add_3jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_389ns_389ns_389_2_1' to 'bc_mult_448_add_3kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_405ns_405ns_405_2_1' to 'bc_mult_448_add_4lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_421ns_421ns_421_2_1' to 'bc_mult_448_add_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_437ns_437ns_437_2_1' to 'bc_mult_448_add_4ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_453ns_453ns_453_2_1' to 'bc_mult_448_add_4ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_469ns_469ns_469_2_1' to 'bc_mult_448_add_4pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_896_1_1' to 'bc_mult_448_mux_2qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_448_mul_msc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mac_muladd_16ns_16ns_37ns_37_1_1' to 'bc_mult_448_mac_mtde' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 25989 from HDL expression: (1'b1 == ap_CS_fsm_state6)
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_2cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_2dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_2eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mac_mtde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_msc4': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2qcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.024 seconds; current allocated memory: 136.210 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_2cud_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_2dEe_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_2eOg_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3fYi_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3g8j_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3hbi_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3ibs_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3jbC_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3kbM_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4lbW_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4mb6_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4ncg_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4ocq_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4pcA_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8rcU_AddSubnS_14'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 199.562 ; gain = 108.176
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 36.205 seconds; peak allocated memory: 136.210 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 170.566 ; gain = 79.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 170.566 ; gain = 79.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 170.566 ; gain = 79.207
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:35: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 170.566 ; gain = 79.207
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:40) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:33) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:42) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:52) in function 'bc_mult_448' completely with a factor of 28.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:20) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'bi.V' (koa_mult/koa.cpp:21) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 190.504 ; gain = 99.145
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 197.281 ; gain = 105.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('partial_products_26_5_write_ln44', koa_mult/koa.cpp:44) of constant 0 on array 'partial_products[26].V', koa_mult/koa.cpp:19 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'partial_products_26'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.613 seconds; current allocated memory: 148.082 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bi_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_0_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_1_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_2_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_3_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_4_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_5_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_6_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_7_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_8_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_9_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_15' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_16' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_17' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_18' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_19' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_20' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_21' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_22' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_23' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_24' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_25' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_26' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_27' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.615 seconds; current allocated memory: 153.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_0_s' to 'bc_mult_448_partibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_1_s' to 'bc_mult_448_particud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_2_s' to 'bc_mult_448_partidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_3_s' to 'bc_mult_448_partieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_4_s' to 'bc_mult_448_partifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_5_s' to 'bc_mult_448_partig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_6_s' to 'bc_mult_448_partihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_7_s' to 'bc_mult_448_partiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_8_s' to 'bc_mult_448_partijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_9_s' to 'bc_mult_448_partikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_10' to 'bc_mult_448_partilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_11' to 'bc_mult_448_partimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_12' to 'bc_mult_448_partincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_13' to 'bc_mult_448_partiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_14' to 'bc_mult_448_partipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_15' to 'bc_mult_448_partiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_16' to 'bc_mult_448_partircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_17' to 'bc_mult_448_partisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_18' to 'bc_mult_448_partitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_19' to 'bc_mult_448_partiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_20' to 'bc_mult_448_partivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_21' to 'bc_mult_448_partiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_22' to 'bc_mult_448_partixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_23' to 'bc_mult_448_partiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_24' to 'bc_mult_448_partizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_25' to 'bc_mult_448_partiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_26' to 'bc_mult_448_partiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_27' to 'bc_mult_448_partiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_261ns_261ns_261_2_1' to 'bc_mult_448_add_2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_277ns_277ns_277_2_1' to 'bc_mult_448_add_2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_293ns_293ns_293_2_1' to 'bc_mult_448_add_2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_309ns_309ns_309_2_1' to 'bc_mult_448_add_3Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_325ns_325ns_325_2_1' to 'bc_mult_448_add_3Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_341ns_341ns_341_2_1' to 'bc_mult_448_add_3IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_357ns_357ns_357_2_1' to 'bc_mult_448_add_3JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_373ns_373ns_373_2_1' to 'bc_mult_448_add_3KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_389ns_389ns_389_2_1' to 'bc_mult_448_add_3Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_405ns_405ns_405_2_1' to 'bc_mult_448_add_4Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_421ns_421ns_421_2_1' to 'bc_mult_448_add_4Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_437ns_437ns_437_2_1' to 'bc_mult_448_add_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_453ns_453ns_453_2_1' to 'bc_mult_448_add_4PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_469ns_469ns_469_2_1' to 'bc_mult_448_add_4QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_896_1_1' to 'bc_mult_448_mux_2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_448_mul_mThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16s_16s_16_1_1' to 'bc_mult_448_mul_mUhA' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 25989 from HDL expression: ((1'b1 == ap_CS_fsm_state30) & (icmp_ln51_fu_7533_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_2DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_2Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_2Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3IfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3KfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3Lf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 3.854 seconds; current allocated memory: 160.650 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_2DeQ_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_2Ee0_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_2Ffa_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3Gfk_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3Hfu_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3IfE_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3JfO_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3KfY_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3Lf8_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4Mgi_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4Ngs_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4OgC_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4PgM_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4QgW_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Shg_AddSubnS_14'
INFO: [RTMG 210-278] Implementing memory 'bc_mult_448_partibkb_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bc_mult_448_bi_V_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:01 . Memory (MB): peak = 250.617 ; gain = 159.258
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 61.249 seconds; peak allocated memory: 160.650 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 170.727 ; gain = 81.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 170.727 ; gain = 81.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 170.727 ; gain = 81.320
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:35: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 170.727 ; gain = 81.320
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:40) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:33) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:42) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:52) in function 'bc_mult_448' completely with a factor of 28.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:20) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'bi.V' (koa_mult/koa.cpp:21) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 1 completely.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.0' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.1' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.2' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.3' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.4' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.5' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.6' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.7' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.8' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.9' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.10' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.11' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.12' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.13' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.14' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.15' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.16' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.17' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.18' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.19' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.20' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.21' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.22' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.23' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.24' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.25' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.26' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'partial_products.V.27' (koa_mult/koa.cpp:19) in dimension 1: conflict with memory core assignment directive.
.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 191.094 ; gain = 101.688
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 197.164 ; gain = 107.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('partial_products_26_5_write_ln44', koa_mult/koa.cpp:44) of constant 0 on array 'partial_products[26].V', koa_mult/koa.cpp:19 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'partial_products_26'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 14, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.751 seconds; current allocated memory: 148.092 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bi_V' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_0_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_1_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_2_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_3_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_4_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_5_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_6_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_7_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_8_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_9_s' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_11' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_12' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_13' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_14' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_15' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_16' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_17' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_18' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_19' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_20' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_21' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_22' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_23' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_24' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_25' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_26' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'partial_products_27' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.182 seconds; current allocated memory: 153.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_0_s' to 'bc_mult_448_partibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_1_s' to 'bc_mult_448_particud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_2_s' to 'bc_mult_448_partidEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_3_s' to 'bc_mult_448_partieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_4_s' to 'bc_mult_448_partifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_5_s' to 'bc_mult_448_partig8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_6_s' to 'bc_mult_448_partihbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_7_s' to 'bc_mult_448_partiibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_8_s' to 'bc_mult_448_partijbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_9_s' to 'bc_mult_448_partikbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_10' to 'bc_mult_448_partilbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_11' to 'bc_mult_448_partimb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_12' to 'bc_mult_448_partincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_13' to 'bc_mult_448_partiocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_14' to 'bc_mult_448_partipcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_15' to 'bc_mult_448_partiqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_16' to 'bc_mult_448_partircU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_17' to 'bc_mult_448_partisc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_18' to 'bc_mult_448_partitde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_19' to 'bc_mult_448_partiudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_20' to 'bc_mult_448_partivdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_21' to 'bc_mult_448_partiwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_22' to 'bc_mult_448_partixdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_23' to 'bc_mult_448_partiyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_24' to 'bc_mult_448_partizec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_25' to 'bc_mult_448_partiAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_26' to 'bc_mult_448_partiBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_partial_products_27' to 'bc_mult_448_partiCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_261ns_261ns_261_2_1' to 'bc_mult_448_add_2DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_277ns_277ns_277_2_1' to 'bc_mult_448_add_2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_293ns_293ns_293_2_1' to 'bc_mult_448_add_2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_309ns_309ns_309_2_1' to 'bc_mult_448_add_3Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_325ns_325ns_325_2_1' to 'bc_mult_448_add_3Hfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_341ns_341ns_341_2_1' to 'bc_mult_448_add_3IfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_357ns_357ns_357_2_1' to 'bc_mult_448_add_3JfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_373ns_373ns_373_2_1' to 'bc_mult_448_add_3KfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_389ns_389ns_389_2_1' to 'bc_mult_448_add_3Lf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_405ns_405ns_405_2_1' to 'bc_mult_448_add_4Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_421ns_421ns_421_2_1' to 'bc_mult_448_add_4Ngs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_437ns_437ns_437_2_1' to 'bc_mult_448_add_4OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_453ns_453ns_453_2_1' to 'bc_mult_448_add_4PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_469ns_469ns_469_2_1' to 'bc_mult_448_add_4QgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_896_1_1' to 'bc_mult_448_mux_2Rg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8Shg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_448_mul_mThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16s_16s_16_1_1' to 'bc_mult_448_mul_mUhA' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 25989 from HDL expression: ((1'b1 == ap_CS_fsm_state30) & (icmp_ln51_fu_7533_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_2DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_2Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_2Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3Hfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3IfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3JfO': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3KfY': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_3Lf8': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4Mgi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4Ngs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Shg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mThq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mUhA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2Rg6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 3.558 seconds; current allocated memory: 160.675 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_2DeQ_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_2Ee0_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_2Ffa_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3Gfk_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3Hfu_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3IfE_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3JfO_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3KfY_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_3Lf8_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4Mgi_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4Ngs_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4OgC_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4PgM_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4QgW_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Shg_AddSubnS_14'
INFO: [RTMG 210-278] Implementing memory 'bc_mult_448_partibkb_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bc_mult_448_bi_V_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:04 . Memory (MB): peak = 250.762 ; gain = 161.355
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 63.915 seconds; peak allocated memory: 160.675 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.781 ; gain = 79.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.781 ; gain = 79.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 170.781 ; gain = 79.410
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:35: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 170.781 ; gain = 79.410
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:40) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:33) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:42) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:52) in function 'bc_mult_448' completely with a factor of 28.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:20) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'bi.V' (koa_mult/koa.cpp:21) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 192.586 ; gain = 101.215
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 196.301 ; gain = 104.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.235 seconds; current allocated memory: 136.152 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bi_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.757 seconds; current allocated memory: 138.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_448_1_1' to 'bc_mult_448_mux_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_453ns_453ns_453_2_1' to 'bc_mult_448_add_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_469ns_469ns_469_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_485ns_485ns_485_2_1' to 'bc_mult_448_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_501ns_501ns_501_2_1' to 'bc_mult_448_add_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_517ns_517ns_517_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_533ns_533ns_533_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_549ns_549ns_549_2_1' to 'bc_mult_448_add_5ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_565ns_565ns_565_2_1' to 'bc_mult_448_add_5jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_581ns_581ns_581_2_1' to 'bc_mult_448_add_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_597ns_597ns_597_2_1' to 'bc_mult_448_add_5lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_613ns_613ns_613_2_1' to 'bc_mult_448_add_6mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_629ns_629ns_629_2_1' to 'bc_mult_448_add_6ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_645ns_645ns_645_2_1' to 'bc_mult_448_add_6ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_661ns_661ns_661_2_1' to 'bc_mult_448_add_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_677ns_677ns_677_2_1' to 'bc_mult_448_add_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_693ns_693ns_693_2_1' to 'bc_mult_448_add_6rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_709ns_709ns_709_2_1' to 'bc_mult_448_add_7sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_725ns_725ns_725_2_1' to 'bc_mult_448_add_7tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_741ns_741ns_741_2_1' to 'bc_mult_448_add_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_757ns_757ns_757_2_1' to 'bc_mult_448_add_7vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_773ns_773ns_773_2_1' to 'bc_mult_448_add_7wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_789ns_789ns_789_2_1' to 'bc_mult_448_add_7xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_805ns_805ns_805_2_1' to 'bc_mult_448_add_8yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_821ns_821ns_821_2_1' to 'bc_mult_448_add_8zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_837ns_837ns_837_2_1' to 'bc_mult_448_add_8Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_853ns_853ns_853_2_1' to 'bc_mult_448_add_8Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_869ns_869ns_869_2_1' to 'bc_mult_448_add_8CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_885ns_885ns_885_2_1' to 'bc_mult_448_add_8DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_896_1_1' to 'bc_mult_448_mux_2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_448_mul_mGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16s_16s_16_1_1' to 'bc_mult_448_mul_mHfu' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 25989 from HDL expression: ((1'b1 == ap_CS_fsm_state19) & (icmp_ln51_fu_1916_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8CeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mGfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2bkb': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 2.672 seconds; current allocated memory: 144.259 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4cud_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4eOg_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5fYi_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5ibs_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5jbC_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5kbM_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5lbW_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6mb6_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ncg_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ocq_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6pcA_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6qcK_AddSubnS_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6rcU_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7sc4_AddSubnS_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7tde_AddSubnS_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7udo_AddSubnS_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7vdy_AddSubnS_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7wdI_AddSubnS_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7xdS_AddSubnS_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8yd2_AddSubnS_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8zec_AddSubnS_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Aem_AddSubnS_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Bew_AddSubnS_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8CeG_AddSubnS_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8DeQ_AddSubnS_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Ffa_AddSubnS_28'
INFO: [RTMG 210-278] Implementing memory 'bc_mult_448_bi_V_ram (RAM_T2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 214.555 ; gain = 123.184
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 42.281 seconds; peak allocated memory: 144.259 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 170.906 ; gain = 79.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 170.906 ; gain = 79.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 170.906 ; gain = 79.555
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:35: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 170.906 ; gain = 79.555
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:40) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:33) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:42) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:52) in function 'bc_mult_448' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 192.355 ; gain = 101.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 196.148 ; gain = 104.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.079 seconds; current allocated memory: 135.447 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.976 seconds; current allocated memory: 137.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_16_1_1' to 'bc_mult_448_mux_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_448_1_1' to 'bc_mult_448_mux_2cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_453ns_453ns_453_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_469ns_469ns_469_2_1' to 'bc_mult_448_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_485ns_485ns_485_2_1' to 'bc_mult_448_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_501ns_501ns_501_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_517ns_517ns_517_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_533ns_533ns_533_2_1' to 'bc_mult_448_add_5ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_549ns_549ns_549_2_1' to 'bc_mult_448_add_5jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_565ns_565ns_565_2_1' to 'bc_mult_448_add_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_581ns_581ns_581_2_1' to 'bc_mult_448_add_5lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_597ns_597ns_597_2_1' to 'bc_mult_448_add_5mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_613ns_613ns_613_2_1' to 'bc_mult_448_add_6ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_629ns_629ns_629_2_1' to 'bc_mult_448_add_6ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_645ns_645ns_645_2_1' to 'bc_mult_448_add_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_661ns_661ns_661_2_1' to 'bc_mult_448_add_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_677ns_677ns_677_2_1' to 'bc_mult_448_add_6rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_693ns_693ns_693_2_1' to 'bc_mult_448_add_6sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_709ns_709ns_709_2_1' to 'bc_mult_448_add_7tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_725ns_725ns_725_2_1' to 'bc_mult_448_add_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_741ns_741ns_741_2_1' to 'bc_mult_448_add_7vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_757ns_757ns_757_2_1' to 'bc_mult_448_add_7wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_773ns_773ns_773_2_1' to 'bc_mult_448_add_7xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_789ns_789ns_789_2_1' to 'bc_mult_448_add_7yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_805ns_805ns_805_2_1' to 'bc_mult_448_add_8zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_821ns_821ns_821_2_1' to 'bc_mult_448_add_8Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_837ns_837ns_837_2_1' to 'bc_mult_448_add_8Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_853ns_853ns_853_2_1' to 'bc_mult_448_add_8CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_869ns_869ns_869_2_1' to 'bc_mult_448_add_8DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_885ns_885ns_885_2_1' to 'bc_mult_448_add_8Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_896_1_1' to 'bc_mult_448_mux_2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_448_mul_mHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16s_16s_16_1_1' to 'bc_mult_448_mul_mIfE' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 25989 from HDL expression: ((1'b1 == ap_CS_fsm_state5) & (icmp_ln51_fu_1641_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8CeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mIfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2cud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 3.386 seconds; current allocated memory: 143.298 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ncg_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ocq_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6pcA_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6qcK_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6rcU_AddSubnS_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6sc4_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7tde_AddSubnS_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7udo_AddSubnS_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7vdy_AddSubnS_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7wdI_AddSubnS_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7xdS_AddSubnS_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7yd2_AddSubnS_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8zec_AddSubnS_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Aem_AddSubnS_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Bew_AddSubnS_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8CeG_AddSubnS_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8DeQ_AddSubnS_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Ee0_AddSubnS_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Gfk_AddSubnS_28'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:56 . Memory (MB): peak = 212.578 ; gain = 121.227
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 55.834 seconds; peak allocated memory: 143.298 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 170.562 ; gain = 74.891
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 170.562 ; gain = 74.891
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 170.562 ; gain = 74.891
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:35: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 170.562 ; gain = 74.891
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:40) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:33) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:42) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:52) in function 'bc_mult_448' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 193.059 ; gain = 97.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:37 . Memory (MB): peak = 196.918 ; gain = 101.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.749 seconds; current allocated memory: 135.447 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 137.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_16_1_1' to 'bc_mult_448_mux_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_448_1_1' to 'bc_mult_448_mux_2cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_453ns_453ns_453_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_469ns_469ns_469_2_1' to 'bc_mult_448_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_485ns_485ns_485_2_1' to 'bc_mult_448_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_501ns_501ns_501_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_517ns_517ns_517_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_533ns_533ns_533_2_1' to 'bc_mult_448_add_5ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_549ns_549ns_549_2_1' to 'bc_mult_448_add_5jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_565ns_565ns_565_2_1' to 'bc_mult_448_add_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_581ns_581ns_581_2_1' to 'bc_mult_448_add_5lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_597ns_597ns_597_2_1' to 'bc_mult_448_add_5mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_613ns_613ns_613_2_1' to 'bc_mult_448_add_6ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_629ns_629ns_629_2_1' to 'bc_mult_448_add_6ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_645ns_645ns_645_2_1' to 'bc_mult_448_add_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_661ns_661ns_661_2_1' to 'bc_mult_448_add_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_677ns_677ns_677_2_1' to 'bc_mult_448_add_6rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_693ns_693ns_693_2_1' to 'bc_mult_448_add_6sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_709ns_709ns_709_2_1' to 'bc_mult_448_add_7tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_725ns_725ns_725_2_1' to 'bc_mult_448_add_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_741ns_741ns_741_2_1' to 'bc_mult_448_add_7vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_757ns_757ns_757_2_1' to 'bc_mult_448_add_7wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_773ns_773ns_773_2_1' to 'bc_mult_448_add_7xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_789ns_789ns_789_2_1' to 'bc_mult_448_add_7yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_805ns_805ns_805_2_1' to 'bc_mult_448_add_8zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_821ns_821ns_821_2_1' to 'bc_mult_448_add_8Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_837ns_837ns_837_2_1' to 'bc_mult_448_add_8Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_853ns_853ns_853_2_1' to 'bc_mult_448_add_8CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_869ns_869ns_869_2_1' to 'bc_mult_448_add_8DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_885ns_885ns_885_2_1' to 'bc_mult_448_add_8Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_896_1_1' to 'bc_mult_448_mux_2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_448_mul_mHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16s_16s_16_1_1' to 'bc_mult_448_mul_mIfE' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 25989 from HDL expression: ((1'b1 == ap_CS_fsm_state5) & (icmp_ln51_fu_1641_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8CeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mIfE': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2cud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 3.641 seconds; current allocated memory: 143.298 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ncg_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ocq_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6pcA_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6qcK_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6rcU_AddSubnS_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6sc4_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7tde_AddSubnS_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7udo_AddSubnS_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7vdy_AddSubnS_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7wdI_AddSubnS_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7xdS_AddSubnS_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7yd2_AddSubnS_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8zec_AddSubnS_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Aem_AddSubnS_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Bew_AddSubnS_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8CeG_AddSubnS_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8DeQ_AddSubnS_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Ee0_AddSubnS_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Gfk_AddSubnS_28'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 211.961 ; gain = 116.289
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 55.445 seconds; peak allocated memory: 143.298 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 170.922 ; gain = 79.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 170.922 ; gain = 79.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 170.922 ; gain = 79.609
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:35: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 170.922 ; gain = 79.609
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:40) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:33) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:42) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:52) in function 'bc_mult_448' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:20) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 195.383 ; gain = 104.070
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:54 . Memory (MB): peak = 205.684 ; gain = 114.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.559 seconds; current allocated memory: 154.321 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.119 seconds; current allocated memory: 161.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_16_1_1' to 'bc_mult_448_mux_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_448_1_1' to 'bc_mult_448_mux_2cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_453ns_453ns_453_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_469ns_469ns_469_2_1' to 'bc_mult_448_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_485ns_485ns_485_2_1' to 'bc_mult_448_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_501ns_501ns_501_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_517ns_517ns_517_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_533ns_533ns_533_2_1' to 'bc_mult_448_add_5ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_549ns_549ns_549_2_1' to 'bc_mult_448_add_5jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_565ns_565ns_565_2_1' to 'bc_mult_448_add_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_581ns_581ns_581_2_1' to 'bc_mult_448_add_5lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_597ns_597ns_597_2_1' to 'bc_mult_448_add_5mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_613ns_613ns_613_2_1' to 'bc_mult_448_add_6ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_629ns_629ns_629_2_1' to 'bc_mult_448_add_6ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_645ns_645ns_645_2_1' to 'bc_mult_448_add_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_661ns_661ns_661_2_1' to 'bc_mult_448_add_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_677ns_677ns_677_2_1' to 'bc_mult_448_add_6rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_693ns_693ns_693_2_1' to 'bc_mult_448_add_6sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_709ns_709ns_709_2_1' to 'bc_mult_448_add_7tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_725ns_725ns_725_2_1' to 'bc_mult_448_add_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_741ns_741ns_741_2_1' to 'bc_mult_448_add_7vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_757ns_757ns_757_2_1' to 'bc_mult_448_add_7wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_773ns_773ns_773_2_1' to 'bc_mult_448_add_7xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_789ns_789ns_789_2_1' to 'bc_mult_448_add_7yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_805ns_805ns_805_2_1' to 'bc_mult_448_add_8zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_821ns_821ns_821_2_1' to 'bc_mult_448_add_8Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_837ns_837ns_837_2_1' to 'bc_mult_448_add_8Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_853ns_853ns_853_2_1' to 'bc_mult_448_add_8CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_869ns_869ns_869_2_1' to 'bc_mult_448_add_8DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_885ns_885ns_885_2_1' to 'bc_mult_448_add_8Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_896_1_1' to 'bc_mult_448_mux_2Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_448_mul_mHfu' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 25989 from HDL expression: ((1'b1 == ap_CS_fsm_state5) & (icmp_ln51_fu_8627_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8CeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Gfk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mHfu': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2cud': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 7.705 seconds; current allocated memory: 173.405 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ncg_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ocq_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6pcA_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6qcK_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6rcU_AddSubnS_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6sc4_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7tde_AddSubnS_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7udo_AddSubnS_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7vdy_AddSubnS_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7wdI_AddSubnS_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7xdS_AddSubnS_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7yd2_AddSubnS_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8zec_AddSubnS_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Aem_AddSubnS_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Bew_AddSubnS_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8CeG_AddSubnS_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8DeQ_AddSubnS_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Ee0_AddSubnS_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Gfk_AddSubnS_28'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:01:32 . Memory (MB): peak = 275.207 ; gain = 183.895
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 91.945 seconds; peak allocated memory: 173.405 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from koa_mult/koa.cpp:1:
koa_mult/koa.cpp:44:31: error: expected ';' at end of declaration
 digit_34 temp = (ai[j]*bi[i])
                              ^
                              ;
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 171.000 ; gain = 79.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 171.000 ; gain = 79.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 171.000 ; gain = 79.633
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:35: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 171.000 ; gain = 79.633
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:40) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:33) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:42) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:53) in function 'bc_mult_448' completely with a factor of 28.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:20) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'bi.V' (koa_mult/koa.cpp:21) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 194.461 ; gain = 103.094
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:01:02 . Memory (MB): peak = 205.082 ; gain = 113.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.26 seconds; current allocated memory: 155.267 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bi_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.786 seconds; current allocated memory: 162.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_448_1_1' to 'bc_mult_448_mux_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_453ns_453ns_453_2_1' to 'bc_mult_448_add_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_469ns_469ns_469_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_485ns_485ns_485_2_1' to 'bc_mult_448_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_501ns_501ns_501_2_1' to 'bc_mult_448_add_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_517ns_517ns_517_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_533ns_533ns_533_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_549ns_549ns_549_2_1' to 'bc_mult_448_add_5ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_565ns_565ns_565_2_1' to 'bc_mult_448_add_5jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_581ns_581ns_581_2_1' to 'bc_mult_448_add_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_597ns_597ns_597_2_1' to 'bc_mult_448_add_5lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_613ns_613ns_613_2_1' to 'bc_mult_448_add_6mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_629ns_629ns_629_2_1' to 'bc_mult_448_add_6ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_645ns_645ns_645_2_1' to 'bc_mult_448_add_6ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_661ns_661ns_661_2_1' to 'bc_mult_448_add_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_677ns_677ns_677_2_1' to 'bc_mult_448_add_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_693ns_693ns_693_2_1' to 'bc_mult_448_add_6rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_709ns_709ns_709_2_1' to 'bc_mult_448_add_7sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_725ns_725ns_725_2_1' to 'bc_mult_448_add_7tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_741ns_741ns_741_2_1' to 'bc_mult_448_add_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_757ns_757ns_757_2_1' to 'bc_mult_448_add_7vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_773ns_773ns_773_2_1' to 'bc_mult_448_add_7wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_789ns_789ns_789_2_1' to 'bc_mult_448_add_7xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_805ns_805ns_805_2_1' to 'bc_mult_448_add_8yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_821ns_821ns_821_2_1' to 'bc_mult_448_add_8zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_837ns_837ns_837_2_1' to 'bc_mult_448_add_8Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_853ns_853ns_853_2_1' to 'bc_mult_448_add_8Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_869ns_869ns_869_2_1' to 'bc_mult_448_add_8CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_885ns_885ns_885_2_1' to 'bc_mult_448_add_8DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_896_1_1' to 'bc_mult_448_mux_2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_448_mul_mGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16s_16s_16_1_1' to 'bc_mult_448_mul_mHfu' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 25989 from HDL expression: ((icmp_ln52_fu_9158_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8CeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mGfk': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2bkb': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 8.712 seconds; current allocated memory: 175.080 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4cud_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4eOg_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5fYi_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5ibs_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5jbC_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5kbM_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5lbW_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6mb6_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ncg_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ocq_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6pcA_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6qcK_AddSubnS_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6rcU_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7sc4_AddSubnS_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7tde_AddSubnS_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7udo_AddSubnS_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7vdy_AddSubnS_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7wdI_AddSubnS_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7xdS_AddSubnS_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8yd2_AddSubnS_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8zec_AddSubnS_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Aem_AddSubnS_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Bew_AddSubnS_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8CeG_AddSubnS_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8DeQ_AddSubnS_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Ffa_AddSubnS_28'
INFO: [RTMG 210-278] Implementing memory 'bc_mult_448_bi_V_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:44 . Memory (MB): peak = 278.098 ; gain = 186.730
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 104.321 seconds; peak allocated memory: 175.080 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 171.512 ; gain = 80.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 171.512 ; gain = 80.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 171.512 ; gain = 80.215
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:35: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 171.512 ; gain = 80.215
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:40) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:33) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:42) in function 'bc_mult_448' completely with a factor of 28.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:53) in function 'bc_mult_448' completely with a factor of 28.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:20) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'bi.V' (koa_mult/koa.cpp:21) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:22) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:19) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 196.223 ; gain = 104.926
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:44 . Memory (MB): peak = 205.281 ; gain = 113.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.997 seconds; current allocated memory: 155.269 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bi_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.89 seconds; current allocated memory: 162.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_448_1_1' to 'bc_mult_448_mux_2bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_453ns_453ns_453_2_1' to 'bc_mult_448_add_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_469ns_469ns_469_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_485ns_485ns_485_2_1' to 'bc_mult_448_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_501ns_501ns_501_2_1' to 'bc_mult_448_add_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_517ns_517ns_517_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_533ns_533ns_533_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_549ns_549ns_549_2_1' to 'bc_mult_448_add_5ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_565ns_565ns_565_2_1' to 'bc_mult_448_add_5jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_581ns_581ns_581_2_1' to 'bc_mult_448_add_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_597ns_597ns_597_2_1' to 'bc_mult_448_add_5lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_613ns_613ns_613_2_1' to 'bc_mult_448_add_6mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_629ns_629ns_629_2_1' to 'bc_mult_448_add_6ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_645ns_645ns_645_2_1' to 'bc_mult_448_add_6ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_661ns_661ns_661_2_1' to 'bc_mult_448_add_6pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_677ns_677ns_677_2_1' to 'bc_mult_448_add_6qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_693ns_693ns_693_2_1' to 'bc_mult_448_add_6rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_709ns_709ns_709_2_1' to 'bc_mult_448_add_7sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_725ns_725ns_725_2_1' to 'bc_mult_448_add_7tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_741ns_741ns_741_2_1' to 'bc_mult_448_add_7udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_757ns_757ns_757_2_1' to 'bc_mult_448_add_7vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_773ns_773ns_773_2_1' to 'bc_mult_448_add_7wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_789ns_789ns_789_2_1' to 'bc_mult_448_add_7xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_805ns_805ns_805_2_1' to 'bc_mult_448_add_8yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_821ns_821ns_821_2_1' to 'bc_mult_448_add_8zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_837ns_837ns_837_2_1' to 'bc_mult_448_add_8Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_853ns_853ns_853_2_1' to 'bc_mult_448_add_8Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_869ns_869ns_869_2_1' to 'bc_mult_448_add_8CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_885ns_885ns_885_2_1' to 'bc_mult_448_add_8DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_285_896_1_1' to 'bc_mult_448_mux_2Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_448_mul_mGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16s_16s_16_1_1' to 'bc_mult_448_mul_mHfu' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 25989 from HDL expression: ((icmp_ln52_fu_9154_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Aem': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Bew': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8CeG': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8DeQ': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8Ffa': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8yd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8zec': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mGfk': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_mHfu': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2Ee0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_2bkb': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 5.509 seconds; current allocated memory: 175.082 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4cud_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4eOg_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5fYi_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5ibs_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5jbC_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5kbM_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5lbW_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6mb6_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ncg_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ocq_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6pcA_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6qcK_AddSubnS_14'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6rcU_AddSubnS_15'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7sc4_AddSubnS_16'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7tde_AddSubnS_17'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7udo_AddSubnS_18'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7vdy_AddSubnS_19'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7wdI_AddSubnS_20'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7xdS_AddSubnS_21'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8yd2_AddSubnS_22'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8zec_AddSubnS_23'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Aem_AddSubnS_24'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Bew_AddSubnS_25'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8CeG_AddSubnS_26'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8DeQ_AddSubnS_27'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8Ffa_AddSubnS_28'
INFO: [RTMG 210-278] Implementing memory 'bc_mult_448_bi_V_ram (RAM_1P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:11 . Memory (MB): peak = 278.809 ; gain = 187.512
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 71.582 seconds; peak allocated memory: 175.082 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 170.551 ; gain = 79.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 170.551 ; gain = 79.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 170.551 ; gain = 79.254
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:37: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 170.551 ; gain = 79.254
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:42) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:35) in function 'bc_mult_448' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:44) in function 'bc_mult_448' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:55) in function 'bc_mult_448' completely with a factor of 15.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:22) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:21) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:21) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 189.449 ; gain = 98.152
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 192.883 ; gain = 101.586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.464 seconds; current allocated memory: 137.835 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bi_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.272 seconds; current allocated memory: 140.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_154_448_1_1' to 'bc_mult_448_mux_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_452ns_452ns_452_2_1' to 'bc_mult_448_add_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_484ns_484ns_484_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_516ns_516ns_516_2_1' to 'bc_mult_448_add_5eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_548ns_548ns_548_2_1' to 'bc_mult_448_add_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_580ns_580ns_580_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_612ns_612ns_612_2_1' to 'bc_mult_448_add_6hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_644ns_644ns_644_2_1' to 'bc_mult_448_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_676ns_676ns_676_2_1' to 'bc_mult_448_add_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_708ns_708ns_708_2_1' to 'bc_mult_448_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_740ns_740ns_740_2_1' to 'bc_mult_448_add_7lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_772ns_772ns_772_2_1' to 'bc_mult_448_add_7mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_804ns_804ns_804_2_1' to 'bc_mult_448_add_8ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_836ns_836ns_836_2_1' to 'bc_mult_448_add_8ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_868ns_868ns_868_2_1' to 'bc_mult_448_add_8pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_154_896_1_1' to 'bc_mult_448_mux_1rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_mul_16ns_16ns_32_1_1' to 'bc_mult_448_mul_msc4' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 13444 from HDL expression: ((1'b1 == ap_CS_fsm_state20) & (icmp_ln54_fu_3046_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_msc4': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1bkb': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 3.671 seconds; current allocated memory: 144.833 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4cud_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5eOg_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5fYi_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6hbi_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ibs_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6jbC_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7kbM_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7lbW_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7mb6_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8ncg_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8ocq_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8pcA_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8qcK_AddSubnS_14'
INFO: [RTMG 210-278] Implementing memory 'bc_mult_448_bi_V_ram (RAM_1P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:00:56 . Memory (MB): peak = 218.121 ; gain = 126.824
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 56.137 seconds; peak allocated memory: 144.833 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 170.559 ; gain = 79.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 170.559 ; gain = 79.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 170.559 ; gain = 79.195
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 170.559 ; gain = 79.195
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:45) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:38) in function 'bc_mult_448' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:47) in function 'bc_mult_448' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:58) in function 'bc_mult_448' completely with a factor of 15.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:25) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:24) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 190.977 ; gain = 99.613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 194.184 ; gain = 102.820
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.812 seconds; current allocated memory: 139.360 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bi_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 141.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_154_448_1_1' to 'bc_mult_448_mux_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_452ns_452ns_452_2_1' to 'bc_mult_448_add_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_484ns_484ns_484_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_516ns_516ns_516_2_1' to 'bc_mult_448_add_5eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_548ns_548ns_548_2_1' to 'bc_mult_448_add_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_580ns_580ns_580_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_612ns_612ns_612_2_1' to 'bc_mult_448_add_6hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_644ns_644ns_644_2_1' to 'bc_mult_448_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_676ns_676ns_676_2_1' to 'bc_mult_448_add_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_708ns_708ns_708_2_1' to 'bc_mult_448_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_740ns_740ns_740_2_1' to 'bc_mult_448_add_7lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_772ns_772ns_772_2_1' to 'bc_mult_448_add_7mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_804ns_804ns_804_2_1' to 'bc_mult_448_add_8ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_836ns_836ns_836_2_1' to 'bc_mult_448_add_8ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_868ns_868ns_868_2_1' to 'bc_mult_448_add_8pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_154_896_1_1' to 'bc_mult_448_mux_1rcU' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 13444 from HDL expression: ((1'b1 == ap_CS_fsm_state20) & (icmp_ln57_fu_3119_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1bkb': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.883 seconds; current allocated memory: 146.269 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4cud_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5eOg_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5fYi_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6hbi_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ibs_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6jbC_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7kbM_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7lbW_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7mb6_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8ncg_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8ocq_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8pcA_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8qcK_AddSubnS_14'
INFO: [RTMG 210-278] Implementing memory 'bc_mult_448_bi_V_ram (RAM_1P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:47 . Memory (MB): peak = 219.238 ; gain = 127.875
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 47.471 seconds; peak allocated memory: 146.269 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 170.531 ; gain = 80.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 170.531 ; gain = 80.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 170.531 ; gain = 80.766
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 170.531 ; gain = 80.766
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:91) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:132) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:167) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:84) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:93) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:125) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:134) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:160) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:169) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:118) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:154) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:86:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (koa_mult/koa.cpp:127:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (koa_mult/koa.cpp:162:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:41 . Memory (MB): peak = 191.680 ; gain = 101.914
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:42 . Memory (MB): peak = 214.070 ; gain = 124.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.298 seconds; current allocated memory: 164.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 164.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 165.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 165.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 165.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 166.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 166.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 166.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 167.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.285 seconds; current allocated memory: 168.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 1.424 seconds; current allocated memory: 169.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 1.401 seconds; current allocated memory: 169.682 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4fYi_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:54 . Memory (MB): peak = 233.773 ; gain = 144.008
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 53.973 seconds; peak allocated memory: 169.682 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 170.840 ; gain = 73.688
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 170.840 ; gain = 73.688
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 170.840 ; gain = 73.688
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 170.840 ; gain = 73.688
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:91) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:141) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:185) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:84) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:93) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:105) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:134) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:143) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:153) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:178) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:187) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:197) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products2.V' (koa_mult/koa.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products1.V' (koa_mult/koa.cpp:123) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:73:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (koa_mult/koa.cpp:123:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (koa_mult/koa.cpp:170:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 194.340 ; gain = 97.188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 223.566 ; gain = 126.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('partial_products_5_3_write_ln190', koa_mult/koa.cpp:190) of variable 'zext_ln180_120', koa_mult/koa.cpp:190 on array 'partial_products[5].V', koa_mult/koa.cpp:170 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'partial_products_5_s'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.066 seconds; current allocated memory: 172.965 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 173.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('partial_products1_5_3_write_ln146', koa_mult/koa.cpp:146) of variable 'zext_ln180_79', koa_mult/koa.cpp:146 on array 'partial_products1[5].V', koa_mult/koa.cpp:123 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'partial_products1_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 174.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 175.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('partial_products2_5_3_write_ln96', koa_mult/koa.cpp:96) of variable 'zext_ln180_38', koa_mult/koa.cpp:96 on array 'partial_products2[5].V', koa_mult/koa.cpp:73 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'partial_products2_5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 175.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 176.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 176.870 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 177.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bc_mult_partial_products_0_s' to 'bc_mult_partial_pbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_partial_products_1_s' to 'bc_mult_partial_pcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_partial_products_2_s' to 'bc_mult_partial_pdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_partial_products_3_s' to 'bc_mult_partial_peOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_partial_products_4_s' to 'bc_mult_partial_pfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_partial_products_5_s' to 'bc_mult_partial_pg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_partial_products_6_s' to 'bc_mult_partial_phbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mibs': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 178.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bc_mult_1_partial_products1_0' to 'bc_mult_1_partialjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_1_partial_products1_1' to 'bc_mult_1_partialkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_1_partial_products1_2' to 'bc_mult_1_partiallbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_1_partial_products1_3' to 'bc_mult_1_partialmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_1_partial_products1_4' to 'bc_mult_1_partialncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_1_partial_products1_5' to 'bc_mult_1_partialocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_1_partial_products1_6' to 'bc_mult_1_partialpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_mqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mqcK': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.711 seconds; current allocated memory: 180.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bc_mult_2_partial_products2_0' to 'bc_mult_2_partialrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_2_partial_products2_1' to 'bc_mult_2_partialsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_2_partial_products2_2' to 'bc_mult_2_partialtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_2_partial_products2_3' to 'bc_mult_2_partialudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_2_partial_products2_4' to 'bc_mult_2_partialvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_2_partial_products2_5' to 'bc_mult_2_partialwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_2_partial_products2_6' to 'bc_mult_2_partialxdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mqcK': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 1.795 seconds; current allocated memory: 181.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4yd2' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4yd2': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 1.675 seconds; current allocated memory: 182.432 MB.
INFO: [RTMG 210-278] Implementing memory 'bc_mult_partial_pbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bc_mult_bi_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bc_mult_1_partialjbC_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bc_mult_1_bi1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4yd2_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:47 . Memory (MB): peak = 253.828 ; gain = 156.676
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 47.096 seconds; peak allocated memory: 182.432 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 170.391 ; gain = 79.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 170.391 ; gain = 79.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 170.391 ; gain = 79.055
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:86: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 170.391 ; gain = 79.055
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:91) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:141) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:185) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:84) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:93) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:105) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:134) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:143) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:153) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:178) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:187) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:197) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:76) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products2.V' (koa_mult/koa.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products1.V' (koa_mult/koa.cpp:123) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:171) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:170) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:173) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products2.V' (koa_mult/koa.cpp:73) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products1.V' (koa_mult/koa.cpp:123) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:170) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:77:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (koa_mult/koa.cpp:127:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (koa_mult/koa.cpp:172:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:34 . Memory (MB): peak = 194.793 ; gain = 103.457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 223.711 ; gain = 132.375
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.676 seconds; current allocated memory: 173.114 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 173.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 174.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 175.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 175.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 176.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 176.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 176.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_129_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mcud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 178.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_137_1_1' to 'koa_mult_h1_mux_7dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_meOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 1.536 seconds; current allocated memory: 179.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_meOg': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7dEe': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 1.374 seconds; current allocated memory: 181.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4fYi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4fYi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 1.333 seconds; current allocated memory: 181.985 MB.
INFO: [RTMG 210-278] Implementing memory 'bc_mult_bi_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bc_mult_1_bi1_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4fYi_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 253.547 ; gain = 162.211
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 46.176 seconds; peak allocated memory: 181.985 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 170.676 ; gain = 79.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 170.676 ; gain = 79.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 170.676 ; gain = 79.281
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 170.676 ; gain = 79.281
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:44) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:38) in function 'bc_mult_448' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:46) in function 'bc_mult_448' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:57) in function 'bc_mult_448' completely with a factor of 15.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:26) in dimension 1: conflict with memory core assignment directive.
.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'bi.V' (koa_mult/koa.cpp:27) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 192.539 ; gain = 101.145
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 196.570 ; gain = 105.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.554 seconds; current allocated memory: 141.861 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'bi_V' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 144.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_154_448_1_1' to 'bc_mult_448_mux_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_452ns_452ns_452_2_1' to 'bc_mult_448_add_4cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_484ns_484ns_484_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_516ns_516ns_516_2_1' to 'bc_mult_448_add_5eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_548ns_548ns_548_2_1' to 'bc_mult_448_add_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_580ns_580ns_580_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_612ns_612ns_612_2_1' to 'bc_mult_448_add_6hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_644ns_644ns_644_2_1' to 'bc_mult_448_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_676ns_676ns_676_2_1' to 'bc_mult_448_add_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_708ns_708ns_708_2_1' to 'bc_mult_448_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_740ns_740ns_740_2_1' to 'bc_mult_448_add_7lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_772ns_772ns_772_2_1' to 'bc_mult_448_add_7mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_804ns_804ns_804_2_1' to 'bc_mult_448_add_8ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_836ns_836ns_836_2_1' to 'bc_mult_448_add_8ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_868ns_868ns_868_2_1' to 'bc_mult_448_add_8pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_154_896_1_1' to 'bc_mult_448_mux_1rcU' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 13444 from HDL expression: ((1'b1 == ap_CS_fsm_state20) & (icmp_ln56_fu_3119_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1bkb': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1rcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 1.169 seconds; current allocated memory: 148.708 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4cud_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5eOg_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5fYi_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6hbi_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ibs_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6jbC_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7kbM_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7lbW_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7mb6_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8ncg_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8ocq_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8pcA_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8qcK_AddSubnS_14'
INFO: [RTMG 210-278] Implementing memory 'bc_mult_448_bi_V_ram (RAM_1P_BRAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 221.152 ; gain = 129.758
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 37.618 seconds; peak allocated memory: 148.708 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.914 ; gain = 79.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.914 ; gain = 79.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.914 ; gain = 79.523
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 170.914 ; gain = 79.523
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:44) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:38) in function 'bc_mult_448' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:46) in function 'bc_mult_448' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:57) in function 'bc_mult_448' completely with a factor of 15.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:26) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 192.984 ; gain = 101.594
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 196.961 ; gain = 105.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.767 seconds; current allocated memory: 141.308 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 143.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_154_32_1_1' to 'bc_mult_448_mux_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_154_448_1_1' to 'bc_mult_448_mux_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_452ns_452ns_452_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_484ns_484ns_484_2_1' to 'bc_mult_448_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_516ns_516ns_516_2_1' to 'bc_mult_448_add_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_548ns_548ns_548_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_580ns_580ns_580_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_612ns_612ns_612_2_1' to 'bc_mult_448_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_644ns_644ns_644_2_1' to 'bc_mult_448_add_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_676ns_676ns_676_2_1' to 'bc_mult_448_add_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_708ns_708ns_708_2_1' to 'bc_mult_448_add_7lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_740ns_740ns_740_2_1' to 'bc_mult_448_add_7mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_772ns_772ns_772_2_1' to 'bc_mult_448_add_7ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_804ns_804ns_804_2_1' to 'bc_mult_448_add_8ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_836ns_836ns_836_2_1' to 'bc_mult_448_add_8pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_868ns_868ns_868_2_1' to 'bc_mult_448_add_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_154_896_1_1' to 'bc_mult_448_mux_1sc4' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 13444 from HDL expression: ((1'b1 == ap_CS_fsm_state5) & (icmp_ln56_fu_2967_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8rcU': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1cud': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1sc4': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 148.013 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7ncg_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8ocq_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8pcA_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8qcK_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8rcU_AddSubnS_14'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 220.758 ; gain = 129.367
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 20.157 seconds; peak allocated memory: 148.013 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 171.066 ; gain = 79.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 171.066 ; gain = 79.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.066 ; gain = 79.703
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:89: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.066 ; gain = 79.703
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:94) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb12' (koa_mult/koa.cpp:146) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:192) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:87) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:96) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:108) in function 'bc_mult_2' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb11' (koa_mult/koa.cpp:139) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb13' (koa_mult/koa.cpp:148) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:158) in function 'bc_mult_1' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:185) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:194) in function 'bc_mult' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:204) in function 'bc_mult' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'ai2.V' (koa_mult/koa.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi2.V' (koa_mult/koa.cpp:78) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products2.V' (koa_mult/koa.cpp:74) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum2.V' (koa_mult/koa.cpp:79) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai1.V' (koa_mult/koa.cpp:129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi1.V' (koa_mult/koa.cpp:130) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products1.V' (koa_mult/koa.cpp:126) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum1.V' (koa_mult/koa.cpp:131) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:176) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:177) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:175) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products2.V' (koa_mult/koa.cpp:74) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products1.V' (koa_mult/koa.cpp:126) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:175) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:89:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (koa_mult/koa.cpp:141:29)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (koa_mult/koa.cpp:187:28)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 194.445 ; gain = 103.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 223.410 ; gain = 132.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.672 seconds; current allocated memory: 172.638 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 173.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 173.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 174.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 175.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 176.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 176.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 176.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_16_1_1' to 'koa_mult_h1_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_129_1_1' to 'koa_mult_h1_mux_7cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_16ns_16ns_32_1_1' to 'koa_mult_h1_mul_mdEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mdEe': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7cud': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 177.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_17_1_1' to 'koa_mult_h1_mux_7eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_73_137_1_1' to 'koa_mult_h1_mux_7fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_mul_17ns_17ns_34_1_1' to 'koa_mult_h1_mul_mg8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mg8j': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7fYi': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 179.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_mg8j': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_7fYi': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.666 seconds; current allocated memory: 180.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450s_450_2_1' to 'koa_mult_h1_add_4hbi' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4hbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 181.151 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4hbi_AddSubnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 251.613 ; gain = 160.250
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 20.45 seconds; peak allocated memory: 181.151 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.738 ; gain = 79.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.738 ; gain = 79.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 170.738 ; gain = 79.414
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 170.738 ; gain = 79.414
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:44) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:38) in function 'bc_mult_448' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:46) in function 'bc_mult_448' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:57) in function 'bc_mult_448' completely with a factor of 15.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:26) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (koa_mult/koa.cpp:23)...14 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 212.781 ; gain = 121.457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 220.727 ; gain = 129.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.496 seconds; current allocated memory: 162.143 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 164.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_154_32_1_1' to 'bc_mult_448_mux_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_154_448_1_1' to 'bc_mult_448_mux_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_452ns_452ns_452_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_484ns_484ns_484_2_1' to 'bc_mult_448_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_516ns_516ns_516_2_1' to 'bc_mult_448_add_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_548ns_548ns_548_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_580ns_580ns_580_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_612ns_612ns_612_2_1' to 'bc_mult_448_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_644ns_644ns_644_2_1' to 'bc_mult_448_add_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_676ns_676ns_676_2_1' to 'bc_mult_448_add_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_708ns_708ns_708_2_1' to 'bc_mult_448_add_7lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_740ns_740ns_740_2_1' to 'bc_mult_448_add_7mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_772ns_772ns_772_2_1' to 'bc_mult_448_add_7ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_804ns_804ns_804_2_1' to 'bc_mult_448_add_8ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_836ns_836ns_836_2_1' to 'bc_mult_448_add_8pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_868ns_868ns_868_2_1' to 'bc_mult_448_add_8qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_896ns_896ns_896_2_1' to 'bc_mult_448_add_8rcU' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 15093 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7ncg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8ocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8qcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8rcU': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1cud': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.977 seconds; current allocated memory: 168.991 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7ncg_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8ocq_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8pcA_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8qcK_AddSubnS_13'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8rcU_AddSubnS_14'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 242.312 ; gain = 150.988
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 21.104 seconds; peak allocated memory: 168.991 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 171.852 ; gain = 80.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 171.852 ; gain = 80.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.852 ; gain = 80.496
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.852 ; gain = 80.496
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:44) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:38) in function 'bc_mult_448' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:46) in function 'bc_mult_448' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:58) in function 'bc_mult_448' completely with a factor of 14.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:26) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (koa_mult/koa.cpp:23)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 210.832 ; gain = 119.477
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 217.145 ; gain = 125.789
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.792 seconds; current allocated memory: 159.905 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 162.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_144_32_1_1' to 'bc_mult_448_mux_1bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_144_448_1_1' to 'bc_mult_448_mux_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_452ns_452ns_452_2_1' to 'bc_mult_448_add_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_484ns_484ns_484_2_1' to 'bc_mult_448_add_4eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_516ns_516ns_516_2_1' to 'bc_mult_448_add_5fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_548ns_548ns_548_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_580ns_580ns_580_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_612ns_612ns_612_2_1' to 'bc_mult_448_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_644ns_644ns_644_2_1' to 'bc_mult_448_add_6jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_676ns_676ns_676_2_1' to 'bc_mult_448_add_6kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_708ns_708ns_708_2_1' to 'bc_mult_448_add_7lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_740ns_740ns_740_2_1' to 'bc_mult_448_add_7mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_772ns_772ns_772_2_1' to 'bc_mult_448_add_7ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_804ns_804ns_804_2_1' to 'bc_mult_448_add_8ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_836ns_836ns_836_2_1' to 'bc_mult_448_add_8pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_868ns_868ns_868_2_1' to 'bc_mult_448_add_8qcK' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 13397 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5fYi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6jbC': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7mb6': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8pcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8qcK': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_1cud': 14 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.909 seconds; current allocated memory: 166.405 MB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4dEe_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4eOg_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5fYi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ibs_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6jbC_AddSubnS_6'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6kbM_AddSubnS_7'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7lbW_AddSubnS_8'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7mb6_AddSubnS_9'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7ncg_AddSubnS_10'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8ocq_AddSubnS_11'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8pcA_AddSubnS_12'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8qcK_AddSubnS_13'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 238.660 ; gain = 147.305
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 20.114 seconds; peak allocated memory: 166.405 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 170.703 ; gain = 79.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 170.703 ; gain = 79.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 170.703 ; gain = 79.332
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:40: variable-indexed range selection may cause suboptimal QoR.
WARNING: [SYNCHK 200-62] koa_mult/koa.cpp:67: warning: out of bound array access on variable 'sum.V'.
INFO: [SYNCHK 200-10] 0 error(s), 2 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 170.703 ; gain = 79.332
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:44) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:38) in function 'bc_mult_448' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:46) in function 'bc_mult_448' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:58) in function 'bc_mult_448' completely with a factor of 8.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:26) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 209.273 ; gain = 117.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 216.133 ; gain = 124.762
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.616 seconds; current allocated memory: 152.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 152.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'bc_mult_448/a_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'bc_mult_448/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'bc_mult_448/c_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 152.677 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 216.133 ; gain = 124.762
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 15.382 seconds; peak allocated memory: 152.677 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.758 ; gain = 79.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.758 ; gain = 79.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.758 ; gain = 79.402
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.758 ; gain = 79.402
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:44) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:38) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:46) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:58) in function 'bc_mult_448' completely with a factor of 7.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:26) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:27) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (koa_mult/koa.cpp:23)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 200.898 ; gain = 109.543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 206.582 ; gain = 115.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.003 seconds; current allocated memory: 146.926 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 147.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_73_64_1_1' to 'bc_mult_448_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_64ns_64ns_128_5_1' to 'bc_mult_448_mul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_64s_64s_64_5_1' to 'bc_mult_448_mul_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_73_448_1_1' to 'bc_mult_448_mux_7eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_451ns_451ns_451_2_1' to 'bc_mult_448_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_515ns_515ns_515_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_579ns_579ns_579_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_643ns_643ns_643_2_1' to 'bc_mult_448_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_707ns_707ns_707_2_1' to 'bc_mult_448_add_7jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_771ns_771ns_771_2_1' to 'bc_mult_448_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_835ns_835ns_835_2_1' to 'bc_mult_448_add_8lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_6cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_7eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 149.617 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'bc_mult_448_mul_6cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'bc_mult_448_mul_6dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8lbW_AddSubnS_6'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 213.098 ; gain = 121.742
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 16.361 seconds; peak allocated memory: 149.617 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from koa_mult/koa.cpp:1:
koa_mult/koa.cpp:41:28: error: expected ';' after expression
  bi[i] = ((ap_uint<512>)a)b.range(i*128 +128 -1,i*128);
                           ^
                           ;
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.609 ; gain = 79.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 170.609 ; gain = 79.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.609 ; gain = 79.273
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:42: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 170.609 ; gain = 79.273
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:46) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:40) in function 'bc_mult_448' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:48) in function 'bc_mult_448' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:60) in function 'bc_mult_448' completely with a factor of 4.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:28) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:30) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:25) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (koa_mult/koa.cpp:23)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 196.301 ; gain = 104.965
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 202.117 ; gain = 110.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.419 seconds; current allocated memory: 142.494 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 143.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/ta_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/tb_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_42_128_1_1' to 'bc_mult_448_mux_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_128ns_128ns_256_5_1' to 'bc_mult_448_mul_1cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_128ns_128ns_192_5_1' to 'bc_mult_448_mul_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_64s_64s_64_5_1' to 'bc_mult_448_mul_6eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_42_448_1_1' to 'bc_mult_448_mux_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_450ns_450ns_450_2_1' to 'bc_mult_448_add_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_578ns_578ns_578_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_706ns_706ns_706_2_1' to 'bc_mult_448_add_7ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_834ns_834ns_834_2_1' to 'bc_mult_448_add_8jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_579ns_579ns_579_2_1' to 'bc_mult_448_add_5kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_835ns_835ns_835_2_1' to 'bc_mult_448_add_8lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 5400 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_1cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_1dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_6eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_4bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_4fYi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 144.058 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'bc_mult_448_mul_1cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'bc_mult_448_mul_1dEe_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'bc_mult_448_mul_6eOg_MulnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4g8j_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7ibs_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8jbC_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5kbM_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8lbW_AddSubnS_5'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 205.156 ; gain = 113.820
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 16.328 seconds; peak allocated memory: 144.058 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.160 ; gain = 79.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.160 ; gain = 79.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 171.160 ; gain = 79.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 171.160 ; gain = 79.867
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 196.887 ; gain = 105.594
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 204.020 ; gain = 112.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.777 seconds; current allocated memory: 142.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 142.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mult/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mult/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mult/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mult_mul_128ns_128ns_256_5_1' to 'mult_mul_128ns_12bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mult_mul_128ns_12bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 142.892 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mult_mul_128ns_12bkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 204.020 ; gain = 112.727
INFO: [VHDL 208-304] Generating VHDL RTL for mult.
INFO: [VLOG 209-307] Generating Verilog RTL for mult.
INFO: [HLS 200-112] Total elapsed time: 16.648 seconds; peak allocated memory: 142.892 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 171.598 ; gain = 80.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 171.598 ; gain = 80.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.598 ; gain = 80.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.598 ; gain = 80.266
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 198.332 ; gain = 107.000
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 205.770 ; gain = 114.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mult' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.716 seconds; current allocated memory: 144.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 144.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mult/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mult/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mult/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mult' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mult_mul_64ns_64ns_128_5_1' to 'mult_mul_64ns_64nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mult_mul_64ns_64nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mult'.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 144.426 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mult_mul_64ns_64nbkb_MulnS_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 205.770 ; gain = 114.438
INFO: [VHDL 208-304] Generating VHDL RTL for mult.
INFO: [VLOG 209-307] Generating Verilog RTL for mult.
INFO: [HLS 200-112] Total elapsed time: 15.595 seconds; peak allocated memory: 144.426 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 171.387 ; gain = 80.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 171.387 ; gain = 80.047
INFO: [HLS 200-10] Starting code transformations ...
ERROR: [SYNCHK 200-79] Cannot find the top function 'mult' in the design. Possible causes are: (1) the top function name is misspelled; (2) the top function is nonexistent or declared as static.
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.773 ; gain = 79.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.773 ; gain = 79.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 170.773 ; gain = 79.352
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 170.773 ; gain = 79.352
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:45) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:39) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:47) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:59) in function 'bc_mult_448' completely with a factor of 7.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:27) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:26) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (koa_mult/koa.cpp:24)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 201.547 ; gain = 110.125
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 206.699 ; gain = 115.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.759 seconds; current allocated memory: 147.004 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 147.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_73_64_1_1' to 'bc_mult_448_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_64ns_64ns_128_5_1' to 'bc_mult_448_mul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_64s_64s_64_5_1' to 'bc_mult_448_mul_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_73_448_1_1' to 'bc_mult_448_mux_7eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_451ns_451ns_451_2_1' to 'bc_mult_448_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_515ns_515ns_515_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_579ns_579ns_579_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_643ns_643ns_643_2_1' to 'bc_mult_448_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_707ns_707ns_707_2_1' to 'bc_mult_448_add_7jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_771ns_771ns_771_2_1' to 'bc_mult_448_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_835ns_835ns_835_2_1' to 'bc_mult_448_add_8lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_6cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_7eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 149.664 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'bc_mult_448_mul_6cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'bc_mult_448_mul_6dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8lbW_AddSubnS_6'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 213.273 ; gain = 121.852
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 18.241 seconds; peak allocated memory: 149.664 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 171.535 ; gain = 80.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 171.535 ; gain = 80.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.535 ; gain = 80.207
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 171.535 ; gain = 80.207
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:45) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:39) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:47) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:59) in function 'bc_mult_448' completely with a factor of 7.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:27) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:26) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (koa_mult/koa.cpp:24)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 200.836 ; gain = 109.508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 206.008 ; gain = 114.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.222 seconds; current allocated memory: 146.926 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 147.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_73_64_1_1' to 'bc_mult_448_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_64ns_64ns_128_5_1' to 'bc_mult_448_mul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_64s_64s_64_5_1' to 'bc_mult_448_mul_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_73_448_1_1' to 'bc_mult_448_mux_7eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_451ns_451ns_451_2_1' to 'bc_mult_448_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_515ns_515ns_515_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_579ns_579ns_579_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_643ns_643ns_643_2_1' to 'bc_mult_448_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_707ns_707ns_707_2_1' to 'bc_mult_448_add_7jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_771ns_771ns_771_2_1' to 'bc_mult_448_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_835ns_835ns_835_2_1' to 'bc_mult_448_add_8lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_6cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_7eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 149.617 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'bc_mult_448_mul_6cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'bc_mult_448_mul_6dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8lbW_AddSubnS_6'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 213.324 ; gain = 121.996
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 17.635 seconds; peak allocated memory: 149.617 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.875 ; gain = 79.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 170.875 ; gain = 79.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 170.875 ; gain = 79.559
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:41: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 170.875 ; gain = 79.559
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb22' (koa_mult/koa.cpp:45) in function 'bc_mult_448' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb21' (koa_mult/koa.cpp:39) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loopb23' (koa_mult/koa.cpp:47) in function 'bc_mult_448' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:59) in function 'bc_mult_448' completely with a factor of 7.
WARNING: [XFORM 203-105] Ignore complete array partition directive on 'ai.V' (koa_mult/koa.cpp:27) in dimension 1: conflict with memory core assignment directive.
.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:26) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_448' (koa_mult/koa.cpp:24)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 200.984 ; gain = 109.668
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 206.676 ; gain = 115.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bc_mult_448' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.14 seconds; current allocated memory: 146.923 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 147.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_448' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bc_mult_448/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bc_mult_448' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_73_64_1_1' to 'bc_mult_448_mux_7bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_64ns_64ns_128_5_1' to 'bc_mult_448_mul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mul_64s_64s_64_5_1' to 'bc_mult_448_mul_6dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_mux_73_448_1_1' to 'bc_mult_448_mux_7eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_451ns_451ns_451_2_1' to 'bc_mult_448_add_4fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_515ns_515ns_515_2_1' to 'bc_mult_448_add_5g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_579ns_579ns_579_2_1' to 'bc_mult_448_add_5hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_643ns_643ns_643_2_1' to 'bc_mult_448_add_6ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_707ns_707ns_707_2_1' to 'bc_mult_448_add_7jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_771ns_771ns_771_2_1' to 'bc_mult_448_add_7kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bc_mult_448_add_835ns_835ns_835_2_1' to 'bc_mult_448_add_8lbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'bc_mult_448' is 6626 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_4fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_5hbi': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_6ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_7kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_add_8lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_6cud': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mul_6dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_7bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bc_mult_448_mux_7eOg': 7 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_448'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 149.615 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'bc_mult_448_mul_6cud_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'bc_mult_448_mul_6dEe_MulnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_4fYi_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5g8j_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_5hbi_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_6ibs_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7jbC_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_7kbM_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'bc_mult_448_add_8lbW_AddSubnS_6'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 212.965 ; gain = 121.648
INFO: [VHDL 208-304] Generating VHDL RTL for bc_mult_448.
INFO: [VLOG 209-307] Generating Verilog RTL for bc_mult_448.
INFO: [HLS 200-112] Total elapsed time: 17.579 seconds; peak allocated memory: 149.615 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'koa_mult/koa.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 170.582 ; gain = 79.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 170.582 ; gain = 79.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 170.582 ; gain = 79.234
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] koa_mult/koa.cpp:297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 170.582 ; gain = 79.234
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:302) in function 'bc_mult_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:252) in function 'bc_mult_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loopb2' (koa_mult/koa.cpp:202) in function 'bc_mult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:295) in function 'bc_mult_2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:304) in function 'bc_mult_2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:314) in function 'bc_mult_2' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:245) in function 'bc_mult_1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:254) in function 'bc_mult_1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:264) in function 'bc_mult_1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb1' (koa_mult/koa.cpp:195) in function 'bc_mult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loopb3' (koa_mult/koa.cpp:204) in function 'bc_mult' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'loop3_1' (koa_mult/koa.cpp:214) in function 'bc_mult' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:286) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:287) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:282) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:288) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:237) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:232) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ai.V' (koa_mult/koa.cpp:186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bi.V' (koa_mult/koa.cpp:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:182) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sum.V' (koa_mult/koa.cpp:188) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:282) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:232) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_products.V' (koa_mult/koa.cpp:182) in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_2' (koa_mult/koa.cpp:297:28)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult_1' (koa_mult/koa.cpp:247:28)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bc_mult' (koa_mult/koa.cpp:197:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 180.367 ; gain = 89.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 203.668 ; gain = 112.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'koa_mult_h1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.557 seconds; current allocated memory: 154.498 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 154.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 155.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 155.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loopb2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 156.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 156.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 156.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 156.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_42_64_1_1' to 'koa_mult_h1_mux_4bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mul_64ns_64ns_128_5_1' to 'koa_mult_h1_mul_6cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_mux_42_321_1_1' to 'koa_mult_h1_mux_4dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_323ns_323ns_323_2_1' to 'koa_mult_h1_add_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_387ns_387ns_387_2_1' to 'koa_mult_h1_add_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_448ns_448ns_448_2_1' to 'koa_mult_h1_add_4g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_388ns_388ns_388_2_1' to 'koa_mult_h1_add_3hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4g8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_6cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_4bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_4dEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 157.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4g8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_6cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_4bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_4dEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_1'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 158.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bc_mult_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_450ns_450ns_450_2_1' to 'koa_mult_h1_add_4ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_3hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_4ibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mul_6cud': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_4bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_mux_4dEe': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bc_mult_2'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 159.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'koa_mult_h1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/a_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/b_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'koa_mult_h1/c_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'koa_mult_h1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_sub_451ns_451ns_451_2_1' to 'koa_mult_h1_sub_4jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'koa_mult_h1_add_896s_896ns_896_2_1' to 'koa_mult_h1_add_8kbM' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'koa_mult_h1/b_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_add_8kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'koa_mult_h1_sub_4jbC': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'koa_mult_h1'.
INFO: [HLS 200-111]  Elapsed time: 0.448 seconds; current allocated memory: 160.422 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'koa_mult_h1_mul_6cud_MulnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_3eOg_AddSubnS_0'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_3fYi_AddSubnS_1'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4g8j_AddSubnS_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_3hbi_AddSubnS_3'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_4ibs_AddSubnS_4'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_sub_4jbC_AddSubnS_5'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'koa_mult_h1_add_8kbM_AddSubnS_6'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 225.246 ; gain = 133.898
INFO: [VHDL 208-304] Generating VHDL RTL for koa_mult_h1.
INFO: [VLOG 209-307] Generating Verilog RTL for koa_mult_h1.
INFO: [HLS 200-112] Total elapsed time: 23.073 seconds; peak allocated memory: 160.422 MB.
