
*** Running vivado
    with args -log design_1_Led_Control_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Led_Control_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_Led_Control_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 440.953 ; gain = 162.484
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/DFX_Nexys_A7_V2.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Led_Control_0_0
Command: synth_design -top design_1_Led_Control_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17760
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.492 ; gain = 410.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Led_Control_0_0' [c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/DFX_Nexys_A7_V2.gen/sources_1/bd/design_1/ip/design_1_Led_Control_0_0/synth/design_1_Led_Control_0_0.vhd:79]
INFO: [Synth 8-3491] module 'Led_Control' declared at 'c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/DFX_Nexys_A7_V2.gen/sources_1/bd/design_1/ipshared/319a/src/Led_Control.vhd:35' bound to instance 'U0' of component 'Led_Control' [c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/DFX_Nexys_A7_V2.gen/sources_1/bd/design_1/ip/design_1_Led_Control_0_0/synth/design_1_Led_Control_0_0.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Led_Control' [c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/DFX_Nexys_A7_V2.gen/sources_1/bd/design_1/ipshared/319a/src/Led_Control.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Led_Control' (0#1) [c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/DFX_Nexys_A7_V2.gen/sources_1/bd/design_1/ipshared/319a/src/Led_Control.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'design_1_Led_Control_0_0' (0#1) [c:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/DFX_Nexys_A7_V2.gen/sources_1/bd/design_1/ip/design_1_Led_Control_0_0/synth/design_1_Led_Control_0_0.vhd:79]
WARNING: [Synth 8-7129] Port m_axi_rdata[31] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[30] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[29] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[28] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[27] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[26] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[25] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[24] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[23] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[22] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[21] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[20] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[19] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[18] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[17] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[16] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[15] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[14] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[13] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[12] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[11] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[10] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[9] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[8] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[7] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[6] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[5] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[4] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[3] in module Led_Control is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[2] in module Led_Control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1379.598 ; gain = 505.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1379.598 ; gain = 505.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1379.598 ; gain = 505.719
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1379.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1421.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1422.551 ; gain = 0.984
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Led_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          readbuttonaddr |                             0001 |                              001
          readbuttondata |                             0010 |                              010
                writeled |                             0100 |                              011
                    idle |                             1000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Led_Control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[30] driven by constant 1
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[16] driven by constant 1
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awaddr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_wdata[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_Led_Control_0_0 has port m_axi_arprot[0] driven by constant 0
WARNING: [Synth 8-7129] Port m_axi_rdata[31] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[30] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[29] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[28] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[27] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[26] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[25] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[24] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[23] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[22] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[21] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[20] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[19] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[18] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[17] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[16] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[15] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[14] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[13] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[12] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[11] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[10] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[9] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[8] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[7] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[6] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[5] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[4] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[3] in module design_1_Led_Control_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[2] in module design_1_Led_Control_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     3|
|3     |LUT3 |     3|
|4     |LUT4 |     9|
|5     |LUT5 |     6|
|6     |LUT6 |     3|
|7     |FDRE |    17|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.551 ; gain = 548.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1422.551 ; gain = 505.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1422.551 ; gain = 548.672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1422.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1422.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a34c9d6d
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 1422.551 ; gain = 945.766
INFO: [Common 17-1381] The checkpoint 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/DFX_Nexys_A7_V2.runs/design_1_Led_Control_0_0_synth_1/design_1_Led_Control_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Led_Control_0_0, cache-ID = 39732e145624891f
INFO: [Common 17-1381] The checkpoint 'C:/Users/jasme/Desktop/DFX/Vivado_Project/DFX_Nexys_A7_V2/DFX_Nexys_A7_V2.runs/design_1_Led_Control_0_0_synth_1/design_1_Led_Control_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Led_Control_0_0_utilization_synth.rpt -pb design_1_Led_Control_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 23:51:08 2024...
