# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Pipeline_Technique.srcs/sources_1/new/Pipelined_PA.vhd" \
"../../../../Pipeline_Technique.srcs/sources_1/new/clocked_registers.vhd" \
"../../../../Pipeline_Technique.srcs/sources_1/new/synch_FA.vhd" \
"../../../../Pipeline_Technique.srcs/sim_1/new/Pipelined_PA_tb.vhd" \

# Do not sort compile order
nosort
