// Seed: 2110583943
module module_0 ();
  wor id_1, id_2;
  assign id_2 = id_1;
  wire id_3 = 1;
  assign id_2 = id_1;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
  assign #1 id_2 = 1;
  wire id_4;
  wire id_5;
endmodule
module module_1;
  assign id_1 = id_1;
  always id_1 = id_1[1'b0 : 1];
  supply1 id_2;
  id_3(
      1, id_2, ~1'b0
  );
  module_0 modCall_1 ();
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
