[
  {
	"ports": [
	  {
		"direction": "input",
		"name": "clk",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "reset_n",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "in_dv",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[13]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[12]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[11]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[10]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[9]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[8]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "output",
		"name": "data_out[0]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "data_in[7]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "data_in[6]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "data_in[5]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "data_in[4]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "data_in[3]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "data_in[2]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "data_in[1]",
		"type": "WIRE"
	  },
	  {
		"direction": "input",
		"name": "data_in[0]",
		"type": "WIRE"
	  }
	],
	"topModule": "cic_i"
  }
]
