--------------------------------------------------------------------------------
--
--   AM2901 Benchmark -- Q_Reg component
--
-- Source: AMD data book
--
-- VHDL Benchmark author Indraneel Ghosh
--                       University Of California, Irvine, CA 92717
--
-- Developed on Nov 1, 1991
--
--------------------------------------------------------------------------------


The Q register operation is controlled by three most significant bits 
( I8, I7, I6) in the instruction. Thus there are eight possible cases.

The test vectors in "tv_q_reg.vhdl" test the Q register component in 
all modes of operation for each of the eight cases.

---------------------------------------------------------------------

(1)  Load F into Q

I <= "000000000";    
F <= "0111";       
Q0 <= 'Z';
Q3 <= 'Z';

---------------------------------------------------------------------

(2) Do nothing

I <= "001000000";
F <= "0000";
Q0 <= 'Z';    
Q3 <= 'Z';

---------------------------------------------------------------------

(3) Do nothing

I <= "010000000"; 
F <= "0000";
Q0 <= 'Z';        
Q3 <= 'Z';

---------------------------------------------------------------------

(4) Do nothing

I <= "011000000";
F <= "0000";
Q0 <= 'Z';       
Q3 <= 'Z';

---------------------------------------------------------------------

(5) Down shift Q with input 1

I <= "100000000";    
F <= "0000";
Q0 <= 'Z';          
Q3 <= '1';           

---------------------------------------------------------------------

(6) Down shift Q with input 0

I <= "100000000";    
F <= "0000";
Q0 <= 'Z';
Q3 <= '0';          

--------------------------------------------------------------------

(7) Do nothing

I <= "101000000"; 
F <= "0000";
Q0 <= 'Z';
Q3 <= 'Z';        

---------------------------------------------------------------------

(8) Up shift Q with input 1

I <= "110000000";   
F <= "0000";
Q0 <= '1';          
Q3 <= 'Z';           

---------------------------------------------------------------------

(9) Up shift Q with input 0

I <= "110000000";   
F <= "0000";
Q0 <= '0';            
Q3 <= 'Z';

---------------------------------------------------------------------

(10) Do nothing

I <= "111000000"; 
F <= "0000";
Q0 <= 'Z';
Q3 <= 'Z';        

---------------------------------------------------------------------



