{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1362433922119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II 32-bit " "Running Quartus II 32-bit Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1362433922123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  4 16:52:01 2013 " "Processing started: Mon Mar  4 16:52:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1362433922123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1362433922123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_control_router_rtl -c data_control_router_rtl --analyze_file=/home/user4/spring13/ms4543/E6321/Project/data_control_router_rtl/src/adder32b.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_control_router_rtl -c data_control_router_rtl --analyze_file=/home/user4/spring13/ms4543/E6321/Project/data_control_router_rtl/src/adder32b.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1362433922124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1362433922476 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting an identifier adder32b.v(2) " "Verilog HDL syntax error at adder32b.v(2) near text \"\[\";  expecting an identifier" {  } { { "adder32b.v" "" { Text "/home/user4/spring13/ms4543/E6321/Project/data_control_router_rtl/src/adder32b.v" 2 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1362433922818 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting \"endmodule\" adder32b.v(3) " "Verilog HDL syntax error at adder32b.v(3) near end of file ;  expecting \"endmodule\"" {  } { { "adder32b.v" "" { Text "/home/user4/spring13/ms4543/E6321/Project/data_control_router_rtl/src/adder32b.v" 3 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "" 0 -1 1362433922818 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analyze Current File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1362433922838 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar  4 16:52:02 2013 " "Processing ended: Mon Mar  4 16:52:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1362433922838 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1362433922838 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1362433922838 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1362433922838 ""}
