#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sat Apr  2 11:53:51 2016
# Process ID: 2743
# Log file: /home/alok/s09/axi_dma_sg/vivado/vivado.log
# Journal file: /home/alok/s09/axi_dma_sg/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/alok/s09/axi_dma_sg/vivado/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/alok/Extra/work/Github/Zedboard/learning/training/MSD/s07v2/mycores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 5784.902 ; gain = 176.668 ; free physical = 1885 ; free virtual = 3876
launch_sdk -workspace /home/alok/s09/axi_dma_sg/vivado/project_1/project_1.sdk -hwspec /home/alok/s09/axi_dma_sg/vivado/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/alok/s09/axi_dma_sg/vivado/project_1/project_1.sdk -hwspec /home/alok/s09/axi_dma_sg/vivado/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
create_project project_2 /home/alok/Vivado_Projects/risc/project_2 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
add_files -norecurse {/home/alok/25_3_2015_7_53_PM_Lim/CPU/ROM_Limaye.vhd /home/alok/25_3_2015_7_53_PM_Lim/CPU/RAM1.vhd /home/alok/25_3_2015_7_53_PM_Lim/CPU/CPU.vhd /home/alok/25_3_2015_7_53_PM_Lim/CPU/b7seg.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "/home/alok/25_3_2015_7_53_PM_Lim/CPU/CPU.vhd" into library xil_defaultlib [/home/alok/25_3_2015_7_53_PM_Lim/CPU/CPU.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/alok/25_3_2015_7_53_PM_Lim/CPU/RAM1.vhd" into library xil_defaultlib [/home/alok/25_3_2015_7_53_PM_Lim/CPU/RAM1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/alok/25_3_2015_7_53_PM_Lim/CPU/ROM_Limaye.vhd" into library xil_defaultlib [/home/alok/25_3_2015_7_53_PM_Lim/CPU/ROM_Limaye.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "/home/alok/25_3_2015_7_53_PM_Lim/CPU/b7seg.vhd" into library xil_defaultlib [/home/alok/25_3_2015_7_53_PM_Lim/CPU/b7seg.vhd:1]
[Sat Apr  2 14:12:03 2016] Launched synth_1...
Run output will be captured here: /home/alok/Vivado_Projects/risc/project_2/project_2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 6112.211 ; gain = 286.445 ; free physical = 241 ; free virtual = 2331
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/alok/Vivado_Projects/risc/project_2/project_2.sim/sim_1/behav'
xvhdl -m64 -prj CPU_vhdl.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alok/25_3_2015_7_53_PM_Lim/CPU/b7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity b7seg
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alok/25_3_2015_7_53_PM_Lim/CPU/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/alok/Vivado_Projects/risc/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto 2de39ea269c9456e88b81f3bfade842e --debug typical --relax -L xil_defaultlib -L secureip --snapshot CPU_behav xil_defaultlib.CPU -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture structure of entity xil_defaultlib.b7seg [b7seg_default]
Compiling architecture behavior of entity xil_defaultlib.cpu
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/alok/Vivado_Projects/risc/project_2/project_2.sim/sim_1/behav/xsim.dir/CPU_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:06 . Memory (MB): peak = 257.992 ; gain = 0.004 ; free physical = 152 ; free virtual = 2001

    while executing
"webtalk_transmit -clientid 588257440 -regid "211154620_0_0_506" -xml /home/alok/Vivado_Projects/risc/project_2/project_2.sim/sim_1/behav/xsim.dir/CPU_..."
    (file "/home/alok/Vivado_Projects/risc/project_2/project_2.sim/sim_1/behav/xsim.dir/CPU_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sat Apr  2 14:12:57 2016...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 6396.605 ; gain = 272.141 ; free physical = 194 ; free virtual = 2044
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/alok/Vivado_Projects/risc/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_behav -key {Behavioral:sim_1:Functional:CPU} -tclbatch {CPU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source CPU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 6425.637 ; gain = 303.172 ; free physical = 161 ; free virtual = 2020
add_force {/CPU/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/CPU/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
add_force {/CPU/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
run 10 us
run 10 us
run 10 us
add_force {/CPU/reset} -radix bin {0 0ns}
add_force {/CPU/reset} -radix bin {0 0ns}
run 10 us
add_force {/CPU/reset} -radix bin {1 0ns}
add_force {/CPU/reset} -radix bin {1 0ns}
run 10 us
run 10 us
run 10 us
run 10 us
add_force {/CPU/reset} -radix bin {0 0ns}
add_force {/CPU/reset} -radix bin {0 0ns}
run 10 us
run 10 us
run 10 us
ERROR: Index 64 out of bound 0 to 63
Time: 346600 ns  Iteration: 2  Process: /CPU/line__244
  File: /home/alok/25_3_2015_7_53_PM_Lim/CPU/CPU.vhd

HDL Line: /home/alok/25_3_2015_7_53_PM_Lim/CPU/CPU.vhd:244
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  2 14:17:32 2016...
