[["Adapative Error Protection for Energy Efficiency.", ["Lin Li", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257566", 6], ["SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips.", ["Ruibing Lu", "Cheng-Kok Koh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257568", 5], ["The Y-Architecture for On-Chip Interconnect: Analysis and Methodology.", ["Hongyu Chen", "Chung-Kuan Cheng", "Andrew B. Kahng", "Ion I. Mandoiu", "Qinke Wang", "Bo Yao"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257579", 8], ["Generalized Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems.", ["Vishnu Swaminathan", "Krishnendu Chakrabarty"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257580", 5], ["Approaching the Maximum Energy Saving on Embedded Systems with Multiple Voltages.", ["Shaoxiong Hua", "Gang Qu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257581", 4], ["Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems.", ["Le Yan", "Jiong Luo", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257582", 9], ["RTL Power Optimization with Gate-Level Accuracy.", ["Qi Wang", "Sumit Roy"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257583", 7], ["Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications.", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257584", 8], ["Achieving Design Closure Through Delay Relaxation Parameter.", ["Ankur Srivastava", "Seda Ogrenci Memik", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257585", 4], ["Hardware Scheduling for Dynamic Adaptability using External Profiling and Hardware Threading.", ["Brian Swahn", "Soha Hassoun"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257586", 8], ["Bus-Driven Floorplanning.", ["Hua Xiang", "Xiaoping Tang", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257588", 8], ["A Novel Geometric Algorithm for Fast Wire-Optimized Floorplanning.", ["Peter G. Sassone", "Sung Kyu Lim"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257589", 7], ["Placement Method Targeting Predictability Robustness and Performance.", ["Cristinel Ababei", "Kia Bazargan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257590", 5], ["Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach.", ["Brent Goplen", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2003.1257591", 5], ["Partial Core Encryption for Performance-Efficient Test of SOCs.", ["Ozgur Sinanoglu", "Alex Orailoglu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257592", 4], ["TAM Optimization for Mixed-Signal SOCs using Analog Test Wrappers.", ["Anuja Sehgal", "Sule Ozev", "Krishnendu Chakrabarty"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257594", 5], ["Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints.", ["Yu Xia", "Malgorzata Chrzanowska-Jeske", "Benyi Wang", "Marcin Jeske"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257595", 7], ["Moment-Based Power Estimation in Very Deep Submicron Technologies.", ["Alberto Garcia Ortiz", "Lukusa D. Kabulepa", "Tudor Murgan", "Manfred Glesner"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257599", 6], ["IDAP: A Tool for High Level Power Estimation of Custom Array Structures.", ["Mahesh Mamidipaka", "Kamal S. Khouri", "Nikil D. Dutt", "Magdy S. Abadir"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257602", 7], ["SOI Transistor Model for Fast Transient Simulation.", ["D. Nadezhin", "Sergey Gavrilov", "Alexey Glebov", "Y. Egorov", "Vladimir Zolotov", "David T. Blaauw", "Rajendran Panda", "Murat R. Becer", "Alexandre Ardelea", "A. Patel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257605", 0], ["Design and CAD Challenges in sub-90nm CMOS Technologies.", ["Kerry Bernstein", "Ching-Te Chuang", "Rajiv V. Joshi", "Ruchir Puri"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257609", 9], ["Fast Cycle-accurate Behavioral Simulation for Pipelined Processors Using Early Pipeline Evaluation.", ["In-Cheol Park", "Se-Hyeon Kang", "Yongseok Yi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257613", 4], ["A Framework for Constrained Functional Verification.", ["Jun Yuan", "Carl Pixley", "Adnan Aziz", "Ken Albin"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257615", 4], ["Generator-based Verification.", ["Yunshan Zhu", "James H. Kukula"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257617", 8], ["Efficient Generation of Monitor Circuits for GSTE Assertion Graphs.", ["Alan J. Hu", "Jeremy Casas", "Jin Yang"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257620", 7], ["Weibull Based Analytical Waveform Model.", ["Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257625", 8], ["Equivalent Waveform Propagation for Static Timing Analysis.", ["Masanori Hashimoto", "Yuji Yamada", "Hidetoshi Onodera"], "https://doi.org/10.1109/ICCAD.2003.1257627", 7], ["Timing Analysis in Presence of Power Supply and Ground Voltage Variations.", ["Rubil Ahmadi", "Farid N. Najm"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257628", 8], ["Vectorless Analysis of Supply Noise Induced Delay Variation.", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257629", 9], ["Array Composition and Decomposition for Optimizing Embedded Applications.", ["Guilin Chen", "Mahmut T. Kandemir", "A. Nadgir", "Ugur Sezer"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257632", 4], ["Code Placement with Selective Cache Activity Minimization for Embedded Real-time Software Design.", ["Junhyung Um", "Taewhan Kim"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257634", 4], ["Energy Optimization of Distributed Embedded Processors by Combined Data Compression and Functional Partitioning.", ["Jinfeng Liu", "Pai H. Chou"], "https://doi.org/10.1109/ICCAD.2003.1257637", 8], ["Energy-Aware Fault Tolerance in Fixed-Priority Real-Time Embedded Systems.", ["Ying Zhang", "Krishnendu Chakrabarty", "Vishnu Swaminathan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257640", 6], ["Retiming for Wire Pipelining in System-On-Chip.", ["Chuan Lin", "Hai Zhou"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257645", 6], ["Retiming with Interconnect and Gate Delay.", ["Chris C. N. Chu", "Evangeline F. Y. Young", "Dennis K. Y. Tong", "Sampath Dechu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257648", 6], ["Performance Optimization of Latency Insensitive Systems Through Buffer Queue Sizing of Communication Channels.", ["Ruibing Lu", "Cheng-Kok Koh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257650", 5], ["Clock Scheduling and Clocktree Construction for High Performance ASICS.", ["Stephan Held", "Bernhard Korte", "Jens Massberg", "Matthias Ringe", "Jens Vygen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257653", 9], ["Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification.", ["Guido Stehr", "Michael Pronath", "Frank Schenkel", "Helmut E. Graeb", "Kurt Antreich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257655", 6], ["A Generalized Method for Computing Oscillator Phase Noise Spectra.", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257661", 4], ["Efficient Iterative Time Preconditioners for Harmonic Balance RF Circuit Simulation.", ["Fabrice Veerse"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257664", 5], ["Fredkin/Toffoli Templates for Reversible Logic Synthesis.", ["Dmitri Maslov", "Gerhard W. Dueck", "D. Michael Miller"], "https://doi.org/10.1109/ICCAD.2003.1257667", 6], ["Evaluation of Placement Techniques for DNA Probe Array Layout.", ["Andrew B. Kahng", "Ion I. Mandoiu", "Sherief Reda", "Xu Xu", "Alexander Zelikovsky"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257670", 8], ["Physical And Reduced-Order Dynamic Analysis of MEMS.", ["S. K. De", "Narayan R. Aluru"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257674", 5], ["Fast, Accurate Static Analysis for Fixed-Point Finite-Precision Effects in DSP Designs.", ["Claire Fang Fang", "Rob A. Rutenbar", "Tsuhan Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257675", 8], ["A Scalable Application-Specific Processor Synthesis Methodology.", ["Fei Sun", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257678", 8], ["INSIDE: INstruction Selection/Identification & Design Exploration for Extensible Processors.", ["Newton Cheung", "Sri Parameswaran", "Jorg Henkel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257681", 8], ["An Enhanced Multilevel Algorithm for Circuit Placement.", ["Tony F. Chan", "Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Kenton Sze"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257683", 8], ["Fractional Cut: Improved Recursive Bisection Placement.", ["Ameya R. Agnihotri", "Mehmet Can Yildiz", "Ateen Khatkhate", "Ajita Mathur", "Satoshi Ono", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2003.1257685", 4], ["On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis.", ["Saurabh N. Adya", "Igor L. Markov", "Paul Villarrubia"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257687", 9], ["SATORI - A Fast Sequential SAT Engine for Circuits.", ["Madhu K. Iyer", "Ganapathy Parthasarathy", "Kwang-Ting Cheng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257731", 6], ["CAMA: A Multi-Valued Satisfiability Solver.", ["Cong Liu", "Andreas Kuehlmann", "Matthew W. Moskewicz"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257732", 8], ["The Compositional Far Side of Image Computation.", ["Chao Wang", "Gary D. Hachtel", "Fabio Somenzi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257733", 8], ["Cache Optimization For Embedded Processor Cores: An Analytical Approach.", ["Arijit Ghosh", "Tony Givargis"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257734", 6], ["Fault-Tolerant Techniques for Ambient Intelligent Distributed Systems.", ["Diana Marculescu", "Nicholas H. Zamora", "Phillip Stanley-Marbell", "Radu Marculescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257742", 8], ["Performance Efficiency of Context-Flow System-on-Chip Platform.", ["Rami Beidas", "Jianwen Zhu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257744", 7], ["Amplification of Ultrawideband Signals.", ["Won Namgoong", "Jongrit Lerdworatawee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257802", 4], ["A Statistical Approach to Estimate the Dynamic Non-Linearity Parameters of Pipeline ADCs.", ["Mohammad Taherzadeh-Sani", "Reza Lotfi", "Omid Shoaei"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257803", 4], ["Systematic Design for Power Minimization of Pipelined Analog-to-Digital Converters.", ["Reza Lotfi", "Mohammad Taherzadeh-Sani", "M. Yaser Azizi", "Omid Shoaei"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257804", 4], ["A Framework for Designing Reusable Analog Circuits.", ["Dean Liu", "Stefanos Sidiropoulos", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.2003.1257805", 7], ["A Fast Crosstalk- and Performance-Driven Multilevel Routing System.", ["Tsung-Yi Ho", "Yao-Wen Chang", "Sao-Jie Chen", "D. T. Lee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257806", 6], ["A Min-Cost Flow Based Detailed Router for FPGAs.", ["Seokjin Lee", "Yongseok Cheon", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257807", 6], ["Length-Matching Routing for High-Speed Printed Circuit Boards.", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257808", 7], ["Analytical Bound for Unwanted Clock Skew due to Wire Width Variation.", ["Anand Rajaram", "Bing Lu", "Wei Guo", "Rabi N. Mahapatra", "Jiang Hu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257809", 7], ["Improving Ariadne\u00fds Bundle by Following Multiple Threads in Abstraction Refinement.", ["Chao Wang", "Bing Li", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.2003.1257810", 8], ["Iterative Abstraction using SAT-based BMC with Proof Analysis.", ["Aarti Gupta", "Malay K. Ganai", "Zijiang Yang", "Pranav Ashar"], "https://doi.org/10.1109/ICCAD.2003.1257811", 8], ["Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits.", ["Curtis A. Nelson", "Chris J. Myers", "Tomohiro Yoneda"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257812", 9], ["System Level Design and Verification Using a Synchronous Language.", ["Gerard Berry", "Michael Kishinevsky", "Satnam Singh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257813", 8], ["Noise Analysis for Optical Fiber Communication Systems.", ["Alper Demir"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257814", 5], ["Analog Macromodeling using Kernel Methods.", ["Joel R. Phillips", "Joao Afonso", "Arlindo L. Oliveira", "Luis Miguel Silveira"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257815", 8], ["A Hybrid Approach to Nonlinear Macromodel Generation for Time-Varying Analog Circuits.", ["Peng Li", "Xin Li", "Yang Xu", "Lawrence T. Pileggi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257816", 9], ["Incremental Placement for Timing Optimization.", ["Wonjoon Choi", "Kia Bazargan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257851", 4], ["A Trade-off Oriented Placement Tool.", ["Huaiyu Xu", "Maogang Wang", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257852", 5], ["Optimality and Stability Study of Timing-Driven Placement Algorithms.", ["Jason Cong", "Michail Romesis", "Min Xie"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257853", 8], ["A Probabilistic-Based Design Methodology for Nanoscale Computation.", ["R. Iris Bahar", "Joseph L. Mundy", "Jie Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257854", 7], ["Modeling of Ballistic Carbon Nanotube Field Effect Transistors for Efficient Circuit Simulation.", ["Arijit Raychowdhury", "Saibal Mukhopadhyay", "Kaushik Roy"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257855", 4], ["Circuit Simulation of Nanotechnology Devices with Non-monotonic I-V Characteristics.", ["Jiayong Le", "Lawrence T. Pileggi", "Anirudh Devgan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257856", 6], ["A CAD Framework for Co-Design and Analysis of CMOS-SET Hybrid Integrated Circuits.", ["Santanu Mahapatra", "Kaustav Banerjee", "Florent Pegeon", "Adrian M. Ionescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257857", 7], ["A Game Theoretic Approach to Dynamic Energy Minimization in Wireless Transceivers.", ["Ali Iranli", "Hanif Fatemi", "Massoud Pedram"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257858", 6], ["Communication-Aware Task Scheduling and Voltage Selection for Total Systems Energy Minimization.", ["Girish Varatkar", "Radu Marculescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257859", 8], ["LRU-SEQ: A Novel Replacement Policy for Transition Energy Reduction in Instruction Caches.", ["Praveen Kalla", "Xiaobo Sharon Hu", "Jorg Henkel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257860", 5], ["Compiler-Based Register Name Adjustment for Low-Power Embedded Processors.", ["Peter Petrov", "Alex Orailoglu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257861", 6], ["Gradual Relaxation Techniques with Applications to Behavioral Synthesis.", ["Zhiru Zhang", "Yiping Fan", "Miodrag Potkonjak", "Jason Cong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257862", 7], ["Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication.", ["Jason Cong", "Yiping Fan", "Guoling Han", "Xun Yang", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2003.1257863", 8], ["Binding, Allocation and Floorplanning in Low Power High-Level Synthesis.", ["Ansgar Stammermann", "Domenik Helms", "Milan Schulte", "Arne Schulz", "Wolfgang Nebel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257864", 7], ["A High-level Interconnect Power Model for Design Space Exploration.", ["Pallav Gupta", "Lin Zhong", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257865", 9], ["A Probabilistic Approach to Buffer Insertion.", ["Vishal Khandelwal", "Azadeh Davoodi", "Akash Nanavati", "Ankur Srivastava"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257866", 8], ["Simultaneous Analytic Area and Power Optimization for Repeater Insertion.", ["Giuseppe S. Garcea", "N. P. van der Meijs", "Ralph H. J. M. Otten"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257867", 6], ["Full-Chip Interconnect Power Estimation and Simulation Considering Concurrent Repeater and Flip-Flop Insertion.", ["Weiping Liao", "Lei He"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257868", 7], ["Power-Optimal Simultaneous Buffer Insertion/Sizing and Wire Sizing.", ["Ruiming Li", "Dian Zhou", "Jin Liu", "Xuan Zeng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257869", 7], ["Dynamic Data-bit Memory Built-In Self- Repair.", ["Michael Nicolaidis", "Nadir Achouri", "Slimane Boutobza"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257870", 7], ["FAME: A Fault-Pattern Based Memory Failure Analysis Framework.", ["Kuo-Liang Cheng", "Chih-Wea Wang", "Jih-Nung Lee", "Yung-Fa Chou", "Chih-Tsun Huang", "Cheng-Wen Wu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257871", 4], ["Hardware/Software Co-testing of Embedded Memories in Complex SOCs.", ["Bai Hong Fang", "Qiang Xu", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2003.1257872", 8], ["Block-based Static Timing Analysis with Uncertainty.", ["Anirudh Devgan", "Chandramouli V. Kashyap"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257873", 8], ["AU: Timing Analysis Under Uncertainty.", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "David T. Blaauw"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257874", 6], ["Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal.", ["Hongliang Chang", "Sachin S. Sapatnekar"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257875", 6], ["Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches.", ["Nam Sung Kim", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.2003.1257876", 6], ["Dynamic Fault-Tolerance and Metrics for Battery Powered, Failure-Prone Systems.", ["Phillip Stanley-Marbell", "Diana Marculescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257877", 8], ["Dynamic Platform Management for Configurable Platform-Based System-on-Chips.", ["Krishna Sekar", "Kanishka Lahiri", "Sujit Dey"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257878", 9], ["A General S-Domain Hierarchical Network Reduction Algorithm.", ["Sheldon X.-D. Tan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257879", 8], ["Branch Merge Reduction of RLCM Networks.", ["Bernard N. Sheehan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257880", 7], ["A Sum-over-Paths Impulse-Response Moment-Extraction Algorithm for IC-Interconnect Networks: Verification, Coupled RC Lines.", ["Yannick L. Le Coz", "Dhivya Krishna", "Dusan M. Petranovic", "William M. Loh", "Peter Bendix"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257881", 7], ["Mixed Signal DFT: A Concise Overview.", ["Bozena Kaminska", "Karim Arabi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257882", 9], ["Manufacturing-Aware Physical Design.", ["Puneet Gupta", "Andrew B. Kahng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257883", 8], ["A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits.", ["Rahul M. Rao", "Frank Liu", "Jeffrey L. Burns", "Richard B. Brown"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257884", 4], ["Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level.", ["Yuvraj Singh Dhillon", "Abdulkadir Utku Diril", "Abhijit Chatterjee", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/ICCAD.2003.1257885", 8], ["On the Interaction Between Power-Aware FPGA CAD Algorithms.", ["Julien Lamoureux", "Steven J. E. Wilton"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257886", 8], ["A Theory of Non-Deterministic Networks.", ["Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2003.1257887", 9], ["Stable Multiway Circuit Partitioning for ECO.", ["Yongseok Cheon", "Seokjin Lee", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257888", 8], ["Multi.Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization.", ["Navaratnasothie Selvakkumaran", "George Karypis"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257889", 8], ["An Algorithmic Approach for Generic Parallel Adders.", ["Jianhua Liu", "Shuo Zhou", "Haikun Zhu", "Chung-Kuan Cheng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257890", 7], ["FROSTY: A Fast Hierarchy Extractor for Industrial CMOS Circuits.", ["Lei Yang", "C.-J. Richard Shi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257891", 7], ["Path Delay Estimation using Power Supply Transient Signals: A Comparative Study using Fourier and Wavelet Analysis.", ["Abhishek Singh", "Jitin Tharian", "Jim Plusquellic"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257892", 6], ["Layout-Aware Scan Chain Synthesis for Improved Path Delay Fault Coverage.", ["Puneet Gupta", "Andrew B. Kahng", "Ion I. Mandoiu", "Puneet Sharma"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257893", 6], ["Static Verification of Test Vectors for IR Drop Failure.", ["Aman Kokrady", "C. P. Ravikumar"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257894", 5], ["ATPG for Noise-Induced Switch Failures in Domino Logic.", ["Rahul Kundu", "R. D. Shawn Blanton"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257895", 5], ["Statistical Verification of Power Grids Considering Process-Induced Leakage Current Variations.", ["Imad A. Ferzli", "Farid N. Najm"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257896", 8], ["A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity.", ["Alessandra Nardi", "Haibo Zeng", "Joshua L. Garrett", "Luca Daniel", "Alberto L. Sangiovanni-Vincentelli"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257897", 8], ["SuPREME: Substrate and Power-delivery Reluctance-Enhanced Macromodel Evaluation.", ["Tsung-Hao Chen", "Clement Luk", "Charlie Chung-Ping Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257898", 7], ["SILCA: Fast-Yet-Accurate Time-Domain Simulation of VLSI Circuits with Strong Parasitic Coupling Effects.", ["Zhao Li", "C.-J. Richard Shi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257899", 8], ["Multi-Domain Clock Skew Scheduling.", ["Kaushik Ravindran", "Andreas Kuehlmann", "Ellen Sentovich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257900", 8], ["Clock Period Minimization of Non-Zero Clock Skew Circuits.", ["Shih-Hsu Huang", "Yow-Tyng Nieh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257901", 4], ["Minimum-Area Sequential Budgeting for FPGA.", ["Chao-Yang Yeh", "Malgorzata Marek-Sadowska"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257902", 5], ["ILP Models for the Synthesis of Asynchronous Control Circuits.", ["Josep Carmona", "Jordi Cortadella"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257903", 9], ["Passive Synthesis of Compact Frequency-Dependent Interconnect Models via Quadrature Spectral Rules.", ["Traianos V. Yioultsis", "Anne Woo", "Andreas C. Cangellaris"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257904", 8], ["Analytic Modeling of Interconnects for Deep Sub-Micron Circuits.", ["Dinesh Pamunuwa", "Shauki Elassaad", "Hannu Tenhunen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257905", 8], ["A New Surface Integral Formulation For Wideband Impedance Extraction of 3-D Structures.", ["Ben Song", "Zhenhai Zhu", "John D. Rockway", "Jacob White"], "https://doi.org/10.1109/ICCAD.2003.1257906", 5], ["Switch-Factor Based Loop RLC Modeling for Efficient Timing Analysis.", ["Yu Cao", "Xiaodong Yang", "Xuejue Huang", "Dennis Sylvester"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257907", 7], ["On Compacting Test Response Data Containing Unknown Values.", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski", "Jerzy Tyszer"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257908", 8], ["Adjustable Width Linear Combinational Scan Vector Decompression.", ["C. V. Krishna", "Nur A. Touba"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257909", 4], ["On Application of Output Masking to Undetectable Faults in Synchronous Sequential Circuits with Design-for-Testability Logic.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257910", 7], ["Formal Methods for Dynamic Power Management.", ["Rajesh K. Gupta", "Sandy Irani", "Sandeep K. Shukla"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257911", 9], ["Large-Scale Circuit Placement: Gap and Promise.", ["Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Min Xie", "Xin Yuan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257912", 8], ["Multi-Million Gate FPGA Physical Design Challenges.", ["Maogang Wang", "Abhishek Ranjan", "Salil Raje"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257913", 9], ["Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations.", ["Aseem Agarwal", "David T. Blaauw", "Vladimir Zolotov"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257914", 8], ["A Statistical Gate-Delay Model Considering Intra-Gate Variability.", ["Ken-ichi Okada", "Kento Yamaoka", "Hidetoshi Onodera"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257915", 6], ["Statistical Clock Skew Analysis Considering Intra-Die Process Variations.", ["Aseem Agarwal", "David T. Blaauw", "Vladimir Zolotov"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257916", 8]]