/*
 * MNT ZZ9000 Amiga Graphics and Coprocessor Card Operating System (ZZ9000OS)
 *
 * Copyright (C) 2019-2026, Lucie L. Hartmann <lucie@mntre.com>
 *                          MNT Research GmbH, Berlin
 *                          https://mntre.com
 *
 * More Info: https://mntre.com/zz9000
 *
 * SPDX-License-Identifier: GPL-3.0-or-later
 * GNU General Public License v3.0 or later
 *
 * https://spdx.org/licenses/GPL-3.0-or-later.html
 *
 * Some portions (from EMACPS example code, weird custom license) Copyright (C) 2010 - 2015 Xilinx, Inc.
 *
*/

#include <stdio.h>
#include <string.h>
#include "platform.h"
#include <xil_printf.h>
#include <xil_cache.h>
#include <xil_mmu.h>
#include <xl2cc.h>
#include <xparameters_ps.h>
#include "sleep.h"
#include "xparameters.h"
#include <xemacps.h>
#include <xscugic.h>
#include "ethernet.h"
#include "interrupt.h"
#include "memorymap.h"
#include "mntzorro.h"

#ifndef ETH_DEBUG_VERBOSE
#define ETH_DEBUG_VERBOSE 0
#endif

static XEmacPs EmacPsInstance;

// could also be 55, 77 (eth1), see interrupts.pdf last page
// XPS_GEM0_INT_ID == 54
#define EMACPS_IRPT_INTR	XPS_GEM0_INT_ID

#define SLCR_LOCK_ADDR			(XPS_SYS_CTRL_BASEADDR + 0x4)
#define SLCR_UNLOCK_ADDR		(XPS_SYS_CTRL_BASEADDR + 0x8)
#define SLCR_GEM0_CLK_CTRL_ADDR		(XPS_SYS_CTRL_BASEADDR + 0x140)
#define SLCR_GEM1_CLK_CTRL_ADDR		(XPS_SYS_CTRL_BASEADDR + 0x144)

#define SLCR_LOCK_KEY_VALUE		0x767B
#define SLCR_UNLOCK_KEY_VALUE		0xDF0D
#define SLCR_ADDR_GEM_RST_CTRL		(XPS_SYS_CTRL_BASEADDR + 0x214)

#define EMACPS_PHY_DELAY_SEC     4	//Amount of time to delay waiting on PHY to reset
#define EMACPS_SLCR_DIV_MASK	0xFC0FC0FF

static s32 GemVersion;
uint8_t EmacPsMAC[6] = {0x68,0x82,0xf2,0x00,0x01,0x00};

static volatile s32 DeviceErrors = 0;
static volatile u32 FramesTx = 0;
static volatile u32 FramesRx = 0;
static volatile u16 frame_serial = 0;
static volatile u32 frames_received = 0;
static volatile u16 frames_backlog = 0;
static volatile u16 frames_backlog_read = 0;
static volatile u16 frames_backlog_write = 0;
static volatile u16 frames_backlog_reserved = 0;
static volatile u16 frames_backlog_reserve = 0;
static volatile int frames_dropped = 0;
static volatile int frames_backlog_full = 0;
static volatile int tx_recoveries = 0;
static volatile int rx_backpressure = 0;
static volatile int rx_pause_frames = 0;
static volatile int rx_slot_mismatch = 0;
static volatile int frames_ack_rejected = 0;	/* issue #29: RX-accept handshake rejects */

#define ETH_PHY_TYPE_MICREL 0
#define ETH_PHY_TYPE_MOTORCOMM 1
static int eth_phy_type = ETH_PHY_TYPE_MICREL;

u32 PhyAddr;

typedef char EthernetFrame[XEMACPS_MAX_VLAN_FRAME_SIZE_JUMBO] __attribute__ ((aligned(64)));

/* Frames the host handed to the asynchronous path that are finished with,
 * sent or dropped (ethernet.h ETH_TX_ASYNC); read back through
 * REG_ZZ_ETH_TX_STATUS.  A u16 that wraps, and the driver counts the
 * difference. */
static volatile u16 rx_fifo_overruns = 0;
static volatile u16 eth_tx_host_done = 0;
static volatile u16 eth_tx_async_dropped = 0;
volatile char* TxFrame = (char*)TX_FRAME_ADDRESS;		/* Transmit buffer */

/*
 * Buffer descriptors are allocated in uncached memory. The memory is made
 * uncached by setting the attributes appropriately in the MMU table.
 */
#define RXBD_SPACE_BYTES XEmacPs_BdRingMemCalc(XEMACPS_BD_ALIGNMENT, RXBD_CNT)
#define TXBD_SPACE_BYTES XEmacPs_BdRingMemCalc(XEMACPS_BD_ALIGNMENT, TXBD_CNT)

#define PHY_DETECT_REG1 2
#define PHY_DETECT_REG2 3
#define PHY_ID_MARVELL	0x141
#define PHY_ID_MICREL_KSZ9031 0x22
#define ETH_INVALID_BACKLOG_SLOT 0xffff

static void XEmacPsSendHandler(void *Callback);
static void XEmacPsRecvHandler(void *Callback);
static void XEmacPsErrorHandler(void *Callback, u8 direction, u32 word);
LONG setup_phy(XEmacPs * EmacPsInstancePtr);
static LONG EmacPsSetupIntrSystem(XEmacPs *EmacPsInstancePtr, u16 EmacPsIntrId);
static void ethernet_clear_host_state();
static int ethernet_prepare_rx_bd(XEmacPs_BdRing *rxring, XEmacPs_Bd *rxbd);

#define XEMACPS_BD_TO_INDEX(ringptr, bdptr)				\
	(((u32)bdptr - (u32)(ringptr)->BaseBdAddr) / (ringptr)->Separation)

static u16 rx_bd_backlog_slot[RXBD_CNT];
/* Bits 23..22 of the GEM receive descriptor, indexed by the host backlog
 * slot.  The slot remains owned by the host until its serial is accepted, so
 * this verdict and the frame presented through the Zorro window cannot part
 * company. */
static u8 rx_backlog_csum[FRAME_MAX_BACKLOG];

static u16 ethernet_next_backlog_slot(u16 slot)
{
	slot++;
	if (slot >= FRAME_MAX_BACKLOG) {
		slot = 0;
	}
	return slot;
}

static u16 ethernet_previous_backlog_slot(u16 slot)
{
	if (slot == 0) {
		return FRAME_MAX_BACKLOG - 1;
	}
	return slot - 1;
}

static uint8_t *ethernet_backlog_slot_ptr(u16 slot)
{
	return (uint8_t *)(RX_BACKLOG_ADDRESS + slot * FRAME_SIZE);
}

static uint8_t *ethernet_backlog_payload_ptr(u16 slot)
{
	return ethernet_backlog_slot_ptr(slot) + RX_FRAME_PAD;
}

/*
 * THE ZORRO SIDE READS THROUGH L2, THIS SIDE WRITES AROUND IT.
 *
 * mntzorro.v's bulk path (the RX window at Zorro +0x2000, the framebuffer)
 * is an AXI master on the ACP with ARCACHE = 0xF, so every longword the
 * 68k reads is allocated in the PL310.  The backlog section is mapped
 * strongly ordered here, so the four header bytes written below go to DDR
 * and never touch that L2 line, and the GEM's DMA lands the payload in DDR
 * the same way.  A line the 68k has already read -- the header of the
 * presented slot, which every driver polls while it is empty -- is then
 * served stale from L2 until something evicts it: measured from the Amiga
 * side (AmiNetXDuo anxzz9000.device, A3000), the serial appeared 0.1-4 ms
 * after this handler had counted the frame, and often later, while the
 * status register said a frame was ready.  Drivers that poll in a loop
 * (ZZ9000Net.device) wait it out; an interrupt-driven one sees an
 * interrupt for a frame that is not there.  The payload has the same
 * exposure 128 frames later, when the slot comes round again.
 *
 * So the slot's lines are dropped from L2 whenever this side changes them:
 * after the header is written, and after it is cleared.  Slots are 2 KB
 * aligned and lines 32 bytes, so no line is shared with anything else.
 */
static void ethernet_backlog_slot_publish_from(u16 slot, u32 from, u32 bytes)
{
	/* Invalidate by physical address, a line at a time, one sync at the
	 * end.  Not Xil_L2CacheInvalidateRange(): that masks interrupts, turns
	 * the whole L2's line fills and write-back off for the duration and
	 * syncs after every line -- for a frame's 48 lines, inside the GEM's
	 * interrupt, with a gigabit sender 12 us apart.  Slots are 2 KB aligned
	 * and lines 32 bytes, so no line is shared with anything else. */
	u32 addr = (u32)ethernet_backlog_slot_ptr(slot) + from;
	u32 end  = addr + bytes;
	volatile u32 *inv  = (volatile u32 *)(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_PA_OFFSET);
	volatile u32 *sync = (volatile u32 *)(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_SYNC_OFFSET);

	addr &= ~31U;
	while (addr < end) {
		*inv = addr;
		/* bit 0 stays set while the line operation runs; a write that
		 * lands before it clears is lost (PL310 TRM), and a line the loop
		 * skipped is a frame the 68k reads stale: TCP drops it, the sender
		 * retransmits, and this looked like wire loss until the line
		 * count and the loss count matched. */
		while ((*inv & 1U) != 0U)
			;
		addr += 32U;
	}
	*sync = 0U;
	dsb();
}

static void ethernet_backlog_slot_publish(u16 slot, u32 bytes)
{
	ethernet_backlog_slot_publish_from(slot, 0, bytes);
}

static void ethernet_clear_backlog_slot(u16 slot)
{
	rx_backlog_csum[slot] = ETH_RX_META_NONE;
	memset(ethernet_backlog_slot_ptr(slot), 0, RX_FRAME_PAD);
	ethernet_backlog_slot_publish(slot, RX_FRAME_PAD);
}

void micrel_auto_negotiate(XEmacPs *xemacpsp, u32 phy_addr);
u32 micrel_auto_negotiate_step2(XEmacPs *xemacpsp, u32 phy_addr);

void XEmacPsClkSetup(XEmacPs *EmacPsInstancePtr, u16 EmacPsIntrId, int link_speed)
{
	u32 SlcrTxClkCntrl;
	//u32 CrlApbClkCntrl;

	if (GemVersion == 2)
	{
		// SLCR unlock
		*(volatile unsigned int *)(SLCR_UNLOCK_ADDR) = SLCR_UNLOCK_KEY_VALUE;
		if (EmacPsIntrId == XPS_GEM0_INT_ID) {
			// GEM0 clock configuration
			SlcrTxClkCntrl = *(volatile unsigned int *)(SLCR_GEM0_CLK_CTRL_ADDR);

			SlcrTxClkCntrl &= EMACPS_SLCR_DIV_MASK;

			if (link_speed == 100) {
				SlcrTxClkCntrl |= (XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV1 << 20);
				SlcrTxClkCntrl |= (XPAR_PS7_ETHERNET_0_ENET_SLCR_100MBPS_DIV0 << 8);
			} else if (link_speed == 1000) {
				SlcrTxClkCntrl |= (XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV1 << 20);
				SlcrTxClkCntrl |= (XPAR_PS7_ETHERNET_0_ENET_SLCR_1000MBPS_DIV0 << 8);
			} else if (link_speed == 10) {
				SlcrTxClkCntrl |= (XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV1 << 20);
				SlcrTxClkCntrl |= (XPAR_PS7_ETHERNET_0_ENET_SLCR_10MBPS_DIV0 << 8);
			} else {
				printf("XEmacPsClkSetup: invalid link speed %d\n", link_speed);
			}
			*(volatile unsigned int *)(SLCR_GEM0_CLK_CTRL_ADDR) = SlcrTxClkCntrl;
		} else if (EmacPsIntrId == XPS_GEM1_INT_ID) {
		}
		// SLCR lock
		*(unsigned int *)(SLCR_LOCK_ADDR) = SLCR_LOCK_KEY_VALUE;
	}
}

int init_ethernet_buffers() {
	XEmacPs* EmacPsInstancePtr = &EmacPsInstance;
	XEmacPs_Bd BdTemplate;
	XEmacPs_Bd *BdRxSet;
	XEmacPs_Bd *BdRxPtr;

	XEmacPs_Stop(EmacPsInstancePtr);

	/*
	 * RECEIVE GROUP-ADDRESSED FRAMES.  The Xilinx defaults the GEM ran with
	 * accept unicast to its own address and broadcast, nothing else: every
	 * multicast frame -- IPv6 neighbour solicitations to the solicited-node
	 * groups, router advertisements to all-nodes, mDNS, IGMP/MLD -- was
	 * dropped in the MAC before any ring saw it, so no stack behind this
	 * card could be found on IPv6 or by name, and no SANA-II multicast
	 * command could change that.  The hash is set to accept every group;
	 * the driver on the 68k keeps the filter its stack asked for
	 * (S2_ADDMULTICASTADDRESS) and drops the rest after a 14-byte look, the
	 * price every other Amiga card pays.  Options are taken while the
	 * device is stopped, which is what XEmacPs_SetOptions insists on.
	 */
	XEmacPs_SetOptions(EmacPsInstancePtr, XEMACPS_MULTICAST_OPTION);
	XEmacPs_WriteReg(EmacPsInstancePtr->Config.BaseAddress,
	                 XEMACPS_HASHL_OFFSET, 0xFFFFFFFFU);
	XEmacPs_WriteReg(EmacPsInstancePtr->Config.BaseAddress,
	                 XEMACPS_HASHH_OFFSET, 0xFFFFFFFFU);

	XEmacPs_BdClear(&BdTemplate);

	int Status = XEmacPs_BdRingCreate(&(XEmacPs_GetRxRing
				       (EmacPsInstancePtr)),
				       RX_BD_LIST_START_ADDRESS,
				       RX_BD_LIST_START_ADDRESS,
				       XEMACPS_BD_ALIGNMENT,
				       RXBD_CNT);
	if (Status != XST_SUCCESS) {
		printf("EMAC: Error setting up RxBD space, BdRingCreate\n");
		return XST_FAILURE;
	}

	Status = XEmacPs_BdRingClone(&(XEmacPs_GetRxRing(EmacPsInstancePtr)),
				      &BdTemplate, XEMACPS_RECV);
	if (Status != XST_SUCCESS) {
		printf("EMAC: Error setting up RxBD space, BdRingClone\n");
		return XST_FAILURE;
	}

	XEmacPs_BdClear(&BdTemplate);
	XEmacPs_BdSetStatus(&BdTemplate, XEMACPS_TXBUF_USED_MASK);

	// Create the TxBD ring
	Status = XEmacPs_BdRingCreate(&(XEmacPs_GetTxRing
				       (EmacPsInstancePtr)),
				       TX_BD_LIST_START_ADDRESS,
				       TX_BD_LIST_START_ADDRESS,
				       XEMACPS_BD_ALIGNMENT,
				       TXBD_CNT);
	if (Status != XST_SUCCESS) {
		printf("Error setting up TxBD space, BdRingCreate\n");
		return XST_FAILURE;
	}
	Status = XEmacPs_BdRingClone(&(XEmacPs_GetTxRing(EmacPsInstancePtr)), &BdTemplate, XEMACPS_SEND);
	if (Status != XST_SUCCESS) {
		printf("Error setting up TxBD space, BdRingClone\n");
		return XST_FAILURE;
	}

	Status = XEmacPs_BdRingAlloc(&
				      (XEmacPs_GetRxRing(EmacPsInstancePtr)),
				      RXBD_CNT, &BdRxSet);
	if (Status != XST_SUCCESS) {
		printf("EMAC: Error allocating RxBDs\n");
		return XST_FAILURE;
	}
	BdRxPtr = BdRxSet;
	for (int i=0; i<RXBD_CNT; i++) {
		Status = ethernet_prepare_rx_bd(&(XEmacPs_GetRxRing(EmacPsInstancePtr)), BdRxPtr);
		if (Status != XST_SUCCESS) {
			printf("EMAC: Error preparing RxBD\n");
			XEmacPs_BdRingUnAlloc(&(XEmacPs_GetRxRing(EmacPsInstancePtr)), RXBD_CNT, BdRxSet);
			ethernet_clear_host_state();
			return XST_FAILURE;
		}
		BdRxPtr = XEmacPs_BdRingNext(&(XEmacPs_GetRxRing(EmacPsInstancePtr)), BdRxPtr);
	}
	Status = XEmacPs_BdRingToHw(&(XEmacPs_GetRxRing(EmacPsInstancePtr)), RXBD_CNT, BdRxSet);
	if (Status != XST_SUCCESS) {
		printf("EMAC: Error committing RxBD to HW\n");
		XEmacPs_BdRingUnAlloc(&(XEmacPs_GetRxRing(EmacPsInstancePtr)), RXBD_CNT, BdRxSet);
		ethernet_clear_host_state();
		return XST_FAILURE;
	}

	XEmacPs_Start(EmacPsInstancePtr);
#if ETH_DEBUG_VERBOSE
	printf("EMAC: XEmacPs_Start done.\n");
#endif

	return XST_SUCCESS;
}

int ethernet_init() {
	XEmacPs_Config *Config;
	long Status;
	XEmacPs* EmacPsInstancePtr = &EmacPsInstance;

	frames_backlog = 0;
	frames_backlog_read = 0;
	frames_backlog_write = 0;
	frames_backlog_reserved = 0;
	frames_backlog_reserve = 0;

	DeviceErrors = 0;
	FramesTx = 0;
	FramesRx = 0;
	frame_serial = 0;
	frames_received = 0;
	for (int i = 0; i < RXBD_CNT; i++) {
		rx_bd_backlog_slot[i] = ETH_INVALID_BACKLOG_SLOT;
	}

	Config = XEmacPs_LookupConfig(XPAR_XEMACPS_0_DEVICE_ID);
	Status = XEmacPs_CfgInitialize(EmacPsInstancePtr, Config, Config->BaseAddress);

	if (Status != XST_SUCCESS) {
		printf("EMAC: Error in initialize\n");
		return XST_FAILURE;
	}

	GemVersion = ((Xil_In32(Config->BaseAddress + 0xFC)) >> 16) & 0xFFF;
	printf("EMAC: GemVersion: %ld\n", GemVersion);

	Status = XEmacPs_SetMacAddress(EmacPsInstancePtr, EmacPsMAC, 1);
	if (Status != XST_SUCCESS) {
		printf("EMAC: Error setting MAC address\n");
		return XST_FAILURE;
	}

	Status = XEmacPs_SetHandler(EmacPsInstancePtr,
					 XEMACPS_HANDLER_DMASEND,
					 (void *) XEmacPsSendHandler,
					 EmacPsInstancePtr);
	Status |=
		XEmacPs_SetHandler(EmacPsInstancePtr,
					XEMACPS_HANDLER_DMARECV,
					(void *) XEmacPsRecvHandler,
					EmacPsInstancePtr);
	Status |=
		XEmacPs_SetHandler(EmacPsInstancePtr, XEMACPS_HANDLER_ERROR,
					(void *) XEmacPsErrorHandler,
					EmacPsInstancePtr);

	if (Status != XST_SUCCESS) {
		printf("EMAC: Error assigning handlers\n");
		return XST_FAILURE;
	}

	// FIXME address space?
	/*
	 * The BDs need to be allocated in uncached memory. Hence the 1 MB
	 * address range that starts at address 0x0FF00000 is made uncached.
	 */
	Xil_SetTlbAttributes(RX_BD_LIST_START_ADDRESS, STRONG_ORDERED);
	Xil_SetTlbAttributes(RX_BACKLOG_ADDRESS, STRONG_ORDERED);
	//Xil_SetTlbAttributes(RX_FRAME_ADDRESS, 0xc02);
	//Xil_SetTlbAttributes(TX_FRAME_ADDRESS, 0xc02);

	XEmacPs_SetMdioDivisor(EmacPsInstancePtr, MDC_DIV_224);

	setup_phy(EmacPsInstancePtr);

	return XST_SUCCESS;
}

enum {
	ETH_TASK_SETUP,
	ETH_TASK_NEGOTIATE,
	ETH_TASK_INIT,
	ETH_TASK_READY
};

int ethernet_task_state = ETH_TASK_SETUP;

#define ETH_RX_INTERRUPT_MASK (XEMACPS_IXR_FRAMERX_MASK | XEMACPS_IXR_RX_ERR_MASK)
/*
 * Stop rearming RX BDs while there is still room for the descriptors that may
 * already be owned by the GEM. This avoids accepting frames that cannot fit in
 * the Amiga-facing backlog, and gives pause frames time to slow the sender.
 */
/* Pending = queued for the host + armed for the GEM.  Pause the wire when
 * the ring is nearly full and arm again once the host has drained it below
 * the low mark; with RXBD_CNT armed, what the host may leave queued without
 * a pause is HIGH - RXBD_CNT = 56 frames, which is what the driver reports
 * as the card's capacity (anxzz9000.device ZZ_ARM_RING_FRAMES_FORK). */
#define ETH_BACKLOG_HIGH_WATERMARK (FRAME_MAX_BACKLOG - 8)
#define ETH_BACKLOG_LOW_WATERMARK (FRAME_MAX_BACKLOG - RXBD_CNT + RXBD_CNT / 2)
#define ETH_PAUSE_QUANTUM 0x0800

static u16 ethernet_backlog_pending()
{
	return frames_backlog + frames_backlog_reserved;
}

static int ethernet_pause_rx_irq()
{
	if (ethernet_task_state != ETH_TASK_READY) {
		return 0;
	}

	XEmacPs_IntDisable(&EmacPsInstance, ETH_RX_INTERRUPT_MASK);
	return 1;
}

static void ethernet_resume_rx_irq(int paused)
{
	if (paused) {
		XEmacPs_IntEnable(&EmacPsInstance, ETH_RX_INTERRUPT_MASK);
	}
}

static void ethernet_send_pause_frame()
{
	XEmacPs* EmacPsInstancePtr = &EmacPsInstance;
	u32 BaseAddress = EmacPsInstancePtr->Config.BaseAddress;

	if (ethernet_task_state != ETH_TASK_READY || !BaseAddress) {
		return;
	}

	XEmacPs_WriteReg(BaseAddress, XEMACPS_TXPAUSE_OFFSET, ETH_PAUSE_QUANTUM);
	if (XEmacPs_SendPausePacket(EmacPsInstancePtr) == XST_SUCCESS) {
		rx_pause_frames++;
	}
}

static void ethernet_log_status(const char *reason) {
#if ETH_DEBUG_VERBOSE
	XEmacPs* EmacPsInstancePtr = &EmacPsInstance;
	u32 BaseAddress = EmacPsInstancePtr->Config.BaseAddress;

	printf("EMAC[%s]: state=%d backlog=%u reserved=%u pending=%u read=%u write=%u reserve=%u serial=%u rx=%lu tx=%lu drops=%d full=%d bp=%d pause=%d mismatch=%d ackrej=%d txrec=%d errors=%ld\n",
	       reason,
	       ethernet_task_state,
	       (unsigned int)frames_backlog,
	       (unsigned int)frames_backlog_reserved,
	       (unsigned int)ethernet_backlog_pending(),
	       (unsigned int)frames_backlog_read,
	       (unsigned int)frames_backlog_write,
	       (unsigned int)frames_backlog_reserve,
	       (unsigned int)frame_serial,
	       (unsigned long)frames_received,
	       (unsigned long)FramesTx,
	       frames_dropped,
	       frames_backlog_full,
	       rx_backpressure,
	       rx_pause_frames,
	       rx_slot_mismatch,
	       frames_ack_rejected,
	       tx_recoveries,
	       (long)DeviceErrors);

	if (!BaseAddress) {
		printf("EMAC[%s]: registers unavailable\n", reason);
		return;
	}

	XEmacPs_BdRing* rxring = &(XEmacPs_GetRxRing(EmacPsInstancePtr));
	XEmacPs_BdRing* txring = &(XEmacPs_GetTxRing(EmacPsInstancePtr));

	printf("EMAC[%s]: nwctrl=%08lx isr=%08lx imr=%08lx rxsr=%08lx txsr=%08lx\n",
	       reason,
	       (unsigned long)XEmacPs_ReadReg(BaseAddress, XEMACPS_NWCTRL_OFFSET),
	       (unsigned long)XEmacPs_ReadReg(BaseAddress, XEMACPS_ISR_OFFSET),
	       (unsigned long)XEmacPs_ReadReg(BaseAddress, XEMACPS_IMR_OFFSET),
	       (unsigned long)XEmacPs_ReadReg(BaseAddress, XEMACPS_RXSR_OFFSET),
	       (unsigned long)XEmacPs_ReadReg(BaseAddress, XEMACPS_TXSR_OFFSET));

	printf("EMAC[%s]: rxbd free=%lu hw=%lu pre=%lu post=%lu all=%lu txbd free=%lu hw=%lu pre=%lu post=%lu all=%lu\n",
	       reason,
	       (unsigned long)rxring->FreeCnt,
	       (unsigned long)rxring->HwCnt,
	       (unsigned long)rxring->PreCnt,
	       (unsigned long)rxring->PostCnt,
	       (unsigned long)rxring->AllCnt,
	       (unsigned long)txring->FreeCnt,
	       (unsigned long)txring->HwCnt,
	       (unsigned long)txring->PreCnt,
	       (unsigned long)txring->PostCnt,
	       (unsigned long)txring->AllCnt);
#else
	(void)reason;
#endif
}

static void ethernet_clear_host_state() {
	frames_backlog = 0;
	frames_backlog_read = 0;
	frames_backlog_write = 0;
	frames_backlog_reserved = 0;
	frames_backlog_reserve = 0;
	frame_serial = 0;
	frames_received = 0;
	FramesRx = 0;
	FramesTx = 0;
	frames_dropped = 0;
	frames_backlog_full = 0;
	eth_tx_async_dropped = 0;
	rx_backpressure = 0;
	rx_pause_frames = 0;
	rx_slot_mismatch = 0;

	for (int i = 0; i < RXBD_CNT; i++) {
		rx_bd_backlog_slot[i] = ETH_INVALID_BACKLOG_SLOT;
	}

	for (int i = 0; i < FRAME_MAX_BACKLOG; i++) {
		ethernet_clear_backlog_slot(i);
	}

	mntzorro_write(MNTZ_BASE_ADDR, MNTZORRO_REG4, 0);
}

static int ethernet_restart_dma(const char *reason) {
	XEmacPs* EmacPsInstancePtr = &EmacPsInstance;
	u32 BaseAddress = EmacPsInstancePtr->Config.BaseAddress;

	ethernet_log_status(reason);

	XEmacPs_Stop(EmacPsInstancePtr);

	if (BaseAddress) {
		u32 status;

		status = XEmacPs_ReadReg(BaseAddress, XEMACPS_TXSR_OFFSET);
		XEmacPs_WriteReg(BaseAddress, XEMACPS_TXSR_OFFSET, status);

		status = XEmacPs_ReadReg(BaseAddress, XEMACPS_RXSR_OFFSET);
		XEmacPs_WriteReg(BaseAddress, XEMACPS_RXSR_OFFSET, status);

		status = XEmacPs_ReadReg(BaseAddress, XEMACPS_ISR_OFFSET);
		XEmacPs_WriteReg(BaseAddress, XEMACPS_ISR_OFFSET, status);
	}

	ethernet_clear_host_state();

	int Status = init_ethernet_buffers();
	if (Status != XST_SUCCESS) {
		printf("EMAC: DMA restart failed (%s): %d\n", reason, Status);
		return XST_FAILURE;
	}

	ethernet_log_status("dma-restart-after");
	return XST_SUCCESS;
}

void ethernet_reset_for_amiga() {
	ethernet_log_status("amiga-reset-before");

	if (ethernet_task_state == ETH_TASK_READY) {
		ethernet_restart_dma("amiga-reset");
	} else {
		int paused = ethernet_pause_rx_irq();
		ethernet_clear_host_state();
		ethernet_resume_rx_irq(paused);
	}

	ethernet_log_status("amiga-reset-after");
}

void ethernet_task() {
	XEmacPs* EmacPsInstancePtr = &EmacPsInstance;

	if (ethernet_task_state == ETH_TASK_SETUP) {
		// FIXME
		EmacPsSetupIntrSystem(EmacPsInstancePtr, EMACPS_IRPT_INTR);

		ethernet_task_state = ETH_TASK_NEGOTIATE;
	} else if (ethernet_task_state == ETH_TASK_NEGOTIATE) {
		int complete = micrel_auto_negotiate_step2(EmacPsInstancePtr, PhyAddr);

		if (complete) {
			ethernet_task_state = ETH_TASK_INIT;
		}
	} else if (ethernet_task_state == ETH_TASK_INIT) {
		// init_ethernet_buffers() also starts EmacPS
		printf("EMAC: init_ethernet_buffers\n");

		u16 status = init_ethernet_buffers();
		if (status != XST_SUCCESS) {
			printf("EMAC: init_ethernet_buffers() error\n");
		}

		ethernet_task_state = ETH_TASK_READY;
	} else {
		// ETH_TASK_READY
	}
}


static void XEmacPsSendHandler(void *Callback)
{
	XEmacPs_Bd *BdTxPtr;
	XEmacPs *EmacPsInstancePtr = (XEmacPs *) Callback;

	u32 status = XEmacPs_ReadReg(EmacPsInstancePtr->Config.BaseAddress, XEMACPS_TXSR_OFFSET);
	XEmacPs_WriteReg(EmacPsInstancePtr->Config.BaseAddress, XEMACPS_TXSR_OFFSET, status);

	//printf("XEMACPS_TXSR status: %lu\n", status);

	/* Every BD the GEM has finished, not one per interrupt: two frames that
	 * complete before this runs raise one interrupt, and a BD left in the
	 * hardware state is a slot the asynchronous path never gets back. */
	while (XEmacPs_BdRingFromHwTx(&(XEmacPs_GetTxRing(EmacPsInstancePtr)), 1, &BdTxPtr) == 1) {
		status = XEmacPs_BdGetStatus(BdTxPtr);

		/*printf("BD status: ");
		if (status&XEMACPS_TXBUF_USED_MASK) printf("USED ");
		if (status&XEMACPS_TXBUF_WRAP_MASK) printf("WRAP ");
		if (status&XEMACPS_TXBUF_RETRY_MASK) printf("RETRY "); // retry limit exceeded
		if (status&XEMACPS_TXBUF_URUN_MASK) printf("URUN"); // tx underrun
		if (status&XEMACPS_TXBUF_EXH_MASK) printf("EXH "); // buffers exhausted
		if (status&XEMACPS_TXBUF_TCP_MASK) printf("TCP "); // late collision
		if (status&XEMACPS_TXBUF_NOCRC_MASK) printf("NOCRC "); // no crc
		if (status&XEMACPS_TXBUF_LAST_MASK) printf("LAST ");
		if (status&XEMACPS_TXBUF_LEN_MASK) printf("LEN ");
		printf("\n");*/

		status = XEmacPs_BdRingFree(&(XEmacPs_GetTxRing(EmacPsInstancePtr)), 1, BdTxPtr);

		if (status != XST_SUCCESS) {
			printf("XEmacPs_BdRingFree error: %lu\n",status);
			return;
		}

	    XEmacPs_BdSetStatus(BdTxPtr, XEMACPS_TXBUF_USED_MASK); // XEMACPS_TXBUF_WRAP_MASK

	    FramesTx++;
	    eth_tx_host_done++;
	}
}

static int ethernet_prepare_rx_bd(XEmacPs_BdRing *rxring, XEmacPs_Bd *rxbd) {
	if (ethernet_backlog_pending() >= ETH_BACKLOG_HIGH_WATERMARK) {
		rx_backpressure = 1;
		ethernet_send_pause_frame();
		return XST_FAILURE;
	}

	u32 bd_index = XEMACPS_BD_TO_INDEX(rxring, rxbd);
	u16 backlog_slot = frames_backlog_reserve;

	ethernet_clear_backlog_slot(backlog_slot);
	rx_bd_backlog_slot[bd_index] = backlog_slot;
	frames_backlog_reserve = ethernet_next_backlog_slot(frames_backlog_reserve);
	frames_backlog_reserved++;

	XEmacPs_BdClearRxNew(rxbd);
	XEmacPs_BdSetAddressRx(rxbd, ethernet_backlog_payload_ptr(backlog_slot));

	return XST_SUCCESS;
}

static void ethernet_unprepare_rx_bd(XEmacPs_BdRing *rxring, XEmacPs_Bd *rxbd) {
	u32 bd_index = XEMACPS_BD_TO_INDEX(rxring, rxbd);
	u16 backlog_slot = rx_bd_backlog_slot[bd_index];

	if (backlog_slot == ETH_INVALID_BACKLOG_SLOT) {
		return;
	}

	rx_bd_backlog_slot[bd_index] = ETH_INVALID_BACKLOG_SLOT;
	if (frames_backlog_reserved > 0) {
		frames_backlog_reserved--;
	}

	/* This is only used immediately after preparing the newest BD. */
	frames_backlog_reserve = ethernet_previous_backlog_slot(frames_backlog_reserve);
	ethernet_clear_backlog_slot(backlog_slot);
}

void ethernet_alloc_rx_frames() {
	XEmacPs* EmacPsInstancePtr = &EmacPsInstance;
	XEmacPs_BdRing* rxring = &(XEmacPs_GetRxRing(EmacPsInstancePtr));
	XEmacPs_Bd* rxbd;

	if (ethernet_backlog_pending() >= ETH_BACKLOG_HIGH_WATERMARK) {
		rx_backpressure = 1;
		ethernet_send_pause_frame();
		return;
	}

	int free_bds = XEmacPs_BdRingGetFreeCnt(rxring);

	for (int i=0; i<free_bds && ethernet_backlog_pending() < ETH_BACKLOG_HIGH_WATERMARK; i++) {

		int Status = XEmacPs_BdRingAlloc(rxring, 1, &rxbd);
		if (Status != XST_SUCCESS) {
			printf("EMAC: Error allocating RxBD\n");
		} else {
			Status = ethernet_prepare_rx_bd(rxring, rxbd);
			if (Status != XST_SUCCESS) {
				XEmacPs_BdRingUnAlloc(rxring, 1, rxbd);
				break;
			}

			Status = XEmacPs_BdRingToHw(rxring, 1, rxbd);
			if (Status != XST_SUCCESS) {
				printf("EMAC: Error committing RxBD to HW\n");

				ethernet_unprepare_rx_bd(rxring, rxbd);
				XEmacPs_BdRingUnAlloc(rxring, 1, rxbd); // FIXME double check
				break;
			}
		}
	}

	if (!free_bds) {
		printf("EMAC: no BDs free for allocation\n");
	}
}

static void XEmacPsRecvHandler(void *Callback)
{
	u32 status;
	XEmacPs* EmacPsInstancePtr = (XEmacPs *) Callback;

	XEmacPs_BdRing* rxring = &(XEmacPs_GetRxRing(EmacPsInstancePtr));
	XEmacPs_Bd* rxbdset, *cur_bd_ptr;

	int num_rx_bufs = XEmacPs_BdRingFromHwRx(rxring, RXBD_CNT, &rxbdset);

	// we immediately process the incoming frame.
	// main task will then signal the Amiga via interrupt
	// driver on Amiga side will call ethernet_receive_frame after copying the frame
	// and this will free up the EmacPS receive buffer again.

	if (num_rx_bufs > 0) {
		//printf("EMAC: num_rx_bufs %d\n", num_rx_bufs);

		cur_bd_ptr = rxbdset;

		for (int i=0; i<num_rx_bufs; i++) {
			u32 bd_status = XEmacPs_BdRead(cur_bd_ptr, XEMACPS_BD_STAT_OFFSET);

			frame_serial++;
			/* 0 and 1 are reserved values the RX-accept handshake treats
			 * specially, so a real frame must never be tagged with either:
			 *   0 = empty-slot / "no frame" sentinel — the driver skips an
			 *       all-zero header without acking, and the handshake rejects
			 *       acked_serial == 0. A frame tagged 0 would be rejected
			 *       forever (frames_backlog_read never advances) → RX stalls.
			 *   1 = legacy bare-advance — old drivers write a constant 1, which
			 *       must bypass validation for backward compat. A frame tagged
			 *       1 would be left unprotected by the handshake (a stray or
			 *       duplicate legacy-style ack could consume it unread).
			 * frame_serial is a u16, so a plain increment would emit 0 once per
			 * 65536-frame wrap, and 1 on the first frame after reset and once
			 * per wrap. frame_serial reaches 0 only by wrapping 0xffff->0 and 1
			 * only from the post-reset 0->1, so a single jump to 2 skips both.
			 * Real serials therefore stay in [2, 0xffff] (issue #29). */
			if (frame_serial == 0 || frame_serial == 1)
				frame_serial = 2;

			//printf("RX ser: %d\n",frame_serial);

			u32 bd_idx = XEMACPS_BD_TO_INDEX(rxring, cur_bd_ptr);
			int rx_bytes = XEmacPs_BdGetLength(cur_bd_ptr);
			u16 backlog_slot = rx_bd_backlog_slot[bd_idx];

			if (frames_backlog_reserved > 0) {
				frames_backlog_reserved--;
			}
			rx_bd_backlog_slot[bd_idx] = ETH_INVALID_BACKLOG_SLOT;

			//printf("EMAC: RX: %d [%d] bd_idx: %d slot: %d\n", frame_serial, rx_bytes, bd_idx, backlog_slot);

			if (backlog_slot == ETH_INVALID_BACKLOG_SLOT) {
				frames_dropped++;
			} else if (rx_bytes > (FRAME_SIZE - RX_FRAME_PAD)) {
				frames_dropped++;
				ethernet_clear_backlog_slot(backlog_slot);
			} else if (backlog_slot != frames_backlog_write || frames_backlog >= FRAME_MAX_BACKLOG) {
				if (frames_backlog >= FRAME_MAX_BACKLOG) {
					frames_backlog_full++;
				}
				frames_dropped++;
				rx_slot_mismatch++;
				ethernet_clear_backlog_slot(backlog_slot);
			} else {
				uint8_t* frame_bl_ptr = ethernet_backlog_slot_ptr(backlog_slot);
				/* With RX checksum offload enabled, descriptor bits 23..22 are
				 * none, IP-only, IP+TCP, or IP+UDP.  Preserve them beside the
				 * slot; REG_ZZ_ETH_RX_META exposes the verdict for exactly the
				 * slot selected by frames_backlog_read. */
				rx_backlog_csum[backlog_slot] =
					(u8)((bd_status & XEMACPS_RXBUF_IDMATCH_MASK) >> 22);
				/*
				 * THE ORDER IS THE POINT.  The 68k starts copying the moment
				 * the header's line shows the serial, so every payload line
				 * must be dropped from L2 before the header is written, and
				 * the header's own line after.  Dropping header first and
				 * payload after left a window in which a driver already
				 * draining the slot before read payload lines the L2 still
				 * held from the slot's last use or from prefetch past the
				 * polled header: about one frame in a hundred failed its
				 * checksum and was retransmitted.  Not the header's line
				 * alone either: while a slot stood empty and presented, the
				 * L2 prefetched past the line the 68k polled, and half the
				 * frames then read back with a stale IP header.  With 64
				 * descriptors armed the interrupt has time for 48 lines.
				 */
				if (rx_bytes + RX_FRAME_PAD > 32U)
					ethernet_backlog_slot_publish_from(backlog_slot, 32U,
					                                   rx_bytes + RX_FRAME_PAD - 32U);
				*(frame_bl_ptr)   = (rx_bytes&0xff00)>>8;
				*(frame_bl_ptr+1) = (rx_bytes&0xff);
				*(frame_bl_ptr+2) = (frame_serial&0xff00)>>8;
				*(frame_bl_ptr+3) = (frame_serial&0xff);
				ethernet_backlog_slot_publish_from(backlog_slot, 0U, 32U);

				frames_backlog_write = ethernet_next_backlog_slot(frames_backlog_write);
				frames_backlog++;

				//printf("bd %d [%d] armed slot %p\n", bd_idx, rx_bytes, frame_bl_ptr);
			}

			XEmacPs_BdClearRxNew(cur_bd_ptr);
			cur_bd_ptr = XEmacPs_BdRingNext(rxring, cur_bd_ptr);

			frames_received++;
		}

		if (ethernet_backlog_pending() >= ETH_BACKLOG_HIGH_WATERMARK) {
			rx_backpressure = 1;
			ethernet_send_pause_frame();
		}

		int Status = XEmacPs_BdRingFree(rxring, num_rx_bufs, rxbdset);
		if (Status != XST_SUCCESS) {
			//printf("EMAC: Error freeing RxBDs\n");
		} else {
			//printf("EMAC: freed %d RxBDs\n", num_rx_bufs);
		}

		ethernet_alloc_rx_frames();

		//printf("EMAC: backlog %d read %d write %d\n", frames_backlog, frames_backlog_read, frames_backlog_write);
	}

	status = XEmacPs_ReadReg(EmacPsInstancePtr->Config.BaseAddress, XEMACPS_RXSR_OFFSET);
	XEmacPs_WriteReg(EmacPsInstancePtr->Config.BaseAddress, XEMACPS_RXSR_OFFSET, status);
}

uint8_t* ethernet_current_receive_ptr() {
	return (uint8_t*)(RX_BACKLOG_ADDRESS+frames_backlog_read*FRAME_SIZE);
}

int ethernet_get_backlog() {
	return frames_backlog;
}

u16 ethernet_get_rx_status() {
	u16 ready = frames_backlog;
	u16 reserved = frames_backlog_reserved;

	if (ready > 0xff) {
		ready = 0xff;
	}
	if (reserved > 0x7f) {
		reserved = 0x7f;
	}

	return (rx_backpressure ? 0x8000 : 0) | (reserved << 8) | ready;
}

u16 ethernet_get_rx_stats() {
	u16 dropped = frames_dropped;
	u16 pause = rx_pause_frames;

	if (dropped > 0xff) {
		dropped = 0xff;
	}
	if (pause > 0xff) {
		pause = 0xff;
	}

	return (dropped << 8) | pause;
}

u16 ethernet_get_rx_meta() {
	u16 verdict = ETH_RX_META_NONE;
	u16 capabilities = 0;

	if (frames_backlog > 0) {
		verdict = rx_backlog_csum[frames_backlog_read] & ETH_RX_META_MASK;
	}

	/* Advertise only engines which are actually enabled in the GEM.  The TX
	 * bit lets a driver zero the transport checksum field for full checksum
	 * insertion without assuming the Xilinx library's default options. */
	if (XEmacPs_IsRxCsum(&EmacPsInstance))
		capabilities |= ETH_RX_META_PRESENT;
	if (XEmacPs_IsTxCsum(&EmacPsInstance))
		capabilities |= ETH_TX_CSUM_PRESENT;

	return capabilities | verdict;
}

int ethernet_receive_frame(u16 acked_serial) {
	//printf("[eth rx] backlog %d read %d write %d\n", frames_backlog, frames_backlog_read, frames_backlog_write);

	int paused = ethernet_pause_rx_irq();
	if (frames_backlog>0) {
		/* Defense-in-depth (issue #29): only consume the presented frame when
		 * the Amiga's ack actually corresponds to it. The Amiga writes the
		 * serial of the frame it just read into the RX-accept register; we
		 * compare it to the serial stored in the presented backlog slot.
		 *
		 * Why: a driver that acks an EMPTY (firmware-cleared) slot, or that
		 * races a frame landing in the read slot between its read and its ack,
		 * would otherwise make us advance past a frame the Amiga never read,
		 * silently dropping it — the original issue #29 stall. An empty slot
		 * carries serial 0; a mismatched ack carries a different serial. In
		 * both cases we refuse to advance and leave the frame for the Amiga.
		 *
		 * Backward compatibility: legacy drivers write a constant 1 instead of
		 * the real serial. We honour acked_serial == 1 as a bare advance so
		 * those drivers keep working unchanged (the check is then a no-op);
		 * reject 0. The serial generator skips both 0 and 1 (see frame_serial
		 * above), so a handshake driver never emits either as a real serial —
		 * value 1 is therefore only ever a legacy ack, and every real frame is
		 * protected by the exact-match branch below. */
		uint8_t* slot = ethernet_current_receive_ptr();
		u16 presented = ((u16)slot[2] << 8) | slot[3];
		int consume;
		if (acked_serial == 0) {
			consume = 0;                            /* empty / invalid ack */
		} else if (acked_serial == 1) {
			consume = 1;                            /* legacy bare advance */
		} else {
			consume = (acked_serial == presented);  /* handshake: must match */
		}

		if (consume) {
			uint16_t consumed_slot = frames_backlog_read;
			frames_backlog_read = ethernet_next_backlog_slot(frames_backlog_read);
			frames_backlog--;
			ethernet_clear_backlog_slot(consumed_slot);
			if (frames_backlog == 0) {
				ethernet_clear_backlog_slot(frames_backlog_read);
			}
		} else {
			frames_ack_rejected++;
		}
	} else {
		// this is NOT an error, Amiga wants data and there is no data on RX buffers
	}

	if (rx_backpressure && ethernet_backlog_pending() <= ETH_BACKLOG_LOW_WATERMARK) {
		rx_backpressure = 0;
		ethernet_alloc_rx_frames();
	}
	ethernet_resume_rx_irq(paused);

	return(frames_backlog_read);
}

void ethernet_send_frame_async(u16 slot, u16 frame_size) {
	XEmacPs* EmacPsInstancePtr = &EmacPsInstance;
	XEmacPs_Bd *BdTxPtr;

	if (ethernet_task_state != ETH_TASK_READY || frame_size == 0) {
		eth_tx_async_dropped++;
		eth_tx_host_done++;
		return;
	}

	/* The TX window's section is strongly ordered and the 68k never reads
	 * it, so there is no cached line to drop: the bytes are in DDR. */
	/* The driver keeps at most TXBD_CNT in flight and reuses a slot only
	 * after the status count says its frame is done, which the send handler
	 * counts after freeing the BD: this cannot fail for want of one. */
	LONG Status = XEmacPs_BdRingAlloc(&(XEmacPs_GetTxRing(EmacPsInstancePtr)), 1, &BdTxPtr);
	if (Status != XST_SUCCESS) {
		eth_tx_async_dropped++;
		eth_tx_host_done++;
		ethernet_log_status("tx-async-bd-alloc-error");
		return;
	}

	XEmacPs_BdSetAddressTx(BdTxPtr, (UINTPTR)TxFrame + (UINTPTR)slot * FRAME_SIZE);
	XEmacPs_BdSetLength(BdTxPtr, frame_size);
	XEmacPs_BdClearTxUsed(BdTxPtr);
	XEmacPs_BdSetLast(BdTxPtr);

	Status = XEmacPs_BdRingToHw(&(XEmacPs_GetTxRing(EmacPsInstancePtr)), 1, BdTxPtr);
	if (Status != XST_SUCCESS) {
		XEmacPs_BdRingUnAlloc(&(XEmacPs_GetTxRing(EmacPsInstancePtr)), 1, BdTxPtr);
		eth_tx_async_dropped++;
		eth_tx_host_done++;
		ethernet_log_status("tx-async-bd-to-hw-error");
		return;
	}

	XEmacPs_Transmit(EmacPsInstancePtr);
}

u32 ethernet_get_errors() {
	return ((u32)rx_fifo_overruns << 16) | (DeviceErrors & 0xffffU);
}

u16 ethernet_get_tx_status() {
	return (u16)(ETH_TX_STATUS_PRESENT | (eth_tx_host_done & ETH_TX_STATUS_COUNT));
}

u32 get_frames_received() {
	return frames_received;
}

uint8_t* ethernet_get_mac_address_ptr() {
	return (uint8_t*)&EmacPsMAC;
}

void ethernet_update_mac_address() {
	XEmacPs* EmacPsInstancePtr = &EmacPsInstance;

	if (ethernet_task_state != ETH_TASK_READY) {
		return;
	}

	printf("Ethernet: New MAC address %x %x %x %x %x %x\n",
			EmacPsMAC[0],EmacPsMAC[1],EmacPsMAC[2],EmacPsMAC[3],EmacPsMAC[4],EmacPsMAC[5]);
	ethernet_log_status("mac-update-before");

	XEmacPs_Stop(EmacPsInstancePtr);
	ethernet_clear_host_state();

	int Status = XEmacPs_SetMacAddress(EmacPsInstancePtr, EmacPsMAC, 1);
	if (Status != XST_SUCCESS) {
		printf("EMAC: Error setting MAC address\n");
	}

	ethernet_restart_dma("mac-update-restart");

	ethernet_log_status("mac-update-after");
}

static void XEmacPsErrorHandler(void *Callback, u8 Direction, u32 ErrorWord)
{
	//XEmacPs *EmacPsInstancePtr = (XEmacPs *) Callback;

	DeviceErrors++;

	switch (Direction) {
	case XEMACPS_RECV:
		if (ErrorWord & XEMACPS_RXSR_HRESPNOK_MASK) {
			printf("EMAC: Receive DMA error\n");
		}
		if (ErrorWord & XEMACPS_RXSR_RXOVR_MASK) {
			/* the GEM's FIFO overflowed before its DMA reached DDR: a frame
			 * lost that no backlog counter sees; REG_ZZ_ETH_ERRORS says */
			rx_fifo_overruns++;
			printf("EMAC: Receive over run\n");
		}
		if (ErrorWord & XEMACPS_RXSR_BUFFNA_MASK) {
			// RX descriptors exhausted: frames keep arriving but nothing on the
			// Amiga side is draining them (no TCP stack / driver up). Expected and
			// self-healing once RX is consumed. Keep the recovery attempt on the
			// same cadence, but rate-limit the console line so an idle board with
			// no stack doesn't flood the UART with a per-frame message.
			// signal to host that frames are available
			frames_dropped++;
			frames_received++;
			if (frames_dropped%10 == 0) {
				ethernet_alloc_rx_frames();
			}
			if (frames_dropped%1000 == 0) {
				printf("ETHDROP: %d\n",frames_dropped);
			}
		}
		break;
	case XEMACPS_SEND:
		if (ErrorWord & XEMACPS_TXSR_HRESPNOK_MASK) {
			printf("EMAC: Transmit DMA error\n");
		}
		if (ErrorWord & XEMACPS_TXSR_URUN_MASK) {
			printf("EMAC: Transmit under run\n");
		}
		if (ErrorWord & XEMACPS_TXSR_BUFEXH_MASK) {
			printf("EMAC: Transmit buffer exhausted\n");
		}
		if (ErrorWord & XEMACPS_TXSR_RXOVR_MASK) {
			printf("EMAC: Transmit retry excessed limits\n");
		}
		if (ErrorWord & XEMACPS_TXSR_FRAMERX_MASK) {
			printf("EMAC: Transmit collision\n");
		}
		if (ErrorWord & XEMACPS_TXSR_USEDREAD_MASK) {
			printf("EMAC: Transmit buffer not available\n");
		}
		break;
	}
	/*
	 * Bypassing the reset functionality as the default tx status for q0 is
	 * USED BIT READ. so, the first interrupt will be tx used bit and it resets
	 * the core always.
	 */
	if (GemVersion == 2) {
		//EmacPsResetDevice(EmacPsInstancePtr);
	}
}

u32 XEmacPsDetectPHY(XEmacPs * EmacPsInstancePtr)
{
	u32 PhyAddr;
	u32 Status;
	u16 PhyReg1;
	u16 PhyReg2;

	for (PhyAddr = 0; PhyAddr <= 31; PhyAddr++) {
		Status = XEmacPs_PhyRead(EmacPsInstancePtr, PhyAddr,
					  PHY_DETECT_REG1, &PhyReg1);

		Status |= XEmacPs_PhyRead(EmacPsInstancePtr, PhyAddr,
					   PHY_DETECT_REG2, &PhyReg2);

		if ((Status == XST_SUCCESS) &&
		    (PhyReg1 > 0x0000) && (PhyReg1 < 0xffff) &&
		    (PhyReg2 > 0x0000) && (PhyReg2 < 0xffff)) {
			/* Found a valid PHY address */
			return PhyAddr;
		}
	}

	return PhyAddr;		/* default to 32(max of iteration) */
}

LONG setup_phy(XEmacPs * EmacPsInstancePtr)
{
	u16 PhyIdentity;

	PhyAddr = XEmacPsDetectPHY(EmacPsInstancePtr);

	if (PhyAddr >= 32) {
		printf("EMAC: Error detecting PHY\n");
		return XST_FAILURE;
	}

	XEmacPs_PhyRead(EmacPsInstancePtr, PhyAddr, PHY_DETECT_REG1, &PhyIdentity);

	if (PhyIdentity == PHY_ID_MICREL_KSZ9031) {
		eth_phy_type = ETH_PHY_TYPE_MICREL;
		printf("EMAC: MICREL KSZ9031 PHY detected\n");
		micrel_auto_negotiate(EmacPsInstancePtr, PhyAddr);
		return XST_SUCCESS;
	}
	else if (PhyIdentity == 0x4f51) {
		// black 2022 ZYNQ module with new PHY MotorComm YT8531S
		eth_phy_type = ETH_PHY_TYPE_MOTORCOMM;
		printf("EMAC: MOTORCOMM TY8531S PHY detected\n");
		micrel_auto_negotiate(EmacPsInstancePtr, PhyAddr);
		return XST_SUCCESS;
	}
	else {
		printf("EMAC: Unsupported PHY with id 0x%x\n",PhyIdentity);
	}

	return XST_FAILURE;
}

#define ADVERTISE_10HALF	0x0020  /* Try for 10mbps half-duplex  */
#define ADVERTISE_1000XFULL	0x0020  /* Try for 1000BASE-X full-duplex */
#define ADVERTISE_10FULL	0x0040  /* Try for 10mbps full-duplex  */
#define ADVERTISE_1000XHALF	0x0040  /* Try for 1000BASE-X half-duplex */
#define ADVERTISE_100HALF	0x0080  /* Try for 100mbps half-duplex */
#define ADVERTISE_1000XPAUSE	0x0080  /* Try for 1000BASE-X pause    */
#define ADVERTISE_100FULL	0x0100  /* Try for 100mbps full-duplex */
#define ADVERTISE_1000XPSE_ASYM	0x0100  /* Try for 1000BASE-X asym pause */
#define ADVERTISE_100BASE4	0x0200  /* Try for 100mbps 4k packets  */

#define ADVERTISE_100_AND_10	(ADVERTISE_10FULL | ADVERTISE_100FULL | ADVERTISE_10HALF | ADVERTISE_100HALF)
#define ADVERTISE_100		(ADVERTISE_100FULL | ADVERTISE_100HALF)
#define ADVERTISE_10		(ADVERTISE_10FULL | ADVERTISE_10HALF)

#define ADVERTISE_1000		0x0300

#define IEEE_ASYMMETRIC_PAUSE_MASK				0x0800
#define IEEE_PAUSE_MASK							0x0400
#define IEEE_AUTONEG_ERROR_MASK					0x8000

#define IEEE_CONTROL_REG_OFFSET					0
#define IEEE_STATUS_REG_OFFSET					1
#define IEEE_AUTONEGO_ADVERTISE_REG				4
#define IEEE_PARTNER_ABILITIES_1_REG_OFFSET		5
#define IEEE_PARTNER_ABILITIES_2_REG_OFFSET		8
#define IEEE_1000BASET_CONTROL_REG  9
#define IEEE_1000BASET_STATUS_REG	10
#define IEEE_COPPER_SPECIFIC_CONTROL_REG		16
#define IEEE_SPECIFIC_STATUS_REG				17
#define IEEE_COPPER_SPECIFIC_STATUS_REG_2		19
#define IEEE_EXT_PHY_SPECIFIC_CONTROL_REG   	20
#define IEEE_CONTROL_REG_MAC					21
#define IEEE_PAGE_ADDRESS_REGISTER				22

#define IEEE_CTRL_1GBPS_LINKSPEED_MASK			0x2040
#define IEEE_CTRL_LINKSPEED_MASK				0x0040
#define IEEE_CTRL_LINKSPEED_1000M				0x0040
#define IEEE_CTRL_LINKSPEED_100M				0x2000
#define IEEE_CTRL_LINKSPEED_10M					0x0000
#define IEEE_CTRL_RESET_MASK					0x8000
#define IEEE_CTRL_AUTONEGOTIATE_ENABLE			0x1000
#define IEEE_STAT_AUTONEGOTIATE_CAPABLE			0x0008
#define IEEE_STAT_AUTONEGOTIATE_COMPLETE		0x0020
#define IEEE_STAT_AUTONEGOTIATE_RESTART			0x0200
#define IEEE_STAT_1GBPS_EXTENSIONS				0x0100
#define IEEE_AN1_ABILITY_MASK					0x1FE0
#define IEEE_AN3_ABILITY_MASK_1GBPS				0x0C00
#define IEEE_AN1_ABILITY_MASK_100MBPS			0x0380
#define IEEE_AN1_ABILITY_MASK_10MBPS			0x0060
#define IEEE_RGMII_TXRX_CLOCK_DELAYED_MASK		0x0030

#define IEEE_1000BASE_STATUS_REG 0x0a

void micrel_auto_negotiate(XEmacPs *xemacpsp, u32 phy_addr)
{
	u16 control;
	u16 status;
	// FIXME make configurable
	int link_speed = 100;

	if (eth_phy_type == ETH_PHY_TYPE_MOTORCOMM) {
		printf("PHY: Start Ethernet PHY auto negotiation (MotorComm)\n");

		// access IEEE MII regs
		XEmacPs_PhyWrite(xemacpsp, phy_addr, 0x100, 0x6);
	} else {
		printf("PHY: Start Ethernet PHY auto negotiation (Micrel)\n");
	}

	XEmacPs_PhyWrite(xemacpsp, phy_addr, IEEE_PAGE_ADDRESS_REGISTER, 2);
	XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_CONTROL_REG_MAC, &control);
	control |= IEEE_RGMII_TXRX_CLOCK_DELAYED_MASK;
	XEmacPs_PhyWrite(xemacpsp, phy_addr, IEEE_CONTROL_REG_MAC, control);
	XEmacPs_PhyWrite(xemacpsp, phy_addr, IEEE_PAGE_ADDRESS_REGISTER, 0);

	XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_AUTONEGO_ADVERTISE_REG, &control);  //reg 0x04
	control |= IEEE_ASYMMETRIC_PAUSE_MASK;   //0x0800
	control |= IEEE_PAUSE_MASK;
	control |= ADVERTISE_100;
	control |= ADVERTISE_10;
	XEmacPs_PhyWrite(xemacpsp, phy_addr, IEEE_AUTONEGO_ADVERTISE_REG, control);

	if (link_speed == 100) {
		// register 0: 100 mbit
		XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_CONTROL_REG_OFFSET, &control);
		control &= ~(1<<6);
		// FIXME: why is this disabled?
		//control |= (1<<13);
		XEmacPs_PhyWrite(xemacpsp, phy_addr, IEEE_CONTROL_REG_OFFSET, control);

		// register 9, disable 1000base-t
		XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_1000BASET_CONTROL_REG, &control);
		control &= ~(1<<9 | 1<<8);
		XEmacPs_PhyWrite(xemacpsp, phy_addr, IEEE_1000BASET_CONTROL_REG,control);
	} else if (link_speed == 1000) {
		// register 0: 1000 mbit
		/*XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_CONTROL_REG_OFFSET, &control);
		control |= (1<<6);
		control &= ~(1<<13);
		XEmacPs_PhyWrite(xemacpsp, phy_addr, IEEE_CONTROL_REG_OFFSET, control);*/

		// register 9
		XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_1000BASET_CONTROL_REG, &control);
		control |= ADVERTISE_1000;
		XEmacPs_PhyWrite(xemacpsp, phy_addr, IEEE_1000BASET_CONTROL_REG, control);

		// this is "reserved" according to manual?!
		// page 0, register 10h
		XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_COPPER_SPECIFIC_CONTROL_REG,&control);
		control |= (7 << 12); // max number of gigabit attempts
		control |= (1 << 11); // enable downshift
		XEmacPs_PhyWrite(xemacpsp, phy_addr, IEEE_COPPER_SPECIFIC_CONTROL_REG,control);
	}

	// register 0
	XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_CONTROL_REG_OFFSET, &control);
	if (link_speed == 1000) {
		control |= IEEE_CTRL_AUTONEGOTIATE_ENABLE;
	}
	control |= IEEE_STAT_AUTONEGOTIATE_RESTART;
	XEmacPs_PhyWrite(xemacpsp, phy_addr, IEEE_CONTROL_REG_OFFSET, control);

	if (link_speed == 1000) {
		XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_CONTROL_REG_OFFSET, &control);
		control |= IEEE_CTRL_RESET_MASK;
		XEmacPs_PhyWrite(xemacpsp, phy_addr, IEEE_CONTROL_REG_OFFSET, control);

		int reset_timeout = 0;
		while (1) {
			XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_CONTROL_REG_OFFSET, &control);
			if (!(control & IEEE_CTRL_RESET_MASK))
				break;
			usleep(100);
			if (++reset_timeout > 10000) {
				printf("PHY: reset did not complete, continuing anyway.\n");
				break;
			}
		}
	}

	XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_STATUS_REG_OFFSET, &status);

	printf("PHY: Waiting for PHY to complete auto negotiation (status: %x).\n", status);
}

u32 micrel_auto_negotiate_step2(XEmacPs *xemacpsp, u32 phy_addr) {
	u16 status;
	u16 status_speed;
	u16 link_speed = 0;

	XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_STATUS_REG_OFFSET, &status);

	if (status & IEEE_STAT_AUTONEGOTIATE_COMPLETE) {
		if (eth_phy_type == ETH_PHY_TYPE_MOTORCOMM) {
			// https://datasheet.lcsc.com/szlcsc/2106070236_Motorcomm-YT8511C_C2685351.pdf
			XEmacPs_PhyRead(xemacpsp, phy_addr, 0x11, &status_speed);

			if ((status_speed & 0xc000) == 0)
				link_speed = 10;
			else if ((status_speed & 0xc000) == 0x4000)
				link_speed = 100;
			else if ((status_speed & 0xc000) == 0x8000)
				link_speed = 1000;

			printf("PHY (MotorComm): Link speed: %d mbit (status: %x)\n", link_speed, status_speed);
			printf("PHY (MotorComm): Link up: %x\n", (status_speed&(1<<10))>>10);
		} else {
			// http://www.fpgadeveloper.com/2018/05/board-bring-up-myir-myd-y7z010-dev-board.html
			XEmacPs_PhyRead(xemacpsp, phy_addr, 0x1F, &status_speed);

			if (status_speed & 0x040)
				link_speed = 1000;
			else if (status_speed & 0x020)
				link_speed = 100;
			else if (status_speed & 0x010)
				link_speed = 10;

			printf("PHY (Micrel): Link speed: %d mbit\n", link_speed);
		}

		XEmacPs_SetOperatingSpeed(xemacpsp, link_speed);
		XEmacPsClkSetup(xemacpsp, EMACPS_IRPT_INTR, link_speed);
		return link_speed;
	} else {
		u16 temp;

		// TODO: why?
		XEmacPs_PhyRead(xemacpsp, phy_addr, IEEE_COPPER_SPECIFIC_STATUS_REG_2, &temp);
		//timeout_counter++;

		//if (timeout_counter > 2) {
		//	printf("PHY: Auto negotiation timeout\n");
		//	break;
		//}

		return 0;
	}
}

/****************************************************************************/
/**
*
* This function setups the interrupt system so interrupts can occur for the
* EMACPS.
* @param	EmacPsInstancePtr is a pointer to the instance of the EmacPs
*		driver.
* @param	EmacPsIntrId is the Interrupt ID and is typically
*		XPAR_<EMACPS_instance>_INTR value from xparameters.h.
*
* @return	XST_SUCCESS if successful, otherwise XST_FAILURE.
*
* @note		None.
*
*****************************************************************************/
static LONG EmacPsSetupIntrSystem(XEmacPs *EmacPsInstancePtr, u16 EmacPsIntrId)
{
	LONG Status;
	XScuGic *IntcInstancePtr = interrupt_get_intc();

	/*
	 * Connect a device driver handler that will be called when an
	 * interrupt for the device occurs, the device driver handler performs
	 * the specific interrupt processing for the device.
	 */
	Status = XScuGic_Connect(IntcInstancePtr, EmacPsIntrId,
			(Xil_InterruptHandler) XEmacPs_IntrHandler,
			(void *) EmacPsInstancePtr);
	if (Status != XST_SUCCESS) {
		printf("GIC: Unable to connect ISR to interrupt controller\n");
		return XST_FAILURE;
	}

	/*
	 * Enable interrupts from the hardware
	 */
	XScuGic_Enable(IntcInstancePtr, EmacPsIntrId);
	printf("GIC: SCU GIC enabled\n");

	/*
	 * Enable interrupts in the processor
	 */
	Xil_ExceptionEnable();

	printf("GIC: Interrupts enabled\n");
	return XST_SUCCESS;
}

u16 ethernet_send_frame(u16 frame_size) {
	XEmacPs* EmacPsInstancePtr = &EmacPsInstance;
	XEmacPs_Bd *BdTxPtr;

	if (ethernet_task_state != ETH_TASK_READY) {
		return 1;
	}

	u32 old_frames_tx = FramesTx;

	Xil_DCacheInvalidateRange((UINTPTR)TxFrame, sizeof(EthernetFrame));

	/*printf("ethernet_send_frame: %lu %d\n",old_frames_tx,frame_size);

	for (int y=0; y<frame_size; y++) {
		printf("%02x",TxFrame[y]);
		if (y%4==3) printf(" ");
		if (y%32==31) printf("\n");
	}
	printf("\n==========================================\n");*/

	LONG Status = XEmacPs_BdRingAlloc(&(XEmacPs_GetTxRing(EmacPsInstancePtr)), 1, &BdTxPtr);

	if (Status != XST_SUCCESS) {
		printf("ERROR: BdRingAlloc error: %ld\n",Status);
		ethernet_log_status("tx-bd-alloc-error");

		// lets unstick this
		//init_ethernet_buffers();
		return 2;
	}

	XEmacPs_BdSetAddressTx(BdTxPtr, TxFrame);
	XEmacPs_BdSetLength(BdTxPtr, frame_size);
	XEmacPs_BdClearTxUsed(BdTxPtr);
	XEmacPs_BdSetLast(BdTxPtr);

	Status = XEmacPs_BdRingToHw(&(XEmacPs_GetTxRing(EmacPsInstancePtr)), 1, BdTxPtr);

	if (Status != XST_SUCCESS) {
		printf("ERROR: BdRingToHw error: %ld\n",Status);
		ethernet_log_status("tx-bd-to-hw-error");
		return 3;
	}

	Xil_DCacheFlushRange((UINTPTR)BdTxPtr, 128);

	XEmacPs_Transmit(EmacPsInstancePtr);

	u32 counter = 0;
	while (old_frames_tx == FramesTx) {
		usleep(100);
		counter++;
		// 1ms
		if (counter>10) {
			printf("ERROR: timeout in ethernet_send_frame waiting for tx!\n");
			ethernet_log_status("tx-timeout");
			tx_recoveries++;
			printf("EMAC: TX recovery #%d\n", tx_recoveries);
			ethernet_restart_dma("tx-timeout-restart");
			return 4;
		}
	}
	//printf("frame %ld transmitted!\n",FramesTx);

	// all good
	return 0;
}
