Model {
  Name			  "Main"
  Version		  6.6
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.357"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  SampleTimeColors	  on
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  CloseFcn		  "rtwprivate ssgencode ModelCloseRequest Main"
  Created		  "Sat Jan 23 12:08:37 2010"
  Creator		  "bwmairs"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "bwmairs"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Feb 05 14:51:41 2010"
  ModelVersionFormat	  "1.%<AutoIncrement:357>"
  ConfigurationManager	  "None"
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  AccelVerboseBuild	  off
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ProdHWDeviceType	  "16-bit Generic"
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.2.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.2.0"
	  StartTime		  "0.0"
	  StopTime		  "Inf"
	  AbsTol		  "auto"
	  FixedStep		  "0.001"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.2.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.2.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  on
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode on
	  LifeSpan		  "1"
	  BufferReusableBoundary  on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.2.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "Warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Array {
	    Type		    "Cell"
	    Dimension		    2
	    Cell		    "ProdHWDeviceType"
	    Cell		    "ProdEqTarget"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.2.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  16
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "LittleEndian"
	  ProdWordSize		  16
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "16-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "32-bit Generic"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.2.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "TargetLang"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.2.0"
	  SystemTargetFile	  "dspic.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "dspic_pic30_gcc.tmf"
	  PostCodeGenCommand	  "dsPIC_Compile()"
	  Description		  "Embedded Target for Microchip dsPIC (real-t"
"ime)"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ProcessScript		  "dspic_make_rtw_hook"
	  ConfigAtBuild		  off
	  CustomSource		  "../../circBuffer.c\n../../ecanFunctions.c"
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Version		      "1.2.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      PrefixModelToSubsysFcnNames on
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.STFCustomTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		5
		Cell			"GenerateSampleERTMain"
		Cell			"MatFileLogging"
		Cell			"SupportNonInlinedSFcns"
		Cell			"UtilityFuncGeneration"
		Cell			"IncludeMdlTerminateFcn"
		PropName		"DisabledProps"
	      }
	      Version		      "1.2.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant off
	      IncludeMdlTerminateFcn  off
	      CombineOutputUpdateFcns on
	      SuppressErrorStatus     on
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    on
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      off
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   off
	      SupportNonInlinedSFcns  off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      SystemTargetFile	      "dspic.tlc"
	      DialogCategory	      0
	      Array {
		Type			"Handle"
		Dimension		1
		Simulink.ERTTargetCC {
		  $BackupClass		  "Simulink.TargetCC"
		  $ObjectID		  11
		  Array {
		    Type		    "Cell"
		    Dimension		    8
		    Cell		    "GenerateSampleERTMain"
		    Cell		    "GenerateErtSFunction"
		    Cell		    "MatFileLogging"
		    Cell		    "GRTInterface"
		    Cell		    "ERTCustomFileTemplate"
		    Cell		    "SupportNonInlinedSFcns"
		    Cell		    "UtilityFuncGeneration"
		    Cell		    "IncludeMdlTerminateFcn"
		    PropName		    "DisabledProps"
		  }
		  Version		  "1.2.0"
		  TargetFcnLib		  "ansi_tfl_tmw.mat"
		  TargetLibSuffix	  ""
		  TargetPreCompLibLocation ""
		  GenFloatMathFcnCalls	  "ANSI_C"
		  UtilityFuncGeneration	  "Auto"
		  GenerateFullHeader	  on
		  GenerateSampleERTMain	  off
		  GenerateTestInterfaces  off
		  IsPILTarget		  off
		  ModelReferenceCompliant off
		  IncludeMdlTerminateFcn  off
		  CombineOutputUpdateFcns on
		  SuppressErrorStatus	  on
		  IncludeFileDelimiter	  "Auto"
		  ERTCustomFileBanners	  on
		  SupportAbsoluteTime	  on
		  LogVarNameModifier	  "rt_"
		  MatFileLogging	  off
		  MultiInstanceERTCode	  off
		  SupportNonFinite	  on
		  SupportComplex	  on
		  PurelyIntegerCode	  off
		  SupportContinuousTime	  off
		  SupportNonInlinedSFcns  off
		  EnableShiftOperators	  on
		  ParenthesesLevel	  "Nominal"
		  PortableWordSizes	  off
		  ModelStepFunctionPrototypeControlCompliant off
		  GenerateErtSFunction	  off
		  GenerateASAP2		  off
		  ExtMode		  off
		  ExtModeTransport	  0
		  ExtModeStaticAlloc	  off
		  ExtModeStaticAllocSize  1000000
		  ExtModeTesting	  off
		  ExtModeMexFile	  "noextcomm"
		  ExtModeIntrfLevel	  "Level1"
		  InlinedParameterPlacement "NonHierarchical"
		  TargetOS		  "BareBoardExample"
		  MultiInstanceErrorCode  "Error"
		  RateGroupingCode	  on
		  RootIOFormat		  "Individual arguments"
		  RTWCAPISignals	  off
		  RTWCAPIParams		  off
		  RTWCAPIStates		  off
		  ERTSrcFileBannerTemplate "dsPIC_code_template.cgt"
		  ERTHdrFileBannerTemplate "dsPIC_code_template.cgt"
		  ERTDataSrcFileTemplate  "dsPIC_code_template.cgt"
		  ERTDataHdrFileTemplate  "dsPIC_code_template.cgt"
		  ERTCustomFileTemplate	  "dsPIC_main.tlc"
		  ModuleNamingRule	  "Unspecified"
		  SignalDisplayLevel	  10
		  ParamTuneLevel	  10
		  GlobalDataDefinition	  "Auto"
		  DataDefinitionFile	  "global.c"
		  GlobalDataReference	  "Auto"
		  DataReferenceFile	  "global.h"
		  GRTInterface		  off
		  PreserveExpressionOrder off
		  PreserveIfCondition	  off
		  EnableUserReplacementTypes off
		  Array {
		    Type		    "Struct"
		    Dimension		    1
		    MATStruct {
		    double		    ""
		    single		    ""
		    int32		    ""
		    int16		    ""
		    int8		    ""
		    uint32		    ""
		    uint16		    ""
		    uint8		    ""
		    boolean		    ""
		    int			    ""
		    uint		    ""
		    char		    ""
		    }
		    PropName		    "ReplacementTypes"
		  }
		  MemSecPackage		  "--- None ---"
		  MemSecDataConstants	  "Default"
		  MemSecDataIO		  "Default"
		  MemSecDataInternal	  "Default"
		  MemSecDataParameters	  "Default"
		  MemSecFuncInitTerm	  "Default"
		  MemSecFuncExecute	  "Default"
		}
		PropName		"Components"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"GMAKE_PLACE"
		Value			"C:\\PROGRA~1\\MATLAB\\R2007a\\rtw\\bi"
"n\\win32\\gmake"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"OPTIM_GCC"
		Value			"-mcpu=33fJ256GP710 -O3 -fschedule-ins"
"ns -fschedule-insns2"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"LDFLAGS"
		Value			"-t --report-mem -Map ../untitled.map "
"--heap 0  -cref"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"LDPICTYPE"
		Value			"-T C:\\PROGRA~1\\MICROC~1\\MPLABC~1\\"
"support\\dsPIC33F\\gld\\p33fJ256GP710.gld"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"LDLIBPIC"
		Value			"C:\\PROGRA~1\\MICROC~1\\MPLABC~1\\lib"
"\\libpic30-coff.a  C:\\PROGRA~1\\MICROC~1\\MPLABC~1\\lib\\dsPIC33F\\libp33fJ2"
"56GP710-coff.a C:\\PROGRA~1\\MICROC~1\\MPLABC~1\\lib\\libc-coff.a C:\\PROGRA~"
"1\\MICROC~1\\MPLABC~1\\lib\\libm-coff.a"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"PIC_INCLUDES"
		Value			"-I C:\\PROGRA~1\\MICROC~1\\MPLABC~1\\"
"include"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"PIC_REF"
		Value			"33fJ256GP710"
	      }
	      CustomProperty {
		DataType		"string"
		Name			"GCCPATH"
		Value			"'C:\\\\PROGRA~1\\\\MICROC~1\\\\MPLABC"
"~1\\\\bin\\\\'"
	      }
	    }
	    PropName		    "Components"
	  }
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  12
	  Description		  "HDL Coder custom configuration component"
	  Version		  "1.2.0"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    ""
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Optimization"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      ArithShift
      nBitShiftRight	      "0"
      nBinPtShiftRight	      "0"
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DataTypeConversion
      OutDataTypeMode	      "Inherit via back propagation"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "sfix(16)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "2^0"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimiza"
"tion)"
      LogicDataType	      "uint(8)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Merge
      Inputs		      "2"
      InitialOutput	      "[]"
      AllowUnequalInputPortWidths off
      InputPortOffsets	      "[]"
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Selector
      NumberOfDimensions      "1"
      IndexMode		      "One-based"
      InputPortWidth	      "-1"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Arial"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Arial"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "Main"
    Location		    [46, 453, 844, 894]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "Configuration"
      Ports		      []
      Position		      [285, 20, 385, 70]
      BackgroundColor	      "lightBlue"
      DropShadow	      on
      SourceBlock	      "dsPICdrivers/Configuration"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      double64		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "Configure ECAN 1"
      Ports		      []
      Position		      [30, 149, 145, 201]
      BackgroundColor	      "lightBlue"
      DropShadow	      on
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      MaskType		      "Initialize ECAN 1"
      MaskDescription	      "Initializes the ECAN 1 module on the dsPIC33f. "
"Allows for configuration of almost all ECAN options to produce a usable syste"
"m."
      MaskPromptString	      "Extended Frames (Standard if unchecked)|Mode|DM"
"A Reception Channel|DMA Transmission Channel|Baud Rate (hundreds of bps)|CPU "
"Frequency (in kHz)|Phase Segment 1|Propagation Delay|Phase Segment 2|Sync Jum"
"p Width|Time Quanta|Triple-sample|DMA Buffer Size|Reception Buffers|Transmiss"
"ion Buffers|Buffer 0 Transmission Priority|Buffer 0 Remote Transmit Enable|Bu"
"ffer 1 Transmission Priority|Buffer 1 Remote Transmit Enable|Buffer 2 Transmi"
"ssion Priority|Buffer 2 Remote Transmit Enable|Buffer 3 Transmission Priority"
"|Buffer 3 Remote Transmit Enable|Buffer 4 Transmission Priority|Buffer 4 Remo"
"te Transmit Enable|Buffer 5 Transmission Priority|Buffer 5 Remote Transmit En"
"able|Buffer 6 Transmission Priority|Buffer 6 Remote Transmit Enable|Buffer 7 "
"Transmission Priority|Buffer 7 Remote Transmit Enable|Mask 0|Mask 0 Receive M"
"ode|Mask 1|Mask 1 Receive Mode|Mask 2|Mask 2 Receive Mode|Filters|Filter 0|Fi"
"lter 0 Mask|Filter 0 Extended Enable|Filter 0 Buffer|Filter 1|Filter 1 Mask|F"
"ilter 1 Extended Enable|Filter 1 Buffer|Filter 2|Filter 2 Mask|Filter 2 Exten"
"ded Enable|Filter 2 Buffer|Filter 3|Filter 3 Mask|Filter 3 Extended Enable|Fi"
"lter 3 Buffer|Filter 4|Filter 4 Mask|Filter 4 Extended Enable|Filter 4 Buffer"
"|Filter 5|Filter 5 Mask|Filter 5 Extended Enable|Filter 5 Buffer|Filter 6|Fil"
"ter 6 Mask|Filter 6 Extended Enable|Filter 6 Buffer|Filter 7|Filter 7 Mask|Fi"
"lter 7 Extended Enable|Filter 7 Buffer|Filter 8|Filter 8 Mask|Filter 8 Extend"
"ed Enable|Filter 8 Buffer|Filter 9|Filter 9 Mask|Filter 9 Extended Enable|Fil"
"ter 9 Buffer|Filter 10|Filter 10 Mask|Filter 10 Extended Enable|Filter 10 Buf"
"fer|Filter 11|Filter 11 Mask|Filter 11 Extended Enable|Filter 11 Buffer|Filte"
"r 12|Filter 12 Mask|Filter 12 Extended Enable|Filter 12 Buffer|Filter 13|Filt"
"er 13 Mask|Filter 13 Extended Enable|Filter 13 Buffer|Filter 14|Filter 14 Mas"
"k|Filter 14 Extended Enable|Filter 14 Buffer|Filter 15|Filter 15 Mask|Filter "
"15 Extended Enable|Filter 15 Buffer"
      MaskStyleString	      "checkbox,popup(Normal|Disabled|Loopback|Listen "
"only|Configuration|UNDEFINED|UNDEFINED|Listen all),edit,edit,edit,edit,edit,e"
"dit,edit,popup(0|1|2|3),edit,checkbox,popup(4 buffers|6 buffers|8 buffers|12 "
"buffers|16 buffers|24 buffers|32 buffers),edit,edit,popup(Lowest|Low|High|Hig"
"hest),popup(No|Yes),popup(Lowest|Low|High|Highest),popup(No|Yes),popup(Lowest"
"|Low|High|Highest),popup(No|Yes),popup(Lowest|Low|High|Highest),popup(No|Yes)"
",popup(Lowest|Low|High|Highest),popup(No|Yes),popup(Lowest|Low|High|Highest),"
"popup(No|Yes),popup(Lowest|Low|High|Highest),popup(No|Yes),popup(Lowest|Low|H"
"igh|Highest),popup(No|Yes),edit,popup(0|1),edit,popup(0|1),edit,popup(0|1),ed"
"it,edit,popup(--|0|1|2),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIF"
"O),edit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIF"
"O),edit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIF"
"O),edit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIF"
"O),edit,popup(0|1|2|--),edit,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO),e"
"dit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO),e"
"dit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO),e"
"dit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO),e"
"dit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO),e"
"dit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO),e"
"dit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO),e"
"dit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO),e"
"dit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO),e"
"dit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO),e"
"dit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO),e"
"dit,popup(0|1|2|--),checkbox,popup(0|1|2|3|4|5|6|7|8|9|10|11|12|13|14|FIFO)"
      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off,off,off"
",off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,"
"off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,o"
"ff,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
"f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
",off,off,off,off,off,off,off,off,off,off,off,off,off"
      MaskCallbackString      "||||||tq = 1 + str2num(get_param(gcb, 'ps1')) +"
" str2num(get_param(gcb, 'pd')) + str2num(get_param(gcb, 'ps2'));\nset_param(g"
"cb, 'tq', int2str(tq));|tq = 1 + str2num(get_param(gcb, 'ps1')) + str2num(get"
"_param(gcb, 'pd')) + str2num(get_param(gcb, 'ps2'));\nset_param(gcb, 'tq', in"
"t2str(tq));|tq = 1 + str2num(get_param(gcb, 'ps1')) + str2num(get_param(gcb, "
"'pd')) + str2num(get_param(gcb, 'ps2'));\nset_param(gcb, 'tq', int2str(tq));|"
"|||||filters = eval(get_param(gcb,'tx_bufs'));\nmVisibilities = get_param(gcb"
",'MaskVisibilities');\nmNames = get_param(gcb,'MaskNames');\nfor i = 1:size(m"
"Names);\n	n = mNames{i};\n    if size(n,2) > 4 && strcmp(n(1:4), 'buf_"
"') == 1\n        filterNumber = sscanf(n, 'buf_%d');\n        if isempty(find"
"(filters == filterNumber, 1)) == 0\n             mVisibilities{i} = 'on';\n  "
"      else\n             mVisibilities{i} = 'off';\n        end\n    end\nend"
"\nset_param(gcb, 'MaskVisibilities', mVisibilities);|||||||||||||||||||||||fi"
"lters = eval(get_param(gcb,'filters'));\nmVisibilities = get_param(gcb,'MaskV"
"isibilities');\nmNames = get_param(gcb,'MaskNames');\nfor i = 1:size(mNames);"
"\n	n = mNames{i};\n    if size(n,2) > 7 && strcmp(n(1:7), 'filter_') ="
"= 1\n        filterNumber = sscanf(n, 'filter_%d');\n        if isempty(find("
"filters == filterNumber, 1)) == 0\n             mVisibilities{i} = 'on';\n   "
"     else\n             mVisibilities{i} = 'off';\n        end\n    end\nend"
"\nset_param(gcb, 'MaskVisibilities', mVisibilities);|||||||||||||||||||||||||"
"|||||||||||||||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,off,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
"on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,of"
"f,off,on,on,off,off,off,off,off,off,off,off,off,off,off,off,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,off,off,off,off,off,off,off,off,off,o"
"ff,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,of"
"f,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off,off"
",off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,o"
"n,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,"
"on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
",on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      MaskVariables	      "frame_setting=@1;mode=@2;dma_rx_chan=@3;dma_tx_"
"chan=@4;baud=@5;cpu_freq=@6;ps1=@7;pd=@8;ps2=@9;sjw=@10;tq=&11;triple_sample="
"@12;dma_buf_size=@13;rx_bufs=@14;tx_bufs=@15;buf_0_tx_pri=@16;buf_0_rte=@17;b"
"uf_1_tx_pri=@18;buf_1_rte=@19;buf_2_tx_pri=@20;buf_2_rte=@21;buf_3_tx_pri=@22"
";buf_3_rte=@23;buf_4_tx_pri=@24;buf_4_rte=@25;buf_5_tx_pri=@26;buf_5_rte=@27;"
"buf_6_tx_pri=@28;buf_6_rte=@29;buf_7_tx_pri=@30;buf_7_rte=@31;mask_0=@32;mask"
"_0_rm=@33;mask_1=@34;mask_1_rm=@35;mask_2=@36;mask_2_rm=@37;filters=@38;filte"
"r_0=@39;filter_0_mask=@40;filter_0_exide=@41;filter_0_buf=@42;filter_1=@43;fi"
"lter_1_mask=@44;filter_1_exide=@45;filter_1_buf=@46;filter_2=@47;filter_2_mas"
"k=@48;filter_2_exide=@49;filter_2_buf=@50;filter_3=@51;filter_3_mask=@52;filt"
"er_3_exide=@53;filter_3_buf=@54;filter_4=@55;filter_4_mask=@56;filter_4_exide"
"=@57;filter_4_buf=@58;filter_5=@59;filter_5_mask=@60;filter_5_exide=@61;filte"
"r_5_buf=@62;filter_6=@63;filter_6_mask=@64;filter_6_exide=@65;filter_6_buf=@6"
"6;filter_7=@67;filter_7_mask=@68;filter_7_exide=@69;filter_7_buf=@70;filter_8"
"=@71;filter_8_mask=@72;filter_8_exide=@73;filter_8_buf=@74;filter_9=@75;filte"
"r_9_mask=@76;filter_9_exide=@77;filter_9_buf=@78;filter_10=@79;filter_10_mask"
"=@80;filter_10_exide=@81;filter_10_buf=@82;filter_11=@83;filter_11_mask=@84;f"
"ilter_11_exide=@85;filter_11_buf=@86;filter_12=@87;filter_12_mask=@88;filter_"
"12_exide=@89;filter_12_buf=@90;filter_13=@91;filter_13_mask=@92;filter_13_exi"
"de=@93;filter_13_buf=@94;filter_14=@95;filter_14_mask=@96;filter_14_exide=@97"
";filter_14_buf=@98;filter_15=@99;filter_15_mask=@100;filter_15_exide=@101;fil"
"ter_15_buf=@102;"
      MaskDisplay	      "text(0.5,0.5,'Configure ECAN1','horizontalAlign"
"ment','center','verticalAlignment','middle');\n"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "normalized"
      MaskValueString	      "off|Normal|2|0|2500|40000|8|5|6|3|20|on|4 buffe"
"rs|[0]|[1]|Highest|No|Highest|No|Lowest|No|Lowest|No|Lowest|No|Lowest|No|Lowe"
"st|No|Lowest|No|0|0|0|0|0|0|[0 1 2]|hex2dec('400')|1|off|1|hex2dec('401')|1|o"
"ff|1|hex2dec('402')|1|off|1|0|0|off|0|0|0|0|0|0|0|off|0|0|0|off|0|0|0|off|0|0"
"|0|off|0|0|0|off|0|0|0|off|0|0|0|off|0|0|0|off|0|0|0|off|0|0|0|off|0|0|0|off|"
"0"
      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      System {
	Name			"Configure ECAN 1"
	Location		[10, 239, 881, 924]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "C Function Call"
	  Tag			  "dsPIC_dsPIC_CFunctionCall"
	  Ports			  [1]
	  Position		  [415, 255, 540, 295]
	  ShowName		  off
	  List {
	    ListType		    RTWdata
	    FctDeclaration	    "extern void ecan1_init(uint16_T* u1);"
	    FctCall		    "ecan1_init(*%u1);"
	    fctName		    "ecan1_init"
	    INPUT_SIZE		    "27"
	    OUTPUT_SIZE		    "1"
	    NBR_INPUT		    "1"
	    NBR_OUTPUT		    "0"
	  }
	  SourceBlock		  "dsPICdrivers/OTHERS/C Function Call"
	  SourceType		  "C Function Call"
	  fctName		  "'ecan1_init'"
	  INPUT_SIZE		  "27"
	  INPUT1		  "uint16"
	  INPUT2		  "--"
	  INPUT3		  "--"
	  OUTPUT_SIZE		  "1"
	  OUTPUT1		  "--"
	  SampleTime		  "Inf"
	  InputType		  "[ 4 ]"
	  OutputType		  "[ ]"
	  FctDeclaration	  "extern void ecan1_init(uint16_T* u1);"
	  FctCall		  "ecan1_init(*%u1);"
	  OrderingInOutPopup	  "None"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant1"
	  Position		  [35, 108, 80, 132]
	  ShowName		  off
	  Value			  "cpu_freq"
	  OutDataTypeMode	  "uint32"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  Position		  [50, 84, 80, 106]
	  ShowName		  off
	  Value			  "baud"
	  OutDataTypeMode	  "uint32"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  Position		  [100, 81, 140, 109]
	  ShowName		  off
	  Gain			  "1/100"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "uint(16)"
	  OutDataTypeMode	  "Inherit via back propagation"
	  OutDataType		  "uint(16)"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  Position		  [100, 106, 140, 134]
	  ShowName		  off
	  Gain			  "1/1000"
	  ParameterDataTypeMode	  "Inherit via internal rule"
	  ParameterDataType	  "uint(16)"
	  OutDataTypeMode	  "Inherit via back propagation"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Ports			  [27, 1]
	  Position		  [340, 80, 345, 470]
	  ShowName		  off
	  Inputs		  "27"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem"
	  Ports			  [0, 1]
	  Position		  [85, 56, 145, 74]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Subsystem"
	    Location		    [257, 531, 1068, 861]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [15, 48, 95, 62]
	      ShowName		      off
	      Value		      "frame_setting"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [60, 78, 90, 92]
	      ShowName		      off
	      Value		      "mode"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [235, 116, 300, 134]
	      ShowName		      off
	      Value		      "dma_rx_chan"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [235, 157, 300, 173]
	      ShowName		      off
	      Value		      "dma_tx_chan"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      Ports		      [4, 1]
	      Position		      [525, 82, 560, 153]
	      ShowName		      off
	      Operator		      "OR"
	      Inputs		      "4"
	      OutDataTypeMode	      "Specify via dialog"
	      LogicDataType	      "uint(16)"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [325, 65, 405, 105]
	      NamePlacement	      "alternate"
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-2"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic2"
	      Ports		      [1, 1]
	      Position		      [325, 105, 405, 145]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-5"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic3"
	      Ports		      [1, 1]
	      Position		      [325, 145, 405, 185]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-8"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "parameter0"
	      Position		      [580, 113, 610, 127]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      Points		      [50, 0; 0, 25]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic2"
	      SrcPort		      1
	      DstBlock		      "Logical\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic3"
	      SrcPort		      1
	      Points		      [100, 0]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      DstBlock		      "parameter0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [410, 0]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem1"
	  Ports			  [0, 1]
	  Position		  [85, 137, 145, 153]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem1"
	    Location		    [603, 273, 1245, 575]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [135, 155, 200, 175]
	      ShowName		      off
	      Value		      "sjw"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [125, 191, 200, 209]
	      ShowName		      off
	      Value		      "triple_sample"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant5"
	      Position		      [115, 50, 200, 70]
	      ShowName		      off
	      Value		      "ps1"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant6"
	      Position		      [170, 75, 200, 95]
	      ShowName		      off
	      Value		      "pd"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant7"
	      Position		      [135, 115, 200, 135]
	      ShowName		      off
	      Value		      "ps2"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      Ports		      [5, 1]
	      Position		      [455, 64, 490, 136]
	      ShowName		      off
	      Operator		      "OR"
	      Inputs		      "5"
	      OutDataTypeMode	      "Specify via dialog"
	      LogicDataType	      "uint(16)"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [255, 65, 335, 105]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-3"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic2"
	      Ports		      [1, 1]
	      Position		      [255, 105, 335, 145]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-6"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic3"
	      Ports		      [1, 1]
	      Position		      [255, 145, 335, 185]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-9"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "parameter3"
	      Position		      [515, 93, 545, 107]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      DstBlock		      "Logical\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic2"
	      SrcPort		      1
	      Points		      [50, 0; 0, -25]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      DstBlock		      "parameter3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [235, 0]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant6"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant7"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic3"
	      SrcPort		      1
	      Points		      [55, 0; 0, -50]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      Points		      [235, 0]
	      DstBlock		      "Logical\nOperator"
	      DstPort		      5
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem10"
	  Ports			  [0, 2]
	  Position		  [85, 502, 145, 533]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem10"
	    Location		    [341, 510, 1079, 903]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [3, 1]
	      Position		      [485, 66, 525, 104]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "3"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [80, 38, 150, 62]
	      ShowName		      off
	      Value		      "filter_1_exide"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      Position		      [80, 138, 150, 162]
	      ShowName		      off
	      Value		      "filter_1"
	      OutDataTypeMode	      "uint32"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      Position		      [295, 141, 340, 159]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion1"
	      Position		      [295, 91, 340, 109]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits"
	      Ports		      [1, 1]
	      Position		      [195, 80, 275, 120]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 11]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits1"
	      Ports		      [1, 1]
	      Position		      [195, 130, 275, 170]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 1]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits2"
	      Ports		      [1, 1]
	      Position		      [195, 185, 275, 225]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[11 26]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [245, 30, 325, 70]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-3"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [360, 93, 440, 107]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-5"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXF1SID"
	      Position		      [560, 78, 590, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXF1EID"
	      Position		      [530, 198, 560, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      Points		      [125, 0]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Extract Bits2"
	      SrcPort		      1
	      DstBlock		      "C1RXF1EID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 0]
		Branch {
		  Points		  [0, 55]
		  DstBlock		  "Extract Bits2"
		  DstPort		  1
		}
		Branch {
		  DstBlock		  "Extract Bits1"
		  DstPort		  1
		}
	      }
	      Branch {
		Points			[0, -50]
		DstBlock		"Extract Bits"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "C1RXF1SID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Extract Bits"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      Points		      [35, 0; 0, 25]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion1"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem11"
	  Ports			  [0, 2]
	  Position		  [85, 536, 145, 569]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem11"
	    Location		    [3, 298, 741, 691]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [3, 1]
	      Position		      [475, 66, 515, 104]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "3"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [80, 38, 150, 62]
	      ShowName		      off
	      Value		      "filter_2_exide"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      Position		      [80, 138, 150, 162]
	      ShowName		      off
	      Value		      "filter_2"
	      OutDataTypeMode	      "uint32"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      Position		      [295, 141, 340, 159]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion1"
	      Position		      [295, 92, 340, 108]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits"
	      Ports		      [1, 1]
	      Position		      [195, 80, 275, 120]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 11]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits1"
	      Ports		      [1, 1]
	      Position		      [195, 130, 275, 170]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 1]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits2"
	      Ports		      [1, 1]
	      Position		      [195, 185, 275, 225]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[11 26]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [245, 30, 325, 70]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-3"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [360, 91, 440, 109]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-5"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXF2SID"
	      Position		      [560, 78, 590, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXF2EID"
	      Position		      [530, 198, 560, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      Points		      [35, 0; 0, 25]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "C1RXF2SID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -50]
		DstBlock		"Extract Bits"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0]
		Branch {
		  DstBlock		  "Extract Bits1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 55]
		  DstBlock		  "Extract Bits2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Extract Bits1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits2"
	      SrcPort		      1
	      DstBlock		      "C1RXF2EID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      Points		      [115, 0]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion1"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem12"
	  Ports			  [0, 1]
	  Position		  [75, 402, 145, 418]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem12"
	    Location		    [60, 225, 667, 484]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [4, 1]
	      Position		      [295, 65, 335, 120]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "4"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [25, 21, 105, 39]
	      ShowName		      off
	      Value		      "filter_0_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [25, 101, 105, 119]
	      ShowName		      off
	      Value		      "filter_2_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [25, 56, 105, 74]
	      ShowName		      off
	      Value		      "filter_1_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant5"
	      Position		      [25, 146, 105, 164]
	      ShowName		      off
	      Value		      "filter_3_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [130, 45, 210, 85]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-4"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [130, 90, 210, 130]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-8"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic2"
	      Ports		      [1, 1]
	      Position		      [130, 135, 210, 175]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-12"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1BUFPNT1"
	      Position		      [395, 88, 425, 102]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      Points		      [30, 0; 0, -10]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic2"
	      SrcPort		      1
	      Points		      [30, 0; 0, -40]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [170, 0]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "C1BUFPNT1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      Points		      [30, 0; 0, 20]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem13"
	  Ports			  [0, 1]
	  Position		  [75, 432, 145, 448]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem13"
	    Location		    [60, 225, 667, 484]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [4, 1]
	      Position		      [295, 65, 335, 120]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "4"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [25, 21, 105, 39]
	      ShowName		      off
	      Value		      "filter_8_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [25, 101, 105, 119]
	      ShowName		      off
	      Value		      "filter_10_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [25, 56, 105, 74]
	      ShowName		      off
	      Value		      "filter_9_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant5"
	      Position		      [25, 146, 105, 164]
	      ShowName		      off
	      Value		      "filter_11_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [130, 45, 210, 85]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-4"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [130, 90, 210, 130]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-8"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic2"
	      Ports		      [1, 1]
	      Position		      [130, 135, 210, 175]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-12"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1BUFPNT3"
	      Position		      [395, 88, 425, 102]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      Points		      [30, 0; 0, -10]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic2"
	      SrcPort		      1
	      Points		      [30, 0; 0, -40]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [170, 0]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "C1BUFPNT3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      Points		      [30, 0; 0, 20]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem14"
	  Ports			  [0, 1]
	  Position		  [75, 447, 145, 463]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem14"
	    Location		    [60, 225, 667, 484]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [4, 1]
	      Position		      [295, 65, 335, 120]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "4"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [25, 21, 105, 39]
	      ShowName		      off
	      Value		      "filter_12_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [25, 101, 105, 119]
	      ShowName		      off
	      Value		      "filter_14_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [25, 56, 105, 74]
	      ShowName		      off
	      Value		      "filter_13_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant5"
	      Position		      [25, 146, 105, 164]
	      ShowName		      off
	      Value		      "filter_15_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [130, 45, 210, 85]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-4"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [130, 90, 210, 130]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-8"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic2"
	      Ports		      [1, 1]
	      Position		      [130, 135, 210, 175]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-12"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1BUFPNT4"
	      Position		      [395, 88, 425, 102]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      Points		      [30, 0; 0, 20]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "C1BUFPNT4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [170, 0]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic2"
	      SrcPort		      1
	      Points		      [30, 0; 0, -40]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      Points		      [30, 0; 0, -10]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem2"
	  Ports			  [0, 1]
	  Position		  [85, 166, 145, 184]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem2"
	    Location		    [582, 315, 1245, 494]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [25, 29, 55, 51]
	      ShowName		      off
	      Value		      "filters"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Embedded\nMATLAB Function"
	      Ports		      [1, 1]
	      Position		      [125, 18, 220, 62]
	      ShowName		      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "Stateflow"
	      MaskDescription	      "Embedded MATLAB block"
	      MaskDisplay	      "disp('bitsetVector');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"Embedded\nMATLAB Function"
		Location		[257, 457, 812, 717]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "u"
		  Position		  [20, 101, 40, 119]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Demux
		  Name			  " Demux "
		  Ports			  [1, 1]
		  Position		  [270, 160, 320, 200]
		  Outputs		  "1"
		}
		Block {
		  BlockType		  "S-Function"
		  Name			  " SFunction "
		  Tag			  "Stateflow S-Function Main 2"
		  Ports			  [1, 2]
		  Position		  [180, 100, 230, 160]
		  FunctionName		  "sf_sfun"
		  PortCounts		  "[1 2]"
		  Port {
		    PortNumber		    2
		    Name		    "y"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  " Terminator "
		  Position		  [460, 171, 480, 189]
		}
		Block {
		  BlockType		  Outport
		  Name			  "y"
		  Position		  [460, 101, 480, 119]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  Name			  "y"
		  Labels		  [0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  2
		  DstBlock		  "y"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "u"
		  SrcPort		  1
		  DstBlock		  " SFunction "
		  DstPort		  1
		}
		Line {
		  SrcBlock		  " Demux "
		  SrcPort		  1
		  DstBlock		  " Terminator "
		  DstPort		  1
		}
		Line {
		  SrcBlock		  " SFunction "
		  SrcPort		  1
		  Points		  [0, 65]
		  DstBlock		  " Demux "
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "parameter4"
	      Position		      [270, 33, 300, 47]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Embedded\nMATLAB Function"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Embedded\nMATLAB Function"
	      SrcPort		      1
	      DstBlock		      "parameter4"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem3"
	  Ports			  [0, 4]
	  Position		  [75, 344, 145, 401]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem3"
	    Location		    [44, 459, 798, 863]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [155, 54, 200, 76]
	      ShowName		      off
	      Value		      "tx_bufs"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [140, 94, 200, 116]
	      ShowName		      off
	      Value		      "[buf_0_tx_pri;buf_1_tx_pri;buf_2_tx_pri"
";buf_3_tx_pri;buf_4_tx_pri;buf_5_tx_pri;buf_6_tx_pri;buf_7_tx_pri]"
	      VectorParams1D	      off
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [140, 134, 200, 156]
	      ShowName		      off
	      Value		      "[buf_0_rte;buf_1_rte;buf_2_rte;buf_3_rt"
"e;buf_4_rte;buf_5_rte;buf_6_rte;buf_7_rte]"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Embedded\nMATLAB Function"
	      Ports		      [3, 4]
	      Position		      [245, 48, 495, 162]
	      ShowName		      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "Stateflow"
	      MaskDescription	      "Embedded MATLAB block"
	      MaskDisplay	      "disp('buildCiTRmnCONReg');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"Embedded\nMATLAB Function"
		Location		[257, 457, 812, 717]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "bufs"
		  Position		  [20, 101, 40, 119]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "buf_priorities"
		  Position		  [20, 136, 40, 154]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "buf_rtes"
		  Position		  [20, 171, 40, 189]
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Demux
		  Name			  " Demux "
		  Ports			  [1, 1]
		  Position		  [270, 245, 320, 285]
		  Outputs		  "1"
		}
		Block {
		  BlockType		  "S-Function"
		  Name			  " SFunction "
		  Tag			  "Stateflow S-Function Main 3"
		  Ports			  [3, 5]
		  Position		  [180, 100, 230, 220]
		  FunctionName		  "sf_sfun"
		  PortCounts		  "[3 5]"
		  Port {
		    PortNumber		    2
		    Name		    "CiTR01CON"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    3
		    Name		    "CiTR23CON"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    4
		    Name		    "CiTR45CON"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    5
		    Name		    "CiTR67CON"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  " Terminator "
		  Position		  [460, 256, 480, 274]
		}
		Block {
		  BlockType		  Outport
		  Name			  "CiTR01CON"
		  Position		  [460, 101, 480, 119]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "CiTR23CON"
		  Position		  [460, 136, 480, 154]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "CiTR45CON"
		  Position		  [460, 171, 480, 189]
		  Port			  "3"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "CiTR67CON"
		  Position		  [460, 206, 480, 224]
		  Port			  "4"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  " Demux "
		  SrcPort		  1
		  DstBlock		  " Terminator "
		  DstPort		  1
		}
		Line {
		  SrcBlock		  " SFunction "
		  SrcPort		  1
		  Points		  [0, 155]
		  DstBlock		  " Demux "
		  DstPort		  1
		}
		Line {
		  Name			  "CiTR01CON"
		  Labels		  [0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  2
		  DstBlock		  "CiTR01CON"
		  DstPort		  1
		}
		Line {
		  Name			  "CiTR23CON"
		  Labels		  [0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  3
		  DstBlock		  "CiTR23CON"
		  DstPort		  1
		}
		Line {
		  Name			  "CiTR45CON"
		  Labels		  [0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  4
		  DstBlock		  "CiTR45CON"
		  DstPort		  1
		}
		Line {
		  Name			  "CiTR67CON"
		  Labels		  [0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  5
		  DstBlock		  "CiTR67CON"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "bufs"
		  SrcPort		  1
		  DstBlock		  " SFunction "
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "buf_priorities"
		  SrcPort		  1
		  DstBlock		  " SFunction "
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "buf_rtes"
		  SrcPort		  1
		  DstBlock		  " SFunction "
		  DstPort		  3
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "parameter13"
	      Position		      [550, 53, 580, 67]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "parameter14"
	      Position		      [550, 83, 580, 97]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "parameter15"
	      Position		      [550, 113, 580, 127]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "parameter16"
	      Position		      [550, 143, 580, 157]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Embedded\nMATLAB Function"
	      SrcPort		      2
	      DstBlock		      "parameter14"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Embedded\nMATLAB Function"
	      SrcPort		      1
	      DstBlock		      "parameter13"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Embedded\nMATLAB Function"
	      SrcPort		      3
	      DstBlock		      "parameter15"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Embedded\nMATLAB Function"
	      SrcPort		      4
	      DstBlock		      "parameter16"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Embedded\nMATLAB Function"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Embedded\nMATLAB Function"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Embedded\nMATLAB Function"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem4"
	  Ports			  [0, 2]
	  Position		  [85, 206, 145, 239]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem4"
	    Location		    [567, 650, 956, 882]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Constant
	      Name		      "Constant1"
	      Position		      [15, 48, 85, 72]
	      ShowName		      off
	      Value		      "[filter_0_mask filter_1_mask filter_2_m"
"ask filter_3_mask filter_4_mask filter_5_mask filter_6_mask filter_7_mask fil"
"ter_8_mask filter_9_mask filter_10_mask filter_11_mask filter_12_mask filter_"
"13_mask filter_14_mask filter_15_mask]"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [15, 18, 85, 42]
	      ShowName		      off
	      Value		      "filters"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Embedded\nMATLAB Function"
	      Ports		      [2, 2]
	      Position		      [125, 17, 250, 73]
	      ShowName		      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      MaskType		      "Stateflow"
	      MaskDescription	      "Embedded MATLAB block"
	      MaskDisplay	      "disp('buildMaskSelReg');"
	      MaskSelfModifiable      on
	      MaskIconFrame	      on
	      MaskIconOpaque	      off
	      MaskIconRotate	      "none"
	      MaskIconUnits	      "autoscale"
	      System {
		Name			"Embedded\nMATLAB Function"
		Location		[257, 457, 812, 717]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "filters"
		  Position		  [20, 101, 40, 119]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "filter_masks"
		  Position		  [20, 136, 40, 154]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Demux
		  Name			  " Demux "
		  Ports			  [1, 1]
		  Position		  [270, 180, 320, 220]
		  Outputs		  "1"
		}
		Block {
		  BlockType		  "S-Function"
		  Name			  " SFunction "
		  Tag			  "Stateflow S-Function Main 5"
		  Ports			  [2, 3]
		  Position		  [180, 100, 230, 180]
		  FunctionName		  "sf_sfun"
		  PortCounts		  "[2 3]"
		  Port {
		    PortNumber		    2
		    Name		    "sel1"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		  Port {
		    PortNumber		    3
		    Name		    "sel2"
		    RTWStorageClass	    "Auto"
		    DataLoggingNameMode	    "SignalName"
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  " Terminator "
		  Position		  [460, 191, 480, 209]
		}
		Block {
		  BlockType		  Outport
		  Name			  "sel1"
		  Position		  [460, 101, 480, 119]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Block {
		  BlockType		  Outport
		  Name			  "sel2"
		  Position		  [460, 136, 480, 154]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  " Demux "
		  SrcPort		  1
		  DstBlock		  " Terminator "
		  DstPort		  1
		}
		Line {
		  SrcBlock		  " SFunction "
		  SrcPort		  1
		  Points		  [0, 85]
		  DstBlock		  " Demux "
		  DstPort		  1
		}
		Line {
		  Name			  "sel1"
		  Labels		  [0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  2
		  DstBlock		  "sel1"
		  DstPort		  1
		}
		Line {
		  Name			  "sel2"
		  Labels		  [0, 0]
		  SrcBlock		  " SFunction "
		  SrcPort		  3
		  DstBlock		  "sel2"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "filters"
		  SrcPort		  1
		  DstBlock		  " SFunction "
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "filter_masks"
		  SrcPort		  1
		  DstBlock		  " SFunction "
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "parameter5"
	      Position		      [305, 23, 335, 37]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "parameter6"
	      Position		      [305, 53, 335, 67]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Embedded\nMATLAB Function"
	      SrcPort		      2
	      DstBlock		      "parameter6"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Embedded\nMATLAB Function"
	      SrcPort		      1
	      DstBlock		      "parameter5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      DstBlock		      "Embedded\nMATLAB Function"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Embedded\nMATLAB Function"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem5"
	  Ports			  [0, 2]
	  Position		  [85, 242, 145, 273]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem5"
	    Location		    [203, 284, 749, 640]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [3, 1]
	      Position		      [385, 61, 425, 99]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "3"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [20, 33, 90, 57]
	      ShowName		      off
	      Value		      "mask_0_rm"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      Position		      [20, 133, 90, 157]
	      ShowName		      off
	      Value		      "mask_0"
	      OutDataTypeMode	      "uint32"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      Position		      [225, 138, 260, 152]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion1"
	      Position		      [225, 88, 260, 102]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits"
	      Ports		      [1, 1]
	      Position		      [125, 75, 205, 115]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 11]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits1"
	      Ports		      [1, 1]
	      Position		      [125, 125, 205, 165]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 1]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits2"
	      Ports		      [1, 1]
	      Position		      [125, 175, 205, 215]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[11 26]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [185, 39, 265, 51]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-3"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [280, 88, 350, 102]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-5"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXM0SID"
	      Position		      [470, 73, 500, 87]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXM0EID"
	      Position		      [470, 188, 500, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      Points		      [35, 0; 0, 25]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion1"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [2, 0]
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -15]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "C1RXM0SID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -50]
		DstBlock		"Extract Bits"
		DstPort			1
	      }
	      Branch {
		Points			[-5, 0; 5, 0]
		Branch {
		  DstBlock		  "Extract Bits1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 50]
		  DstBlock		  "Extract Bits2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Extract Bits1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits2"
	      SrcPort		      1
	      DstBlock		      "C1RXM0EID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      Points		      [105, 0]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion1"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem6"
	  Ports			  [0, 2]
	  Position		  [85, 276, 145, 309]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem6"
	    Location		    [278, 426, 841, 685]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [3, 1]
	      Position		      [380, 51, 420, 89]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "3"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [15, 23, 85, 47]
	      ShowName		      off
	      Value		      "mask_1_rm"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      Position		      [15, 123, 85, 147]
	      ShowName		      off
	      Value		      "mask_1"
	      OutDataTypeMode	      "uint32"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      Position		      [220, 128, 255, 142]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion1"
	      Position		      [220, 78, 255, 92]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits"
	      Ports		      [1, 1]
	      Position		      [120, 65, 200, 105]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 11]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits1"
	      Ports		      [1, 1]
	      Position		      [120, 115, 200, 155]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 1]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits2"
	      Ports		      [1, 1]
	      Position		      [120, 165, 200, 205]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[11 26]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [180, 29, 260, 41]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-3"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [275, 78, 345, 92]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-5"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXM1SID"
	      Position		      [465, 63, 495, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXM1EID"
	      Position		      [465, 178, 495, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      Points		      [35, 0; 0, 25]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion1"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [2, 0]
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -15]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "C1RXM1SID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -50]
		DstBlock		"Extract Bits"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0]
		Branch {
		  DstBlock		  "Extract Bits1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 50]
		  DstBlock		  "Extract Bits2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Extract Bits1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits2"
	      SrcPort		      1
	      DstBlock		      "C1RXM1EID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      Points		      [105, 0]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion1"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem7"
	  Ports			  [0, 2]
	  Position		  [85, 311, 145, 344]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem7"
	    Location		    [196, 290, 752, 530]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [3, 1]
	      Position		      [380, 51, 420, 89]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "3"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [15, 23, 85, 47]
	      ShowName		      off
	      Value		      "mask_2_rm"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      Position		      [15, 123, 85, 147]
	      ShowName		      off
	      Value		      "mask_2"
	      OutDataTypeMode	      "uint32"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      Position		      [220, 128, 255, 142]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion1"
	      Position		      [220, 78, 255, 92]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits"
	      Ports		      [1, 1]
	      Position		      [120, 65, 200, 105]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 11]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits1"
	      Ports		      [1, 1]
	      Position		      [120, 115, 200, 155]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 1]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits2"
	      Ports		      [1, 1]
	      Position		      [120, 165, 200, 205]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[11 26]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [180, 28, 260, 42]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-3"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [275, 78, 345, 92]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-5"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXM2SID"
	      Position		      [465, 63, 495, 77]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXM2EID"
	      Position		      [465, 178, 495, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      Points		      [35, 0; 0, 25]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion1"
	      DstPort		      1
	    }
	    Line {
	      Labels		      [2, 0]
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      Points		      [5, 0; 0, -15]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "C1RXM2SID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -50]
		DstBlock		"Extract Bits"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0]
		Branch {
		  DstBlock		  "Extract Bits1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 50]
		  DstBlock		  "Extract Bits2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Extract Bits1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits2"
	      SrcPort		      1
	      DstBlock		      "C1RXM2EID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      Points		      [105, 0]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion1"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem8"
	  Ports			  [0, 1]
	  Position		  [75, 417, 145, 433]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem8"
	    Location		    [60, 225, 667, 484]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [4, 1]
	      Position		      [295, 65, 335, 120]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "4"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      Position		      [25, 21, 105, 39]
	      ShowName		      off
	      Value		      "filter_4_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      Position		      [25, 101, 105, 119]
	      ShowName		      off
	      Value		      "filter_6_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [25, 56, 105, 74]
	      ShowName		      off
	      Value		      "filter_5_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant5"
	      Position		      [25, 146, 105, 164]
	      ShowName		      off
	      Value		      "filter_7_buf"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [130, 45, 210, 85]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-4"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [130, 90, 210, 130]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-8"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic2"
	      Ports		      [1, 1]
	      Position		      [130, 135, 210, 175]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-12"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1BUFPNT2"
	      Position		      [395, 88, 425, 102]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      Points		      [30, 0; 0, 20]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "C1BUFPNT2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [170, 0]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic2"
	      SrcPort		      1
	      Points		      [30, 0; 0, -40]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      Points		      [30, 0; 0, -10]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Subsystem9"
	  Ports			  [0, 2]
	  Position		  [85, 465, 145, 500]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Subsystem9"
	    Location		    [64, 571, 802, 964]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [3, 1]
	      Position		      [535, 66, 575, 104]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "3"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant3"
	      Position		      [80, 38, 150, 62]
	      ShowName		      off
	      Value		      "filter_0_exide"
	      OutDataTypeMode	      "uint16"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant4"
	      Position		      [80, 138, 150, 162]
	      ShowName		      off
	      Value		      "filter_0"
	      OutDataTypeMode	      "uint32"
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion"
	      Position		      [310, 141, 360, 159]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      DataTypeConversion
	      Name		      "Data Type Conversion1"
	      Position		      [310, 91, 360, 109]
	      ShowName		      off
	      OutDataTypeMode	      "uint16"
	      RndMeth		      "Floor"
	      SaturateOnIntegerOverflow	off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits"
	      Ports		      [1, 1]
	      Position		      [195, 80, 275, 120]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 11]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits1"
	      Ports		      [1, 1]
	      Position		      [195, 130, 275, 170]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 1]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits2"
	      Ports		      [1, 1]
	      Position		      [195, 185, 275, 225]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[11 26]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [245, 30, 325, 70]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-3"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic1"
	      Ports		      [1, 1]
	      Position		      [400, 93, 480, 107]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-5"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXF0SID"
	      Position		      [620, 78, 650, 92]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "C1RXF0EID"
	      Position		      [530, 198, 560, 212]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      Points		      [35, 0; 0, 25]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic1"
	      SrcPort		      1
	      Points		      [0, -15]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "C1RXF0SID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant4"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -50]
		DstBlock		"Extract Bits"
		DstPort			1
	      }
	      Branch {
		Points			[0, 0]
		Branch {
		  DstBlock		  "Extract Bits1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 55]
		  DstBlock		  "Extract Bits2"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Extract Bits1"
	      SrcPort		      1
	      DstBlock		      "Data Type Conversion"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits2"
	      SrcPort		      1
	      DstBlock		      "C1RXF0EID"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion"
	      SrcPort		      1
	      Points		      [155, 0]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Data Type Conversion1"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "Gain"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Subsystem"
	  SrcPort		  1
	  Points		  [0, 15]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Subsystem1"
	  SrcPort		  1
	  Points		  [10, 0; 0, -20]
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Subsystem2"
	  SrcPort		  1
	  Points		  [15, 0; 0, -35]
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Subsystem4"
	  SrcPort		  2
	  Points		  [25, 0; 0, -60]
	  DstBlock		  "Mux"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Subsystem4"
	  SrcPort		  1
	  Points		  [20, 0; 0, -60]
	  DstBlock		  "Mux"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Subsystem5"
	  SrcPort		  1
	  Points		  [30, 0; 0, -65]
	  DstBlock		  "Mux"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "Subsystem5"
	  SrcPort		  2
	  Points		  [35, 0; 0, -65]
	  DstBlock		  "Mux"
	  DstPort		  9
	}
	Line {
	  SrcBlock		  "Subsystem6"
	  SrcPort		  1
	  Points		  [40, 0; 0, -70]
	  DstBlock		  "Mux"
	  DstPort		  10
	}
	Line {
	  SrcBlock		  "Subsystem6"
	  SrcPort		  2
	  Points		  [45, 0; 0, -70]
	  DstBlock		  "Mux"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "Subsystem7"
	  SrcPort		  1
	  Points		  [50, 0; 0, -75]
	  DstBlock		  "Mux"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "Subsystem7"
	  SrcPort		  2
	  Points		  [55, 0; 0, -75]
	  DstBlock		  "Mux"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "Subsystem3"
	  SrcPort		  1
	  Points		  [60, 0; 0, -75]
	  DstBlock		  "Mux"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "Subsystem3"
	  SrcPort		  2
	  Points		  [65, 0; 0, -75]
	  DstBlock		  "Mux"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "Subsystem3"
	  SrcPort		  3
	  Points		  [70, 0; 0, -75]
	  DstBlock		  "Mux"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "Subsystem3"
	  SrcPort		  4
	  Points		  [75, 0; 0, -75]
	  DstBlock		  "Mux"
	  DstPort		  17
	}
	Line {
	  SrcBlock		  "Subsystem12"
	  SrcPort		  1
	  Points		  [80, 0; 0, -75]
	  DstBlock		  "Mux"
	  DstPort		  18
	}
	Line {
	  SrcBlock		  "Subsystem8"
	  SrcPort		  1
	  Points		  [85, 0; 0, -75]
	  DstBlock		  "Mux"
	  DstPort		  19
	}
	Line {
	  SrcBlock		  "Subsystem13"
	  SrcPort		  1
	  Points		  [90, 0; 0, -75]
	  DstBlock		  "Mux"
	  DstPort		  20
	}
	Line {
	  SrcBlock		  "Subsystem14"
	  SrcPort		  1
	  Points		  [95, 0; 0, -75]
	  DstBlock		  "Mux"
	  DstPort		  21
	}
	Line {
	  SrcBlock		  "Subsystem9"
	  SrcPort		  1
	  Points		  [100, 0; 0, -80]
	  DstBlock		  "Mux"
	  DstPort		  22
	}
	Line {
	  SrcBlock		  "Subsystem9"
	  SrcPort		  2
	  Points		  [105, 0; 0, -80]
	  DstBlock		  "Mux"
	  DstPort		  23
	}
	Line {
	  SrcBlock		  "Subsystem10"
	  SrcPort		  1
	  Points		  [110, 0; 0, -85]
	  DstBlock		  "Mux"
	  DstPort		  24
	}
	Line {
	  SrcBlock		  "Subsystem10"
	  SrcPort		  2
	  Points		  [115, 0; 0, -85]
	  DstBlock		  "Mux"
	  DstPort		  25
	}
	Line {
	  SrcBlock		  "Subsystem11"
	  SrcPort		  1
	  Points		  [120, 0; 0, -90]
	  DstBlock		  "Mux"
	  DstPort		  26
	}
	Line {
	  SrcBlock		  "Subsystem11"
	  SrcPort		  2
	  Points		  [125, 0; 0, -90]
	  DstBlock		  "Mux"
	  DstPort		  27
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -10]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "C Function Call"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Configure Model \nfor dsPIC"
      Ports		      []
      Position		      [35, 14, 147, 70]
      BackgroundColor	      "yellow"
      DropShadow	      on
      SourceBlock	      "dsPICdrivers/Simulink Configuration/Configure M"
"odel \nfor dsPIC"
      SourceType	      ""
    }
    Block {
      BlockType		      Reference
      Name		      "DocBlock"
      Ports		      []
      Position		      [417, 25, 504, 72]
      ShowName		      off
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "simulink/Model-Wide\nUtilities/DocBlock"
      SourceType	      "DocBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      DocumentType	      "Text"
    }
    Block {
      BlockType		      Reference
      Name		      "Master"
      Tag		      "dsPIC_MASTER"
      Ports		      []
      Position		      [169, 20, 269, 70]
      BackgroundColor	      "lightBlue"
      DropShadow	      on
      Priority		      "1"
      List {
	ListType		RTWdata
	NumBusyPort		"-1"
      }
      SourceBlock	      "dsPICdrivers/Master"
      SourceType	      "Master"
      TimeStepType	      "Timer1"
      picType		      "33fJ256GP710"
      fcy		      "40000000"
      Quartz_33f	      "8e6"
      PLLActive_33f	      on
      fcyDesired_33f	      "40000000"
      tmr1		      "[1  39999  0]"
      tmr1Info		      "Time Step : 0.001  ;   Error : 0%  PR1=39999"
      tmr2345		      "[0  0  0  0  0  0  0  0]"
      tmr2345cfg	      "[-1 -1 -1 -1 -1 -1 -1 -1]"
      IOautoConf	      on
      typePort		      "[ 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  "
"0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 "
" 0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0"
"  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  "
"0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 ]"
      TRIS		      "[ 65535  65535  65535  65535  65535  65535  655"
"35 ]"
      ADPCFG		      "0"
      MasterBusyPort	      "None"
      MasterOverloadPort      "None"
      FOSC		      "Quartz (XT - HS)"
      ClockSwitchMonitor      "Both disabled"
      TempProtection_33f      "TEMP_ON"
      FPBOR		      "<empty>"
      PWRT		      "disable"
      MCLR		      "<empty>"
      PowerSave		      off
      OverrideFcy	      off
      NewFcy		      "1e6"
      PR2345		      "[65535  65535  65535  65535  65535  65535  6553"
"5  65535]"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Receive ECAN1 Message"
      Ports		      [0, 3]
      Position		      [410, 137, 520, 213]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      System {
	Name			"Receive ECAN1 Message"
	Location		[492, 277, 1177, 499]
	Open			on
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Reference
	  Name			  "C Function Call"
	  Tag			  "dsPIC_dsPIC_CFunctionCall"
	  Ports			  [0, 1]
	  Position		  [25, 65, 150, 105]
	  ShowName		  off
	  List {
	    ListType		    RTWdata
	    FctDeclaration	    "extern void ecan1_receive(uint32_T* y1);"
	    FctCall		    "ecan1_receive(*%y1);"
	    fctName		    "ecan1_receive"
	    INPUT_SIZE		    "1"
	    OUTPUT_SIZE		    "4"
	    NBR_INPUT		    "0"
	    NBR_OUTPUT		    "1"
	  }
	  SourceBlock		  "dsPICdrivers/OTHERS/C Function Call"
	  SourceType		  "C Function Call"
	  fctName		  "'ecan1_receive'"
	  INPUT_SIZE		  "1"
	  INPUT1		  "--"
	  INPUT2		  "--"
	  INPUT3		  "--"
	  OUTPUT_SIZE		  "4"
	  OUTPUT1		  "uint32"
	  SampleTime		  "-1"
	  InputType		  "[ ]"
	  OutputType		  "[ 6 ]"
	  FctDeclaration	  "extern void ecan1_receive(uint32_T* y1);"
	  FctCall		  "ecan1_receive(*%y1);"
	  OrderingInOutPopup	  "None"
	}
	Block {
	  BlockType		  DataTypeConversion
	  Name			  "Data Type Conversion"
	  Position		  [325, 122, 375, 138]
	  ShowName		  off
	  OutDataTypeMode	  "boolean"
	  RndMeth		  "Floor"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Decompose uint64"
	  Ports			  [2, 1]
	  Position		  [235, 46, 315, 104]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Decompose uint64"
	    Location		    [447, 297, 920, 630]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "low-order\nuint32"
	      Position		      [35, 60, 65, 74]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "high-order\nuint1"
	      Position		      [35, 178, 65, 192]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits"
	      Ports		      [1, 1]
	      Position		      [90, 52, 170, 78]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 7]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits1"
	      Ports		      [1, 1]
	      Position		      [90, 82, 170, 108]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[8 15]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits2"
	      Ports		      [1, 1]
	      Position		      [90, 112, 170, 138]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[16 23]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits3"
	      Ports		      [1, 1]
	      Position		      [90, 142, 170, 168]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[24 31]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits4"
	      Ports		      [1, 1]
	      Position		      [90, 172, 170, 198]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[0 7]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits5"
	      Ports		      [1, 1]
	      Position		      [90, 202, 170, 228]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[8 15]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits6"
	      Ports		      [1, 1]
	      Position		      [90, 232, 170, 258]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[16 23]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Extract Bits7"
	      Ports		      [1, 1]
	      Position		      [90, 262, 170, 288]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Extr"
"act Bits"
	      SourceType	      "Extract Bits"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      bitsToExtract	      "Range of bits"
	      numBits		      "8"
	      bitIdxRange	      "[24 31]"
	      outScalingMode	      "Treat bit field as an integer"
	    }
	    Block {
	      BlockType		      Mux
	      Name		      "Mux"
	      Ports		      [8, 1]
	      Position		      [290, 55, 295, 285]
	      ShowName		      off
	      Inputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "uint8 array"
	      Position		      [350, 165, 380, 179]
	      IconDisplay	      "Port number"
	    }
	    Line {
	      SrcBlock		      "low-order\nuint32"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Extract Bits"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Extract Bits1"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Extract Bits2"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Extract Bits3"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "uint8 array"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "high-order\nuint1"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"Extract Bits4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		Branch {
		  DstBlock		  "Extract Bits5"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, 30]
		  Branch {
		    DstBlock		    "Extract Bits6"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Extract Bits7"
		    DstPort		    1
		  }
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Extract Bits"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Extract Bits7"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      8
	    }
	    Line {
	      SrcBlock		      "Extract Bits1"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Extract Bits2"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Extract Bits3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "Extract Bits4"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      5
	    }
	    Line {
	      SrcBlock		      "Extract Bits5"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      6
	    }
	    Line {
	      SrcBlock		      "Extract Bits6"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      7
	    }
	  }
	}
	Block {
	  BlockType		  Demux
	  Name			  "Demux"
	  Ports			  [1, 4]
	  Position		  [185, 25, 190, 145]
	  BackgroundColor	  "black"
	  ShowName		  off
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Extract Bits"
	  Ports			  [1, 1]
	  Position		  [220, 117, 300, 143]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract "
"Bits"
	  SourceType		  "Extract Bits"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bitsToExtract		  "Lower half"
	  numBits		  "8"
	  bitIdxRange		  "[0 7]"
	  outScalingMode	  "Treat bit field as an integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Extract Bits1"
	  Ports			  [1, 1]
	  Position		  [220, 147, 300, 173]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract "
"Bits"
	  SourceType		  "Extract Bits"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bitsToExtract		  "Upper half"
	  numBits		  "8"
	  bitIdxRange		  "[0 7]"
	  outScalingMode	  "Treat bit field as an integer"
	}
	Block {
	  BlockType		  Selector
	  Name			  "Selector"
	  Ports			  [2, 1]
	  Position		  [470, 75, 570, 115]
	  ShowName		  off
	  IndexMode		  "Zero-based"
	  IndexOptions		  "Index vector (port)"
	  Indices		  "[1 3]"
	  OutputSizes		  "1"
	  InputPortWidth	  "8"
	}
	Block {
	  BlockType		  Outport
	  Name			  "identifier"
	  Position		  [335, 35, 365, 49]
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data"
	  Position		  [605, 90, 635, 104]
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "remote"
	  Position		  [395, 125, 425, 139]
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "C Function Call"
	  SrcPort		  1
	  DstBlock		  "Demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  1
	  DstBlock		  "identifier"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  3
	  Points		  [25, 0]
	  DstBlock		  "Decompose uint64"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  4
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "Extract Bits"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Extract Bits1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Data Type Conversion"
	  SrcPort		  1
	  DstBlock		  "remote"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Demux"
	  SrcPort		  2
	  Points		  [25, 0]
	  DstBlock		  "Decompose uint64"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Extract Bits"
	  SrcPort		  1
	  DstBlock		  "Data Type Conversion"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Selector"
	  SrcPort		  1
	  DstBlock		  "data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Decompose uint64"
	  SrcPort		  1
	  Points		  [60, 0; 0, 10]
	  DstBlock		  "Selector"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Extract Bits1"
	  SrcPort		  1
	  Points		  [150, 0]
	  DstBlock		  "Selector"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Send ECAN1 Message"
      Ports		      []
      Position		      [250, 137, 370, 213]
      ShowPortLabels	      "SignalName"
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskHideContents	      off
      MaskType		      "Send ECAN Message"
      MaskDescription	      "This block allows for the transmission of a mes"
"sage over the ECAN module."
      MaskPromptString	      "Buffer|Identifier|Indentifier from input|Ide|Re"
"mote|Data Length (bytes)|Data|Data from input|Sample time|Trigger on input"
      MaskStyleString	      "edit,edit,checkbox,checkbox,checkbox,edit,edit,"
"checkbox,edit,checkbox"
      MaskTunableValueString  "off,off,off,off,off,off,off,off,off,off"
      MaskCallbackString      "||mEnables = get_param(gcb,'MaskEnables');\nena"
"bled = get_param(gcb, 'identifier_from_input');\nif strcmp(enabled,'on');\n  "
"  replace_block([gcb '/identifier'],'Constant','Inport','noprompt');\n    mEn"
"ables{2} = 'off';\n    set_param([gcb '/identifier'],'Port','1');\nelse\n    "
"replace_block([gcb '/identifier'],'Inport','Constant','noprompt');\n    mEnab"
"les{2} = 'on';\n    set_param([gcb '/identifier'],'Value','identifier');\nend"
"\nset_param(gcb, 'MaskEnables', mEnables);\n||||data = eval(get_param(gcb, 'd"
"ata'));\ny = size(data,1);\nx = size(data,2);\nif y > 1 && x > 1\n    error('"
"Data must be a 1-dimensional vector')\nelse\n    if or(x > 8, y > 8)\n    err"
"or('Data cannot be larger than 8-bytes');\n    end\nend|mEnables = get_param("
"gcb,'MaskEnables');\nenabled = get_param(gcb, 'data_from_input');\nif strcmp("
"enabled,'on');\n    mEnables{7} = 'off';\n    replace_block([gcb '/data'],'Co"
"nstant','Inport','noprompt');\n    if strcmp(get_param([gcb '/identifier'],'B"
"lockType'), 'Inport');\n        set_param([gcb '/data'],'Port','2');\n    els"
"e\n        set_param([gcb '/data'],'Port','1');\n    end\nelse\n    mEnables{"
"7} = 'on';\n    replace_block([gcb '/data'],'Inport','Constant','noprompt');"
"\n    set_param([gcb '/data'],'Value','data');\nend\nset_param(gcb, 'MaskEnab"
"les', mEnables);||mEnables = get_param(gcb,'MaskEnables');\nenabled = get_par"
"am(gcb, 'trigger_on_input');\nif strcmp(enabled,'on');\n    mEnables{9} = 'of"
"f';\n    set_param([gcb '/C-function Call/ECAN1 Transmit'],'SampleTime','-1')"
";\n    replace_block([gcb '/trigger'],'Constant','Inport','noprompt');\nelse"
"\n    mEnables{9} = 'on';\n    set_param([gcb '/C-function Call/ECAN1 Transmi"
"t'],'SampleTime','c_func_sample_time');\n    replace_block([gcb '/trigger'],'"
"Inport','Constant','noprompt');\n    set_param([gcb '/trigger'],'Value','1');"
"\nend\nset_param(gcb, 'MaskEnables', mEnables);"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,"
      MaskVariables	      "buffer=@1;identifier=@2;identifier_from_input=&"
"3;ide=@4;remote=@5;length=@6;data=@7;data_from_input=&8;c_func_sample_time=@9"
";trigger_on_input=@10;"
      MaskDisplay	      "disp('ECAN1 TX');"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "1|hex2dec('401')|off|off|off|4|[hex2dec('11') h"
"ex2dec('12') hex2dec('13') hex2dec('14')]|off|1|off"
      MaskTabNameString	      ",,,,,,,,,"
      System {
	Name			"Send ECAN1 Message"
	Location		[349, 150, 992, 552]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  SubSystem
	  Name			  "C-function Call"
	  Ports			  [1, 0, 1]
	  Position		  [485, 159, 560, 201]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "C-function Call"
	    Location		    [742, 195, 1106, 379]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "parameters"
	      Position		      [25, 78, 55, 92]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      EnablePort
	      Name		      "Enable"
	      Ports		      []
	      Position		      [125, 15, 145, 35]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ECAN1 Transmit"
	      Tag		      "dsPIC_dsPIC_CFunctionCall"
	      Ports		      [1]
	      Position		      [80, 65, 205, 105]
	      BackgroundColor	      "orange"
	      List {
		ListType		RTWdata
		FctDeclaration		"extern void ecan1_send(uint16_T* u1);"
		FctCall			"ecan1_send(*%u1);"
		fctName			"ecan1_send"
		INPUT_SIZE		"8"
		OUTPUT_SIZE		"1"
		NBR_INPUT		"1"
		NBR_OUTPUT		"0"
	      }
	      SourceBlock	      "dsPICdrivers/OTHERS/C Function Call"
	      SourceType	      "C Function Call"
	      fctName		      "'ecan1_send'"
	      INPUT_SIZE	      "8"
	      INPUT1		      "uint16"
	      INPUT2		      "--"
	      INPUT3		      "--"
	      OUTPUT_SIZE	      "1"
	      OUTPUT1		      "--"
	      SampleTime	      "c_func_sample_time"
	      InputType		      "[ 4 ]"
	      OutputType	      "[ ]"
	      FctDeclaration	      "extern void ecan1_send(uint16_T* u1);"
	      FctCall		      "ecan1_send(*%u1);"
	      OrderingInOutPopup      "None"
	    }
	    Line {
	      SrcBlock		      "parameters"
	      SrcPort		      1
	      DstBlock		      "ECAN1 Transmit"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  Position		  [60, 17, 100, 33]
	  ShowName		  off
	  Value			  "buffer"
	  OutDataTypeMode	  "uint16"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant2"
	  Position		  [60, 152, 100, 168]
	  ShowName		  off
	  Value			  "ide"
	  OutDataTypeMode	  "uint16"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant3"
	  Position		  [60, 172, 100, 188]
	  ShowName		  off
	  Value			  "remote"
	  OutDataTypeMode	  "uint16"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant4"
	  Position		  [35, 37, 100, 53]
	  ShowName		  off
	  Value			  "length"
	  OutDataTypeMode	  "uint16"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Extract Bits"
	  Ports			  [1, 1]
	  Position		  [215, 105, 295, 145]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract "
"Bits"
	  SourceType		  "Extract Bits"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bitsToExtract		  "Upper half"
	  numBits		  "8"
	  bitIdxRange		  "[0 7]"
	  outScalingMode	  "Treat bit field as an integer"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Extract Bits1"
	  Ports			  [1, 1]
	  Position		  [215, 60, 295, 100]
	  ShowName		  off
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Extract "
"Bits"
	  SourceType		  "Extract Bits"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  bitsToExtract		  "Lower half"
	  numBits		  "8"
	  bitIdxRange		  "[0 7]"
	  outScalingMode	  "Preserve fixed-point scaling"
	}
	Block {
	  BlockType		  Mux
	  Name			  "Mux"
	  Ports			  [8, 1]
	  Position		  [370, 83, 375, 272]
	  ShowName		  off
	  Inputs		  "8"
	  DisplayOption		  "bar"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Remap Mxuint8 to 4xuint16"
	  Ports			  [1, 4]
	  Position		  [215, 201, 295, 264]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "Remap Mxuint8 to 4xuint16"
	    Location		    [172, 195, 935, 504]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "vector"
	      Position		      [20, 98, 50, 112]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Demux
	      Name		      "Demux"
	      Ports		      [1, 8]
	      Position		      [295, 27, 300, 168]
	      BackgroundColor	      "black"
	      ShowName		      off
	      Outputs		      "8"
	      DisplayOption	      "bar"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "Pad to 8x1"
	      Ports		      [1, 1]
	      Position		      [125, 84, 225, 126]
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"Pad to 8x1"
		Location		[172, 610, 899, 910]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "In1"
		  Position		  [25, 103, 55, 117]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Constant
		  Name			  "Constant"
		  Position		  [100, 120, 145, 140]
		  Value			  "[0 0 0 0 0 0 0 0]"
		  OutDataTypeMode	  "uint8"
		}
		Block {
		  BlockType		  DataTypeConversion
		  Name			  "Data Type Conversion"
		  Position		  [270, 111, 325, 129]
		  ShowName		  off
		  OutDataTypeMode	  "uint16"
		  RndMeth		  "Floor"
		  SaturateOnIntegerOverflow off
		}
		Block {
		  BlockType		  Merge
		  Name			  "Merge"
		  Ports			  [2, 1]
		  Position		  [190, 100, 230, 140]
		  InitialOutput		  "[0 0 0 0 0 0 0 0]"
		  AllowUnequalInputPortWidths on
		}
		Block {
		  BlockType		  Outport
		  Name			  "Out1"
		  Position		  [350, 113, 380, 127]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "In1"
		  SrcPort		  1
		  DstBlock		  "Merge"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Merge"
		  SrcPort		  1
		  DstBlock		  "Data Type Conversion"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Constant"
		  SrcPort		  1
		  DstBlock		  "Merge"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "Data Type Conversion"
		  SrcPort		  1
		  DstBlock		  "Out1"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "uint8 combiner2"
	      Ports		      [2, 1]
	      Position		      [360, 25, 435, 60]
	      ShowName		      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"uint8 combiner2"
		Location		[133, 341, 536, 431]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "high-order"
		  Position		  [30, 13, 60, 27]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "low-order"
		  Position		  [25, 48, 55, 62]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nOperator"
		  Ports			  [2, 1]
		  Position		  [215, 26, 255, 64]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/"
"Bitwise\nOperator"
		  SourceType		  "Bitwise Operator"
		  logicop		  "OR"
		  UseBitMask		  off
		  NumInputPorts		  "2"
		  BitMask		  "bin2dec('11011001')"
		  BitMaskRealWorld	  "Stored Integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  Ports			  [1, 1]
		  Position		  [95, 46, 175, 64]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/"
"Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-8"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "combined"
		  Position		  [280, 38, 310, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  DstBlock		  "Bitwise\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "high-order"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Bitwise\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bitwise\nOperator"
		  SrcPort		  1
		  DstBlock		  "combined"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "low-order"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "uint8 combiner3"
	      Ports		      [2, 1]
	      Position		      [360, 60, 435, 95]
	      ShowName		      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"uint8 combiner3"
		Location		[648, 299, 1051, 389]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "high-order"
		  Position		  [30, 13, 60, 27]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "low-order"
		  Position		  [25, 48, 55, 62]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nOperator"
		  Ports			  [2, 1]
		  Position		  [215, 26, 255, 64]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/"
"Bitwise\nOperator"
		  SourceType		  "Bitwise Operator"
		  logicop		  "OR"
		  UseBitMask		  off
		  NumInputPorts		  "2"
		  BitMask		  "bin2dec('11011001')"
		  BitMaskRealWorld	  "Stored Integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  Ports			  [1, 1]
		  Position		  [95, 46, 175, 64]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/"
"Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-8"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "combined"
		  Position		  [280, 38, 310, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "low-order"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bitwise\nOperator"
		  SrcPort		  1
		  DstBlock		  "combined"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "high-order"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Bitwise\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  DstBlock		  "Bitwise\nOperator"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "uint8 combiner4"
	      Ports		      [2, 1]
	      Position		      [360, 95, 435, 130]
	      ShowName		      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"uint8 combiner4"
		Location		[648, 299, 1051, 389]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "high-order"
		  Position		  [30, 13, 60, 27]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "low-order"
		  Position		  [25, 48, 55, 62]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nOperator"
		  Ports			  [2, 1]
		  Position		  [215, 26, 255, 64]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/"
"Bitwise\nOperator"
		  SourceType		  "Bitwise Operator"
		  logicop		  "OR"
		  UseBitMask		  off
		  NumInputPorts		  "2"
		  BitMask		  "bin2dec('11011001')"
		  BitMaskRealWorld	  "Stored Integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  Ports			  [1, 1]
		  Position		  [95, 46, 175, 64]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/"
"Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-8"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "combined"
		  Position		  [280, 38, 310, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  DstBlock		  "Bitwise\nOperator"
		  DstPort		  2
		}
		Line {
		  SrcBlock		  "high-order"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Bitwise\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bitwise\nOperator"
		  SrcPort		  1
		  DstBlock		  "combined"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "low-order"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "uint8 combiner5"
	      Ports		      [2, 1]
	      Position		      [360, 130, 435, 165]
	      ShowName		      off
	      MinAlgLoopOccurrences   off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      MaskHideContents	      off
	      System {
		Name			"uint8 combiner5"
		Location		[648, 299, 1051, 389]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	"[0.500000, 0.500000, 0.500000, 0.5000"
"00]"
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "high-order"
		  Position		  [30, 13, 60, 27]
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "low-order"
		  Position		  [25, 48, 55, 62]
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Bitwise\nOperator"
		  Ports			  [2, 1]
		  Position		  [215, 26, 255, 64]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/"
"Bitwise\nOperator"
		  SourceType		  "Bitwise Operator"
		  logicop		  "OR"
		  UseBitMask		  off
		  NumInputPorts		  "2"
		  BitMask		  "bin2dec('11011001')"
		  BitMaskRealWorld	  "Stored Integer"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Shift\nArithmetic"
		  Ports			  [1, 1]
		  Position		  [95, 46, 175, 64]
		  ShowName		  off
		  SourceBlock		  "simulink/Logic and Bit\nOperations/"
"Shift\nArithmetic"
		  SourceType		  "Shift Arithmetic"
		  ShowPortLabels	  "FromPortIcon"
		  SystemSampleTime	  "-1"
		  FunctionWithSeparateData off
		  RTWMemSecFuncInitTerm	  "Inherit from model"
		  RTWMemSecFuncExecute	  "Inherit from model"
		  RTWMemSecDataConstants  "Inherit from model"
		  RTWMemSecDataInternal	  "Inherit from model"
		  RTWMemSecDataParameters "Inherit from model"
		  nBitShiftRight	  "-8"
		  nBinPtShiftRight	  "0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "combined"
		  Position		  [280, 38, 310, 52]
		  IconDisplay		  "Port number"
		  BusOutputAsStruct	  off
		}
		Line {
		  SrcBlock		  "low-order"
		  SrcPort		  1
		  DstBlock		  "Shift\nArithmetic"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Bitwise\nOperator"
		  SrcPort		  1
		  DstBlock		  "combined"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "high-order"
		  SrcPort		  1
		  Points		  [0, 15]
		  DstBlock		  "Bitwise\nOperator"
		  DstPort		  1
		}
		Line {
		  SrcBlock		  "Shift\nArithmetic"
		  SrcPort		  1
		  DstBlock		  "Bitwise\nOperator"
		  DstPort		  2
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data0"
	      Position		      [485, 38, 515, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data1"
	      Position		      [485, 73, 515, 87]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data2"
	      Position		      [485, 108, 515, 122]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "data3"
	      Position		      [485, 143, 515, 157]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      8
	      Points		      [0, 5]
	      DstBlock		      "uint8 combiner5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      7
	      Points		      [0, 5]
	      DstBlock		      "uint8 combiner5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      6
	      DstBlock		      "uint8 combiner4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      5
	      DstBlock		      "uint8 combiner4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      4
	      Points		      [0, -5]
	      DstBlock		      "uint8 combiner3"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      3
	      Points		      [0, -5]
	      DstBlock		      "uint8 combiner3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      2
	      Points		      [0, -10]
	      DstBlock		      "uint8 combiner2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Demux"
	      SrcPort		      1
	      Points		      [0, -10]
	      DstBlock		      "uint8 combiner2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Pad to 8x1"
	      SrcPort		      1
	      Points		      [50, 0]
	      DstBlock		      "Demux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "uint8 combiner2"
	      SrcPort		      1
	      DstBlock		      "data0"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "uint8 combiner3"
	      SrcPort		      1
	      DstBlock		      "data1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "vector"
	      SrcPort		      1
	      DstBlock		      "Pad to 8x1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "uint8 combiner4"
	      SrcPort		      1
	      DstBlock		      "data2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "uint8 combiner5"
	      SrcPort		      1
	      DstBlock		      "data3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Constant
	  Name			  "data"
	  Position		  [35, 227, 100, 243]
	  Value			  "data"
	  OutDataTypeMode	  "uint8"
	}
	Block {
	  BlockType		  Constant
	  Name			  "identifier"
	  Position		  [25, 92, 100, 108]
	  Value			  "identifier"
	  OutDataTypeMode	  "uint32"
	}
	Block {
	  BlockType		  Constant
	  Name			  "trigger"
	  Position		  [400, 132, 465, 148]
	  OutDataTypeMode	  "boolean"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "uint8 combiner"
	  Ports			  [2, 1]
	  Position		  [125, 15, 200, 55]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "uint8 combiner"
	    Location		    [648, 299, 1051, 389]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "high-order"
	      Position		      [30, 13, 60, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "low-order"
	      Position		      [25, 48, 55, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [2, 1]
	      Position		      [215, 26, 255, 64]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "2"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [95, 46, 175, 64]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-8"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "combined"
	      Position		      [280, 38, 310, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "high-order"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "combined"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "low-order"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "uint8 combiner1"
	  Ports			  [2, 1]
	  Position		  [130, 150, 205, 190]
	  ShowName		  off
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskHideContents	  off
	  System {
	    Name		    "uint8 combiner1"
	    Location		    [648, 299, 1051, 389]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "high-order"
	      Position		      [30, 13, 60, 27]
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "low-order"
	      Position		      [25, 48, 55, 62]
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Bitwise\nOperator"
	      Ports		      [2, 1]
	      Position		      [215, 26, 255, 64]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Bitw"
"ise\nOperator"
	      SourceType	      "Bitwise Operator"
	      logicop		      "OR"
	      UseBitMask	      off
	      NumInputPorts	      "2"
	      BitMask		      "bin2dec('11011001')"
	      BitMaskRealWorld	      "Stored Integer"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Shift\nArithmetic"
	      Ports		      [1, 1]
	      Position		      [95, 46, 175, 64]
	      ShowName		      off
	      SourceBlock	      "simulink/Logic and Bit\nOperations/Shif"
"t\nArithmetic"
	      SourceType	      "Shift Arithmetic"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      nBitShiftRight	      "-8"
	      nBinPtShiftRight	      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "combined"
	      Position		      [280, 38, 310, 52]
	      IconDisplay	      "Port number"
	      BusOutputAsStruct	      off
	    }
	    Line {
	      SrcBlock		      "low-order"
	      SrcPort		      1
	      DstBlock		      "Shift\nArithmetic"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Bitwise\nOperator"
	      SrcPort		      1
	      DstBlock		      "combined"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "high-order"
	      SrcPort		      1
	      Points		      [0, 15]
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Shift\nArithmetic"
	      SrcPort		      1
	      DstBlock		      "Bitwise\nOperator"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "trigger"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "C-function Call"
	  DstPort		  enable
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  DstBlock		  "C-function Call"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "uint8 combiner"
	  SrcPort		  1
	  Points		  [150, 0]
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "uint8 combiner"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant4"
	  SrcPort		  1
	  DstBlock		  "uint8 combiner"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Extract Bits"
	  SrcPort		  1
	  Points		  [25, 0; 0, 15]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Extract Bits1"
	  SrcPort		  1
	  Points		  [25, 0; 0, 35]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "identifier"
	  SrcPort		  1
	  Points		  [85, 0]
	  Branch {
	    Points		    [0, -20]
	    DstBlock		    "Extract Bits1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Extract Bits"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "uint8 combiner1"
	  SrcPort		  1
	  Points		  [145, 0]
	  DstBlock		  "Mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Constant3"
	  SrcPort		  1
	  DstBlock		  "uint8 combiner1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  DstBlock		  "uint8 combiner1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Remap Mxuint8 to 4xuint16"
	  SrcPort		  1
	  Points		  [30, 0; 0, -20]
	  DstBlock		  "Mux"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "Remap Mxuint8 to 4xuint16"
	  SrcPort		  2
	  Points		  [50, 0; 0, -10]
	  DstBlock		  "Mux"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Remap Mxuint8 to 4xuint16"
	  SrcPort		  3
	  DstBlock		  "Mux"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "Remap Mxuint8 to 4xuint16"
	  SrcPort		  4
	  Points		  [55, 0]
	  DstBlock		  "Mux"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "data"
	  SrcPort		  1
	  DstBlock		  "Remap Mxuint8 to 4xuint16"
	  DstPort		  1
	}
      }
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    D $   8    (     @         %    "
"\"     $    !     0         %  0 \"     $    0    =F5R<VEO;@!C;VYT96YT  X    "
"X    !@    @    &          4    (     0    $    !          D    (    FIF9F9F9"
"\\3\\.      $   8    (    !          %    \"     $   #-     0         0    S0"
"   %1H:7,@;6]D96P@<F5C<F5A=&5S('1H92!#<F]S<W=I<F4@87!P;&EC871I;VX@;F]T92!F<F]"
"M($UI8W)O8VAI<\"X-\"E1H92!$96)U9V=I;F<@9&ER96-T;W)Y(&EN8VQU9&5S(&%N($U03$%\"("
"'!R;VIE8W0@=&AA=\"!C86X@8V]M<&EL92!A;F0@;&]A9 T*=&AE($U!5$Q!0BUG96YE<F%T960@8"
"V]D92!I;B!O<F1E<B!T;R!F86-I;&ET871E(&1E8G5G9VEN9RX    "
  }
}

# Finite State Machines
#
#    Stateflow Version 6.6 (R2007a) dated Jan 30 2007, 03:33:34
#
#

Stateflow {

	machine {
		id                   		1
		name                 		"Main"
		created              		"23-Jan-2010 13:01:13"
		isLibrary            		0
		firstTarget          		30
		sfVersion            		66014000
	}

	chart {
		id                                        		2
		name                                      		"Configure ECAN 1/Subsystem2/Embedded\n"
					"MATLAB Function"
		windowPosition                            		[334.67 274.749 200.25 189.75]
		viewLimits                                		[0 156.75 0 153.75]
		screen                                    		[1 1 1280 1024 1.333333333333333]
		treeNode                                  		[0 3 0 0]
		firstTransition                           		5
		firstJunction                             		4
		viewObj                                   		2
		machine                                   		1
		subviewS {
		}
		decomposition                             		CLUSTER_CHART
		type                                      		EML_CHART
		firstData                                 		6
		sampleTime                                		"Inf"
		chartFileNumber                           		2
		disableImplicitCasting                    		1
		eml {
			name       		"bitsetVector"
		}
	}

	state {
		id                           		3
		labelString                  		"eML_blk_kernel()"
		position                     		[18 64.5 118 66]
		fontSize                     		12
		chart                        		2
		treeNode                     		[2 0 0 0]
		superState                   		SUBCHART
		subviewer                    		2
		type                         		FUNC_STATE
		decomposition                		CLUSTER_STATE
		eml {
			isEML                    		1
			script                   		"function y = bitsetVector(u)\n"
						"\n"
						"y = uint16(0);\n"
						"for k = 1:size(u,1)\n"
						"    y = bitset(y,u(k)+1);\n"
						"end;"
			editorLayout             		"100 M4x1[83 211 970 697]"
			treatIntsAsFixpt         		0
		}
	}

	junction {
		id         		4
		position   		[23.5747 49.5747 7]
		chart      		2
		linkNode   		[2 0 0]
		subviewer  		2
		type       		CONNECTIVE_JUNCTION
	}

	transition {
		id             		5
		labelString    		"{eML_blk_kernel();}"
		labelPosition  		[32.125 19.875 102.544 14.964]
		fontSize       		12
		src {
			intersection		[0 0 1 0 23.5747 14.625 0 0]
		}
		dst {
			id          		4
			intersection		[7 0 -1 -1 23.5747 42.5747 0 0]
		}
		midPoint       		[23.5747 24.9468]
		chart          		2
		linkNode       		[2 0 0]
		dataLimits     		[23.575 23.575 14.625 34.575]
		subviewer      		2
		drawStyle      		SMART
		executionOrder 		1
	}

	data {
		id                            		6
		name                          		"u"
		linkNode                      		[2 0 7]
		scope                         		INPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
			}
			complexity           		SF_COMPLEX_INHERITED
		}
		dataType                      		"inherited"
		fixptType {
			slope   		1
			baseType		SF_INT16_TYPE
		}
		complexity                    		SF_COMPLEX_INHERITED
	}

	data {
		id                            		7
		name                          		"y"
		linkNode                      		[2 6 0]
		scope                         		OUTPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
				primitive 		SF_DOUBLE_TYPE
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_NO
		}
		dataType                      		"inherited"
		fixptType {
			slope   		1
			baseType		SF_INT16_TYPE
		}
		complexity                    		SF_COMPLEX_INHERITED
	}

	instance {
		id     		8
		name   		"Configure ECAN 1/Subsystem2/Embedded\n"
					"MATLAB Function"
		machine		1
		chart  		2
	}

	chart {
		id                                        		9
		name                                      		"Configure ECAN 1/Subsystem3/Embedded\n"
					"MATLAB Function"
		windowPosition                            		[373.241 216.978 200.25 189.75]
		viewLimits                                		[0 156.75 0 153.75]
		screen                                    		[1 1 1280 1024 1.333333333333333]
		treeNode                                  		[0 10 0 0]
		firstTransition                           		12
		firstJunction                             		11
		viewObj                                   		9
		machine                                   		1
		decomposition                             		CLUSTER_CHART
		type                                      		EML_CHART
		firstData                                 		13
		updateMethod                              		DISCRETE
		sampleTime                                		"Inf"
		chartFileNumber                           		3
		disableImplicitCasting                    		1
		eml {
			name       		"buildCiTRmnCONReg"
		}
	}

	state {
		id                           		10
		labelString                  		"eML_blk_kernel()"
		position                     		[18 64.5 118 66]
		fontSize                     		12
		chart                        		9
		treeNode                     		[9 0 0 0]
		superState                   		SUBCHART
		subviewer                    		9
		type                         		FUNC_STATE
		decomposition                		CLUSTER_STATE
		eml {
			isEML                    		1
			script                   		"function [CiTR01CON, CiTR23CON, CiTR45CON, CiTR67CON] = bui"
						"ldCiTRmnCONReg(bufs, buf_priorities, buf_rtes)\n"
						"\n"
						"% Create a vector of shorts to modify\n"
						"regs = uint16(zeros(8,1));\n"
						"\n"
						"% Go through all enabled transmission buffers setting appro"
						"priate bits\n"
						"for b = 1:size(bufs,1)\n"
						"    \n"
						"    index = bufs(b);\n"
						"    \n"
						"    % Set transmission bit\n"
						"    regs(index) = bitset(regs(index),8);\n"
						"    \n"
						"    % Set priority bits\n"
						"    regs(index) = bitor(regs(index), uint16(buf_priorities("
						"index)-1));\n"
						"    \n"
						"    % Set remote transmit enable bits\n"
						"    if all(buf_rtes(index))\n"
						"        regs(index) = bitset(regs(index),3);\n"
						"    end\n"
						"end\n"
						"\n"
						"% Map our matrix into registers\n"
						"CiTR01CON = uint16(bitshift(regs(2),8) | regs(1));\n"
						"CiTR23CON = uint16(bitshift(regs(4),8) | regs(3));\n"
						"CiTR45CON = uint16(bitshift(regs(6),8) | regs(5));\n"
						"CiTR67CON = uint16(bitshift(regs(8),8) | regs(7));"
			editorLayout             		"100 M4x1[83 211 970 697]"
			treatIntsAsFixpt         		0
		}
	}

	junction {
		id         		11
		position   		[23.5747 49.5747 7]
		chart      		9
		linkNode   		[9 0 0]
		subviewer  		9
		type       		CONNECTIVE_JUNCTION
	}

	transition {
		id             		12
		labelString    		"{eML_blk_kernel();}"
		labelPosition  		[32.125 19.875 102.544 14.964]
		fontSize       		12
		src {
			intersection		[0 0 1 0 23.5747 14.625 0 0]
		}
		dst {
			id          		11
			intersection		[7 0 -1 -1 23.5747 42.5747 0 0]
		}
		midPoint       		[23.5747 24.9468]
		chart          		9
		linkNode       		[9 0 0]
		dataLimits     		[23.575 23.575 14.625 34.575]
		subviewer      		9
		drawStyle      		SMART
		executionOrder 		1
	}

	data {
		id                            		13
		name                          		"CiTR01CON"
		linkNode                      		[9 0 14]
		scope                         		OUTPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
				primitive 		SF_DOUBLE_TYPE
				isSigned  		1
				wordLength		"16"
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_NO
		}
		dataType                      		"inherited"
		complexity                    		SF_COMPLEX_INHERITED
	}

	data {
		id                            		14
		name                          		"CiTR23CON"
		linkNode                      		[9 13 15]
		scope                         		OUTPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_NO
		}
		dataType                      		"inherited"
		fixptType {
			slope   		1
			baseType		SF_INT16_TYPE
		}
		complexity                    		SF_COMPLEX_INHERITED
	}

	data {
		id                            		15
		name                          		"CiTR45CON"
		linkNode                      		[9 14 16]
		scope                         		OUTPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
				primitive 		SF_DOUBLE_TYPE
				isSigned  		1
				wordLength		"16"
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_NO
		}
		dataType                      		"inherited"
		complexity                    		SF_COMPLEX_INHERITED
	}

	data {
		id                            		16
		name                          		"CiTR67CON"
		linkNode                      		[9 15 17]
		scope                         		OUTPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
				primitive 		SF_DOUBLE_TYPE
				isSigned  		1
				wordLength		"16"
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_NO
		}
		dataType                      		"inherited"
		complexity                    		SF_COMPLEX_INHERITED
	}

	data {
		id                            		17
		name                          		"bufs"
		linkNode                      		[9 16 18]
		scope                         		INPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
				primitive 		SF_DOUBLE_TYPE
				isSigned  		1
				wordLength		"16"
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_INHERITED
		}
		dataType                      		"inherited"
		complexity                    		SF_COMPLEX_INHERITED
	}

	data {
		id                            		18
		name                          		"buf_priorities"
		linkNode                      		[9 17 19]
		scope                         		INPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
				primitive 		SF_DOUBLE_TYPE
				isSigned  		1
				wordLength		"16"
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_INHERITED
		}
		dataType                      		"inherited"
		complexity                    		SF_COMPLEX_INHERITED
	}

	data {
		id                            		19
		name                          		"buf_rtes"
		linkNode                      		[9 18 0]
		scope                         		INPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
				primitive 		SF_DOUBLE_TYPE
				isSigned  		1
				wordLength		"16"
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_INHERITED
		}
		dataType                      		"inherited"
		complexity                    		SF_COMPLEX_INHERITED
	}

	instance {
		id     		20
		name   		"Configure ECAN 1/Subsystem3/Embedded\n"
					"MATLAB Function"
		machine		1
		chart  		9
	}

	chart {
		id                                        		21
		name                                      		"Configure ECAN 1/Subsystem4/Embedded\n"
					"MATLAB Function"
		windowPosition                            		[327.527 275.492 200.25 189.75]
		viewLimits                                		[0 156.75 0 153.75]
		screen                                    		[1 1 1280 1024 1.333333333333333]
		treeNode                                  		[0 22 0 0]
		firstTransition                           		24
		firstJunction                             		23
		viewObj                                   		21
		machine                                   		1
		decomposition                             		CLUSTER_CHART
		type                                      		EML_CHART
		firstData                                 		25
		updateMethod                              		DISCRETE
		sampleTime                                		"Inf"
		chartFileNumber                           		5
		disableImplicitCasting                    		1
		eml {
			name       		"buildMaskSelReg"
		}
	}

	state {
		id                           		22
		labelString                  		"eML_blk_kernel()"
		position                     		[18 64.5 118 66]
		fontSize                     		12
		chart                        		21
		treeNode                     		[21 0 0 0]
		superState                   		SUBCHART
		subviewer                    		21
		type                         		FUNC_STATE
		decomposition                		CLUSTER_STATE
		eml {
			isEML                    		1
			script                   		"function [sel1,sel2] = buildMaskSelReg(filters, filter_mask"
						"s)\n"
						"\n"
						"sel1 = uint16(0);\n"
						"sel2 = uint16(0);\n"
						"for k = 1:size(filters,1);\n"
						"    filter = filters(k)+1;\n"
						"    if filter < 9 % 9 because of 1-indexing in MATLAB\n"
						"        sel1 = bitor(sel1, bitshift(filter_masks(filter),2*"
						"k));\n"
						"    else\n"
						"        sel2 = bitor(sel2, bitshift(filter_masks(filter),2*"
						"(k-8)));\n"
						"    end\n"
						"end"
			editorLayout             		"100 M4x1[129 551 706 409]"
			treatIntsAsFixpt         		0
		}
	}

	junction {
		id         		23
		position   		[23.5747 49.5747 7]
		chart      		21
		linkNode   		[21 0 0]
		subviewer  		21
		type       		CONNECTIVE_JUNCTION
	}

	transition {
		id             		24
		labelString    		"{eML_blk_kernel();}"
		labelPosition  		[32.125 19.875 102.544 14.964]
		fontSize       		12
		src {
			intersection		[0 0 1 0 23.5747 14.625 0 0]
		}
		dst {
			id          		23
			intersection		[7 0 -1 -1 23.5747 42.5747 0 0]
		}
		midPoint       		[23.5747 24.9468]
		chart          		21
		linkNode       		[21 0 0]
		dataLimits     		[23.575 23.575 14.625 34.575]
		subviewer      		21
		drawStyle      		SMART
		executionOrder 		1
	}

	data {
		id                            		25
		name                          		"sel1"
		linkNode                      		[21 0 26]
		scope                         		OUTPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
				primitive 		SF_DOUBLE_TYPE
				isSigned  		1
				wordLength		"16"
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_NO
		}
		dataType                      		"inherited"
		complexity                    		SF_COMPLEX_INHERITED
	}

	data {
		id                            		26
		name                          		"sel2"
		linkNode                      		[21 25 27]
		scope                         		OUTPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_NO
		}
		dataType                      		"inherited"
		fixptType {
			slope   		1
			baseType		SF_INT16_TYPE
		}
		complexity                    		SF_COMPLEX_INHERITED
	}

	data {
		id                            		27
		name                          		"filters"
		linkNode                      		[21 26 28]
		scope                         		INPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
				primitive 		SF_DOUBLE_TYPE
				isSigned  		1
				wordLength		"16"
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_INHERITED
		}
		dataType                      		"inherited"
		complexity                    		SF_COMPLEX_INHERITED
	}

	data {
		id                            		28
		name                          		"filter_masks"
		linkNode                      		[21 27 0]
		scope                         		INPUT_DATA
		machine                       		1
		props {
			array {
				size      		"-1"
			}
			type {
				method    		SF_INHERITED_TYPE
				primitive 		SF_DOUBLE_TYPE
				isSigned  		1
				wordLength		"16"
			}
			complexity           		SF_COMPLEX_INHERITED
			frame                		SF_FRAME_INHERITED
		}
		dataType                      		"inherited"
		complexity                    		SF_COMPLEX_INHERITED
	}

	instance {
		id     		29
		name   		"Configure ECAN 1/Subsystem4/Embedded\n"
					"MATLAB Function"
		machine		1
		chart  		21
	}

	target {
		id                        		30
		name                      		"sfun"
		description               		"Default Simulink S-Function Target."
		machine                   		1
		linkNode                  		[1 0 31]
	}

	target {
		id                        		31
		name                      		"rtw"
		codeFlags                 		" comments=1 statebitsets=1 databitsets=1 emitlogicalops=1 el"
						"seifdetection=1 constantfolding=1 redundantloadelimination=0"
						" preservenames=0 preservenameswithparent=0 exportcharts=0"
		machine                   		1
		linkNode                  		[1 30 0]
	}
}
