/**
 * \file IfxMsc_reg.h
 * \brief
 * \copyright Copyright (c) 2020 Infineon Technologies AG. All rights reserved.
 * Version: TC38XA_UM_V1.5.0.R0
 * Specification: TC3xx User Manual V1.5.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *                                 IMPORTANT NOTICE
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 * \defgroup IfxSfr_Msc_Registers_Cfg Msc address
 * \ingroup IfxSfr_Msc_Registers
 * 
 * \defgroup IfxSfr_Msc_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Msc_Registers_Cfg
 * \defgroup IfxSfr_Msc_Registers_Cfg_Msc0 2-MSC0
 * \ingroup IfxSfr_Msc_Registers_Cfg
 * \defgroup IfxSfr_Msc_Registers_Cfg_Msc1 2-MSC1
 * \ingroup IfxSfr_Msc_Registers_Cfg
 * \defgroup IfxSfr_Msc_Registers_Cfg_Msc2 2-MSC2
 * \ingroup IfxSfr_Msc_Registers_Cfg */
#ifndef IFXMSC_REG_H
#define IFXMSC_REG_H 1
/******************************************************************************/
#include "IfxMsc_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/* IfxSfr_Msc_Registers_Cfg_BaseAddress */

/* MSC object */
#define MODULE_MSC0  /*lint --e(923, 9078)*/ ((*(Ifx_MSC*)0xF0002600u))
#define MODULE_MSC1  /*lint --e(923, 9078)*/ ((*(Ifx_MSC*)0xF0002700u))
#define MODULE_MSC2  /*lint --e(923, 9078)*/ ((*(Ifx_MSC*)0xF0002800u))


/******************************************************************************/
/******************************************************************************/
/* IfxSfr_Msc_Registers_Cfg_Msc0 */
/* 0, Clock Control Register */
#define MSC0_CLC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_CLC*)0xF0002600u)

/* 8, Module Identification Register */
#define MSC0_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ID*)0xF0002608u)

/* C, Fractional Divider Register */
#define MSC0_FDR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_FDR*)0xF000260Cu)

/* 10, Upstream Status Register */
#define MSC0_USR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_USR*)0xF0002610u)

/* 14, Downstream Control Register */
#define MSC0_DSC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSC*)0xF0002614u)

/* 18, Downstream Status Register */
#define MSC0_DSS  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSS*)0xF0002618u)

/* 1C, Downstream Data Register */
#define MSC0_DD  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DD*)0xF000261Cu)

/* 20, Downstream Command Register */
#define MSC0_DC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DC*)0xF0002620u)

/* 24, Downstream Select Data Source Low Register */
#define MSC0_DSDSL  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSL*)0xF0002624u)

/* 28, Downstream Select Data Source High Register */
#define MSC0_DSDSH  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSH*)0xF0002628u)

/* 2C, Emergency Stop Register */
#define MSC0_ESR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ESR*)0xF000262Cu)

/* 30, Upstream Data Register 0 */
#define MSC0_UD0  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF0002630u)

/* 34, Upstream Data Register 1 */
#define MSC0_UD1  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF0002634u)

/* 38, Upstream Data Register 2 */
#define MSC0_UD2  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF0002638u)

/* 3C, Upstream Data Register 3 */
#define MSC0_UD3  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF000263Cu)

/* 40, Interrupt Control Register */
#define MSC0_ICR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ICR*)0xF0002640u)

/* 44, Interrupt Status Register */
#define MSC0_ISR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ISR*)0xF0002644u)

/* 48, Interrupt Set Clear Register */
#define MSC0_ISC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ISC*)0xF0002648u)

/* 4C, Output Control Register */
#define MSC0_OCR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_OCR*)0xF000264Cu)

/* 58, Downstream Control Enhanced Register 1 */
#define MSC0_DSCE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSCE*)0xF0002658u)

/* 5C, Upstream Control Enhanced Register 1 */
#define MSC0_USCE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_USCE*)0xF000265Cu)

/* 60, Downstream Select Data Source Low Extension Register */
#define MSC0_DSDSLE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSLE*)0xF0002660u)

/* 64, Downstream Select Data Source High Extension Register */
#define MSC0_DSDSHE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSHE*)0xF0002664u)

/* 68, Emergency Stop Extension Register */
#define MSC0_ESRE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ESRE*)0xF0002668u)

/* 6C, Downstream Timing Extension Register */
#define MSC0_DSTE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSTE*)0xF000266Cu)

/* 70, Downstream Data Mirror Register */
#define MSC0_DDM  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DDM*)0xF0002670u)

/* 74, Downstream Data Extension Register */
#define MSC0_DDE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DDE*)0xF0002674u)

/* 78, Downstream Command Mirror Register */
#define MSC0_DCM  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DCM*)0xF0002678u)

/* 7C, Downstream Command Extension Register */
#define MSC0_DCE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DCE*)0xF000267Cu)

/* 80, Asynchronous Block Configuration Register */
#define MSC0_ABC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ABC*)0xF0002680u)

/* E8, OCDS Control and Status */
#define MSC0_OCS  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_OCS*)0xF00026E8u)

/* EC, Kernel Reset Status Clear Register */
#define MSC0_KRSTCLR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_KRSTCLR*)0xF00026ECu)

/* F0, Kernel Reset Register 1 */
#define MSC0_KRST1  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_KRST1*)0xF00026F0u)

/* F4, Kernel Reset Register 0 */
#define MSC0_KRST0  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_KRST0*)0xF00026F4u)

/* F8, Access Enable Register 1 */
#define MSC0_ACCEN1  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ACCEN1*)0xF00026F8u)

/* FC, Access Enable Register 0 */
#define MSC0_ACCEN0  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ACCEN0*)0xF00026FCu)

/******************************************************************************/
/******************************************************************************/
/* IfxSfr_Msc_Registers_Cfg_Msc1 */
/* 0, Clock Control Register */
#define MSC1_CLC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_CLC*)0xF0002700u)

/* 8, Module Identification Register */
#define MSC1_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ID*)0xF0002708u)

/* C, Fractional Divider Register */
#define MSC1_FDR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_FDR*)0xF000270Cu)

/* 10, Upstream Status Register */
#define MSC1_USR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_USR*)0xF0002710u)

/* 14, Downstream Control Register */
#define MSC1_DSC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSC*)0xF0002714u)

/* 18, Downstream Status Register */
#define MSC1_DSS  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSS*)0xF0002718u)

/* 1C, Downstream Data Register */
#define MSC1_DD  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DD*)0xF000271Cu)

/* 20, Downstream Command Register */
#define MSC1_DC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DC*)0xF0002720u)

/* 24, Downstream Select Data Source Low Register */
#define MSC1_DSDSL  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSL*)0xF0002724u)

/* 28, Downstream Select Data Source High Register */
#define MSC1_DSDSH  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSH*)0xF0002728u)

/* 2C, Emergency Stop Register */
#define MSC1_ESR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ESR*)0xF000272Cu)

/* 30, Upstream Data Register 0 */
#define MSC1_UD0  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF0002730u)

/* 34, Upstream Data Register 1 */
#define MSC1_UD1  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF0002734u)

/* 38, Upstream Data Register 2 */
#define MSC1_UD2  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF0002738u)

/* 3C, Upstream Data Register 3 */
#define MSC1_UD3  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF000273Cu)

/* 40, Interrupt Control Register */
#define MSC1_ICR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ICR*)0xF0002740u)

/* 44, Interrupt Status Register */
#define MSC1_ISR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ISR*)0xF0002744u)

/* 48, Interrupt Set Clear Register */
#define MSC1_ISC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ISC*)0xF0002748u)

/* 4C, Output Control Register */
#define MSC1_OCR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_OCR*)0xF000274Cu)

/* 58, Downstream Control Enhanced Register 1 */
#define MSC1_DSCE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSCE*)0xF0002758u)

/* 5C, Upstream Control Enhanced Register 1 */
#define MSC1_USCE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_USCE*)0xF000275Cu)

/* 60, Downstream Select Data Source Low Extension Register */
#define MSC1_DSDSLE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSLE*)0xF0002760u)

/* 64, Downstream Select Data Source High Extension Register */
#define MSC1_DSDSHE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSHE*)0xF0002764u)

/* 68, Emergency Stop Extension Register */
#define MSC1_ESRE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ESRE*)0xF0002768u)

/* 6C, Downstream Timing Extension Register */
#define MSC1_DSTE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSTE*)0xF000276Cu)

/* 70, Downstream Data Mirror Register */
#define MSC1_DDM  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DDM*)0xF0002770u)

/* 74, Downstream Data Extension Register */
#define MSC1_DDE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DDE*)0xF0002774u)

/* 78, Downstream Command Mirror Register */
#define MSC1_DCM  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DCM*)0xF0002778u)

/* 7C, Downstream Command Extension Register */
#define MSC1_DCE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DCE*)0xF000277Cu)

/* 80, Asynchronous Block Configuration Register */
#define MSC1_ABC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ABC*)0xF0002780u)

/* E8, OCDS Control and Status */
#define MSC1_OCS  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_OCS*)0xF00027E8u)

/* EC, Kernel Reset Status Clear Register */
#define MSC1_KRSTCLR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_KRSTCLR*)0xF00027ECu)

/* F0, Kernel Reset Register 1 */
#define MSC1_KRST1  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_KRST1*)0xF00027F0u)

/* F4, Kernel Reset Register 0 */
#define MSC1_KRST0  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_KRST0*)0xF00027F4u)

/* F8, Access Enable Register 1 */
#define MSC1_ACCEN1  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ACCEN1*)0xF00027F8u)

/* FC, Access Enable Register 0 */
#define MSC1_ACCEN0  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ACCEN0*)0xF00027FCu)

/******************************************************************************/
/******************************************************************************/
/* IfxSfr_Msc_Registers_Cfg_Msc2 */
/* 0, Clock Control Register */
#define MSC2_CLC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_CLC*)0xF0002800u)

/* 8, Module Identification Register */
#define MSC2_ID  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ID*)0xF0002808u)

/* C, Fractional Divider Register */
#define MSC2_FDR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_FDR*)0xF000280Cu)

/* 10, Upstream Status Register */
#define MSC2_USR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_USR*)0xF0002810u)

/* 14, Downstream Control Register */
#define MSC2_DSC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSC*)0xF0002814u)

/* 18, Downstream Status Register */
#define MSC2_DSS  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSS*)0xF0002818u)

/* 1C, Downstream Data Register */
#define MSC2_DD  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DD*)0xF000281Cu)

/* 20, Downstream Command Register */
#define MSC2_DC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DC*)0xF0002820u)

/* 24, Downstream Select Data Source Low Register */
#define MSC2_DSDSL  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSL*)0xF0002824u)

/* 28, Downstream Select Data Source High Register */
#define MSC2_DSDSH  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSH*)0xF0002828u)

/* 2C, Emergency Stop Register */
#define MSC2_ESR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ESR*)0xF000282Cu)

/* 30, Upstream Data Register 0 */
#define MSC2_UD0  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF0002830u)

/* 34, Upstream Data Register 1 */
#define MSC2_UD1  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF0002834u)

/* 38, Upstream Data Register 2 */
#define MSC2_UD2  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF0002838u)

/* 3C, Upstream Data Register 3 */
#define MSC2_UD3  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_UD*)0xF000283Cu)

/* 40, Interrupt Control Register */
#define MSC2_ICR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ICR*)0xF0002840u)

/* 44, Interrupt Status Register */
#define MSC2_ISR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ISR*)0xF0002844u)

/* 48, Interrupt Set Clear Register */
#define MSC2_ISC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ISC*)0xF0002848u)

/* 4C, Output Control Register */
#define MSC2_OCR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_OCR*)0xF000284Cu)

/* 58, Downstream Control Enhanced Register 1 */
#define MSC2_DSCE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSCE*)0xF0002858u)

/* 5C, Upstream Control Enhanced Register 1 */
#define MSC2_USCE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_USCE*)0xF000285Cu)

/* 60, Downstream Select Data Source Low Extension Register */
#define MSC2_DSDSLE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSLE*)0xF0002860u)

/* 64, Downstream Select Data Source High Extension Register */
#define MSC2_DSDSHE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSDSHE*)0xF0002864u)

/* 68, Emergency Stop Extension Register */
#define MSC2_ESRE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ESRE*)0xF0002868u)

/* 6C, Downstream Timing Extension Register */
#define MSC2_DSTE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DSTE*)0xF000286Cu)

/* 70, Downstream Data Mirror Register */
#define MSC2_DDM  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DDM*)0xF0002870u)

/* 74, Downstream Data Extension Register */
#define MSC2_DDE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DDE*)0xF0002874u)

/* 78, Downstream Command Mirror Register */
#define MSC2_DCM  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DCM*)0xF0002878u)

/* 7C, Downstream Command Extension Register */
#define MSC2_DCE  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_DCE*)0xF000287Cu)

/* 80, Asynchronous Block Configuration Register */
#define MSC2_ABC  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ABC*)0xF0002880u)

/* E8, OCDS Control and Status */
#define MSC2_OCS  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_OCS*)0xF00028E8u)

/* EC, Kernel Reset Status Clear Register */
#define MSC2_KRSTCLR  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_KRSTCLR*)0xF00028ECu)

/* F0, Kernel Reset Register 1 */
#define MSC2_KRST1  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_KRST1*)0xF00028F0u)

/* F4, Kernel Reset Register 0 */
#define MSC2_KRST0  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_KRST0*)0xF00028F4u)

/* F8, Access Enable Register 1 */
#define MSC2_ACCEN1  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ACCEN1*)0xF00028F8u)

/* FC, Access Enable Register 0 */
#define MSC2_ACCEN0  /*lint --e(923, 9078)*/ (*(volatile Ifx_MSC_ACCEN0*)0xF00028FCu)



/******************************************************************************/

/******************************************************************************/

#endif  /* IFXMSC_REG_H */
