IP Generator (Version 2022.2-SP6.4 build 146967)
Check out license ...
Start generating at 2025-05-15 16:58
Instance: hsst (E:\JiChuang_2025\PDS_Project\axi_udp_ddr\LAB\sfp\prj\hssttest\ipcore\hsst\hsst.idf)
IP: Pango HSST (1.9)
Part: Logos2-PG2L100H-FBG676--6
Create directory 'example_design' ...
Create directory 'example_design\bench' ...
Create directory 'example_design\rtl' ...
Create directory 'rtl' ...
Create directory 'pnr' ...
Create directory 'sim' ...
Create directory 'sim_lib\modelsim' ...
Copy 'example_design\bench\ipm2l_hsstlp_wrapper_top_tb.v.xml' to 'example_design\bench' ...
Copy 'example_design\rtl\ipm2l_hsstlp_wrapper_chk.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipm2l_hsstlp_wrapper_dut_top.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipm2l_hsstlp_wrapper_if.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipm2l_hsstlp_wrapper_if_top.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipm2l_hsstlp_wrapper_src.v.xml' to 'example_design\rtl' ...
Copy 'example_design\rtl\ipm2l_hsstlp_wrapper_top.v.xml' to 'example_design\rtl' ...
Copy 'pnr\core_only' to 'pnr' ...
Copy 'pnr\example_design' to 'pnr' ...
Copy 'rtl\ipm2l_hsstlp_apb_bridge_v1_2.v' to 'rtl' ...
Copy 'rtl\ipm2l_hsstlp_rst' to 'rtl' ...
Copy 'rtl\ipm2l_hsstlp_wrapper_v1_9.v' to 'rtl' ...
Copy 'sim\modelsim' to 'sim' ...
Copy 'ipm2l_hsstlp_wrapper_v1_9.v.xml' ...
Copy 'readme.txt' ...
Compile file 'ipm2l_hsstlp_wrapper_v1_9.v.xml' to 'hsst.v' ...
Found top module 'hsst' in file 'hsst.v'.
Compile file 'example_design\bench\ipm2l_hsstlp_wrapper_top_tb.v.xml' to 'example_design\bench\hsst_top_tb.v' ...
Compile file 'example_design\rtl\ipm2l_hsstlp_wrapper_top.v.xml' to 'example_design\rtl\hsst_top.v' ...
Compile file 'example_design\rtl\ipm2l_hsstlp_wrapper_if.v.xml' to 'example_design\rtl\hsst_if.v' ...
Compile file 'example_design\rtl\ipm2l_hsstlp_wrapper_src.v.xml' to 'example_design\rtl\hsst_src.v' ...
Compile file 'example_design\rtl\ipm2l_hsstlp_wrapper_chk.v.xml' to 'example_design\rtl\hsst_chk.v' ...
Compile file 'example_design\rtl\ipm2l_hsstlp_wrapper_if_top.v.xml' to 'example_design\rtl\hsst_if_top.v' ...
Compile file 'example_design\rtl\ipm2l_hsstlp_wrapper_dut_top.v.xml' to 'example_design\rtl\hsst_dut_top.v' ...
Run file 'createFiles.tcl' ...
Create template file 'hsst_tmpl.v' ...
Create template file 'hsst_tmpl.vhdl' ...
There are 14 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
