
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Thu Feb 23 21:59:10 2023
| Design       : test_ddr
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing -configuration 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                   
**************************************************************************************************************************************************
                                                                            Clock   Non-clock                                                     
 Clock                    Period       Waveform       Type                  Loads       Loads  Sources                                            
--------------------------------------------------------------------------------------------------------------------------------------------------
 ref_clk                  20.000       {0 10}         Declared                 66           5  {ref_clk}                                          
   ddrphy_clkin           10.000       {0 5}          Generated (ref_clk)    7241           0  {I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV}    
   ioclk0                 2.500        {0 1.25}       Generated (ref_clk)      11           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT}  
   ioclk1                 2.500        {0 1.25}       Generated (ref_clk)      27           1  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT}  
   ioclk2                 2.500        {0 1.25}       Generated (ref_clk)       2           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/gopclkgate/OUT}  
   ioclk_gate_clk         10.000       {0 5}          Generated (ref_clk)       1           0  {I_ipsxb_ddr_top/u_clkbufg_gate/gopclkbufg/CLKOUT} 
 test_ddr|free_clk        1000.000     {0 500}        Declared               1964           0  {free_clk}                                         
==================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               ref_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 Inferred_clock_group_0        asynchronous               test_ddr|free_clk                         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ref_clk                     50.000 MHz     224.115 MHz         20.000          4.462         15.538
 ddrphy_clkin               100.000 MHz     114.416 MHz         10.000          8.740          1.260
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 test_ddr|free_clk            1.000 MHz     171.497 MHz       1000.000          5.831        994.169
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     15.538       0.000              0            238
 ddrphy_clkin           ddrphy_clkin                 1.260       0.000              0          23030
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 test_ddr|free_clk      test_ddr|free_clk          994.169       0.000              0           5650
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.388       0.000              0            238
 ddrphy_clkin           ddrphy_clkin                 0.171       0.000              0          23030
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 test_ddr|free_clk      test_ddr|free_clk            0.321       0.000              0           5650
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     17.174       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 3.667       0.000              0           5796
 test_ddr|free_clk      test_ddr|free_clk          995.167       0.000              0           1962
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.759       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.559       0.000              0           5796
 test_ddr|free_clk      test_ddr|free_clk            1.100       0.000              0           1962
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.380       0.000              0             66
 ddrphy_clkin                                        3.100       0.000              0           7241
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 test_ddr|free_clk                                 499.380       0.000              0           1964
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     16.785       0.000              0            238
 ddrphy_clkin           ddrphy_clkin                 3.755       0.000              0          23030
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 test_ddr|free_clk      test_ddr|free_clk          995.881       0.000              0           5650
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.303       0.000              0            238
 ddrphy_clkin           ddrphy_clkin                 0.100       0.000              0          23030
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 test_ddr|free_clk      test_ddr|free_clk            0.260       0.000              0           5650
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     17.958       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 5.342       0.000              0           5796
 test_ddr|free_clk      test_ddr|free_clk          996.563       0.000              0           1962
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.582       0.000              0             64
 ddrphy_clkin           ddrphy_clkin                 0.358       0.000              0           5796
 test_ddr|free_clk      test_ddr|free_clk            0.751       0.000              0           1962
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.504       0.000              0             66
 ddrphy_clkin                                        3.480       0.000              0           7241
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 test_ddr|free_clk                                 499.504       0.000              0           1964
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_129/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_129/Q2                   tco                   0.290       7.493 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.402       7.895         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMS_122_133/Y0                   td                    0.487       8.382 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.556       8.938         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75121
 CLMA_126_120/Y0                   td                    0.210       9.148 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.586       9.734         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75124
 CLMS_118_137/Y0                   td                    0.478      10.212 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.454      10.666         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_122_124/CECO                 td                    0.184      10.850 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.850         ntR1388          
 CLMA_122_128/CECI                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.850         Logic Levels: 4  
                                                                                   Logic: 1.649ns(45.215%), Route: 1.998ns(54.785%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      26.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_128/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.359      27.167                          
 clock uncertainty                                      -0.050      27.117                          

 Setup time                                             -0.729      26.388                          

 Data required time                                                 26.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.388                          
 Data arrival time                                                  10.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.538                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_129/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_129/Q2                   tco                   0.290       7.493 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.402       7.895         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMS_122_133/Y0                   td                    0.487       8.382 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.556       8.938         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75121
 CLMA_126_120/Y0                   td                    0.210       9.148 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.586       9.734         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75124
 CLMS_118_137/Y0                   td                    0.478      10.212 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.454      10.666         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_122_124/CECO                 td                    0.184      10.850 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.850         ntR1388          
 CLMA_122_128/CECI                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.850         Logic Levels: 4  
                                                                                   Logic: 1.649ns(45.215%), Route: 1.998ns(54.785%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      26.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_128/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.359      27.167                          
 clock uncertainty                                      -0.050      27.117                          

 Setup time                                             -0.729      26.388                          

 Data required time                                                 26.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.388                          
 Data arrival time                                                  10.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.538                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_129/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_129/Q2                   tco                   0.290       7.493 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.402       7.895         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMS_122_133/Y0                   td                    0.487       8.382 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.556       8.938         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75121
 CLMA_126_120/Y0                   td                    0.210       9.148 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.586       9.734         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75124
 CLMS_118_137/Y0                   td                    0.478      10.212 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.454      10.666         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_122_124/CECO                 td                    0.184      10.850 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.850         ntR1388          
 CLMA_122_128/CECI                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.850         Logic Levels: 4  
                                                                                   Logic: 1.649ns(45.215%), Route: 1.998ns(54.785%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      26.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_128/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.359      27.167                          
 clock uncertainty                                      -0.050      27.117                          

 Setup time                                             -0.729      26.388                          

 Data required time                                                 26.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.388                          
 Data arrival time                                                  10.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.538                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/L0
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_160/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_122_160/Q3                   tco                   0.221       7.029 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.087       7.116         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3
 CLMA_122_160/B0                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.116         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_160/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.080       6.728                          

 Data required time                                                  6.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.728                          
 Data arrival time                                                   7.116                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.388                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_118_136/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_136/Q3                   tco                   0.221       7.029 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.088       7.117         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [2]
 CLMA_118_136/B0                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.117         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_118_136/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.080       6.728                          

 Data required time                                                  6.728                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.728                          
 Data arrival time                                                   7.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L0
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.395

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_118_136/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_136/Q2                   tco                   0.224       7.032 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       7.118         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMA_118_136/D0                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   7.118         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_118_136/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.395       6.808                          
 clock uncertainty                                       0.000       6.808                          

 Hold time                                              -0.079       6.729                          

 Data required time                                                  6.729                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.729                          
 Data arrival time                                                   7.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.220
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.577

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.585      12.730         ntclkbufg_0      
 CLMA_98_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_196/Q1                    tco                   0.291      13.021 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.644      13.665         I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_98_168/Y3                    td                    0.287      13.952 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.409      14.361         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [0]
 CLMA_94_168/Y0                    td                    0.320      14.681 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        0.122      14.803         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [0]
 CLMS_94_169/Y2                    td                    0.478      15.281 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[0]/gateop_perm/Z
                                   net (fanout=4)        1.511      16.792         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [0]
                                   td                    0.327      17.119 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      17.119         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N5429
 CLMA_38_204/Y3                    td                    0.501      17.620 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.418      18.038         I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [3]
 CLMA_38_212/Y0                    td                    0.210      18.248 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.836      19.084         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11067
 CLMS_34_213/Y0                    td                    0.341      19.425 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[4]/gateop/F
                                   net (fanout=2)        1.599      21.024         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11120
 CLMA_102_260/BD                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  21.024         Logic Levels: 6  
                                                                                   Logic: 2.755ns(33.217%), Route: 5.539ns(66.783%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      15.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.652      22.220         ntclkbufg_0      
 CLMA_102_260/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.577      22.797                          
 clock uncertainty                                      -0.350      22.447                          

 Setup time                                             -0.163      22.284                          

 Data required time                                                 22.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.284                          
 Data arrival time                                                  21.024                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.260                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.099
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.585      12.730         ntclkbufg_0      
 CLMA_62_168/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_168/Q3                    tco                   0.288      13.018 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.317      14.335         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/update_drift_comp_val [4]
 CLMS_22_213/Y2                    td                    0.210      14.545 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/N0_4/gateop_perm/Z
                                   net (fanout=11)       0.259      14.804         I_ipsxb_ddr_top/u_ddrphy_top/update_gate_read_flag
 CLMA_22_212/Y2                    td                    0.196      15.000 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_43/gateop_perm/Z
                                   net (fanout=2)        1.176      16.176         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N55
 CLMS_70_193/Y1                    td                    0.290      16.466 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        1.425      17.891         debug_calib_ctrl[3]
 CLMS_22_221/Y3                    td                    0.210      18.101 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N172_20/gateop_perm/Z
                                   net (fanout=2)        0.307      18.408         I_ipsxb_ddr_top/u_ddrphy_top/_N68779
 CLMS_22_213/Y0                    td                    0.210      18.618 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540_1/gateop_perm/Z
                                   net (fanout=185)      1.010      19.628         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540
 CLMA_22_152/CECO                  td                    0.184      19.812 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[101]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      19.812         ntR1361          
 CLMA_22_156/CECO                  td                    0.184      19.996 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[229]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      19.996         ntR1360          
 CLMA_22_160/CECO                  td                    0.184      20.180 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[224]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      20.180         ntR1359          
 CLMA_22_164/CECI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  20.180         Logic Levels: 8  
                                                                                   Logic: 1.956ns(26.255%), Route: 5.494ns(73.745%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      15.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.531      22.099         ntclkbufg_0      
 CLMA_22_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.595      22.694                          
 clock uncertainty                                      -0.350      22.344                          

 Setup time                                             -0.729      21.615                          

 Data required time                                                 21.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.615                          
 Data arrival time                                                  20.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.435                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[35]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.099
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.585      12.730         ntclkbufg_0      
 CLMA_62_168/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_168/Q3                    tco                   0.288      13.018 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.317      14.335         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/update_drift_comp_val [4]
 CLMS_22_213/Y2                    td                    0.210      14.545 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/N0_4/gateop_perm/Z
                                   net (fanout=11)       0.259      14.804         I_ipsxb_ddr_top/u_ddrphy_top/update_gate_read_flag
 CLMA_22_212/Y2                    td                    0.196      15.000 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_43/gateop_perm/Z
                                   net (fanout=2)        1.176      16.176         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N55
 CLMS_70_193/Y1                    td                    0.290      16.466 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        1.425      17.891         debug_calib_ctrl[3]
 CLMS_22_221/Y3                    td                    0.210      18.101 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N172_20/gateop_perm/Z
                                   net (fanout=2)        0.307      18.408         I_ipsxb_ddr_top/u_ddrphy_top/_N68779
 CLMS_22_213/Y0                    td                    0.210      18.618 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540_1/gateop_perm/Z
                                   net (fanout=185)      1.010      19.628         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540
 CLMA_22_152/CECO                  td                    0.184      19.812 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[101]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      19.812         ntR1361          
 CLMA_22_156/CECO                  td                    0.184      19.996 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[229]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      19.996         ntR1360          
 CLMA_22_160/CECO                  td                    0.184      20.180 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[224]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      20.180         ntR1359          
 CLMA_22_164/CECI                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[35]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  20.180         Logic Levels: 8  
                                                                                   Logic: 1.956ns(26.255%), Route: 5.494ns(73.745%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      15.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.531      22.099         ntclkbufg_0      
 CLMA_22_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[35]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.595      22.694                          
 clock uncertainty                                      -0.350      22.344                          

 Setup time                                             -0.729      21.615                          

 Data required time                                                 21.615                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.615                          
 Data arrival time                                                  20.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.435                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[82]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[82]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.853
  Launch Clock Delay      :  12.220
  Clock Pessimism Removal :  -0.604

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.652      12.220         ntclkbufg_0      
 CLMA_10_300/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[82]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_10_300/Q0                    tco                   0.222      12.442 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[82]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.084      12.526         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal_wrdata [82]
 CLMS_10_301/A0                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[82]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  12.526         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.708      12.853         ntclkbufg_0      
 CLMS_10_301/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[82]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.604      12.249                          
 clock uncertainty                                       0.200      12.449                          

 Hold time                                              -0.094      12.355                          

 Data required time                                                 12.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.355                          
 Data arrival time                                                  12.526                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.171                          
====================================================================================================

====================================================================================================

Startpoint  : u_bist_top/u_test_rd_ctrl/axi_araddr[24]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[32]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.853
  Launch Clock Delay      :  12.220
  Clock Pessimism Removal :  -0.604

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.652      12.220         ntclkbufg_0      
 CLMA_102_268/CLK                                                          r       u_bist_top/u_test_rd_ctrl/axi_araddr[24]/opit_0_inv/CLK

 CLMA_102_268/Q0                   tco                   0.222      12.442 f       u_bist_top/u_test_rd_ctrl/axi_araddr[24]/opit_0_inv/Q
                                   net (fanout=2)        0.085      12.527         axi_araddr[24]   
 CLMS_102_269/A0                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[32]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  12.527         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.708      12.853         ntclkbufg_0      
 CLMS_102_269/CLK                                                          r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.604      12.249                          
 clock uncertainty                                       0.200      12.449                          

 Hold time                                              -0.094      12.355                          

 Data required time                                                 12.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.355                          
 Data arrival time                                                  12.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.172                          
====================================================================================================

====================================================================================================

Startpoint  : u_bist_top/u_test_wr_ctrl/axi_awlen[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[1]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.853
  Launch Clock Delay      :  12.220
  Clock Pessimism Removal :  -0.604

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.652      12.220         ntclkbufg_0      
 CLMS_94_269/CLK                                                           r       u_bist_top/u_test_wr_ctrl/axi_awlen[1]/opit_0_inv_L5Q_perm/CLK

 CLMS_94_269/Q0                    tco                   0.222      12.442 f       u_bist_top/u_test_wr_ctrl/axi_awlen[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086      12.528         axi_awlen[1]     
 CLMA_94_268/A0                                                            f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                  12.528         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.708      12.853         ntclkbufg_0      
 CLMA_94_268/CLK                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.604      12.249                          
 clock uncertainty                                       0.200      12.449                          

 Hold time                                              -0.094      12.355                          

 Data required time                                                 12.355                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.355                          
 Data arrival time                                                  12.528                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       9.028         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       7.777         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080      10.996         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       9.028         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       7.777         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080      10.996         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       9.028         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       7.777         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080      10.996         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       8.475         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       9.048         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       8.475         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       9.048         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       8.475         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       9.048         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       9.028         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       7.777         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080      10.996         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       9.028         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       7.777         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080      10.996         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.496
  Launch Clock Delay      :  9.028
  Clock Pessimism Removal :  0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       9.028         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       9.556 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       9.556         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   9.556         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       5.334 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.334         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       5.382 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       7.777         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       7.777 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       9.442         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       9.565 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      10.667         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249      10.916 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080      10.996         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.538      11.534                          
 clock uncertainty                                      -0.150      11.384                          

 Setup time                                             -0.136      11.248                          

 Data required time                                                 11.248                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.248                          
 Data arrival time                                                   9.556                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       8.475         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       9.048         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       8.475         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       9.048         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  9.048
  Launch Clock Delay      :  8.475
  Clock Pessimism Removal :  -0.538

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       8.416 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       8.475         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       8.896 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       8.896         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   8.896         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       8.954 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       9.048         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.538       8.510                          
 clock uncertainty                                       0.000       8.510                          

 Hold time                                              -0.064       8.446                          

 Data required time                                                  8.446                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.446                          
 Data arrival time                                                   8.896                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CE
Path Group  : test_ddr|free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.077
  Launch Clock Delay      :  5.409
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       5.409         free_clk_g       
 CLMA_90_84/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_84/Q1                     tco                   0.291       5.700 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.924       6.624         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_128/Y0                    td                    0.285       6.909 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.463       7.372         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73517
 CLMS_102_129/Y0                   td                    0.320       7.692 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.677       8.369         _N67807          
 CLMA_110_120/Y0                   td                    0.196       8.565 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367/gateop_perm/Z
                                   net (fanout=32)       1.954      10.519         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367
 CLMS_98_185/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CE

 Data arrival time                                                  10.519         Logic Levels: 3  
                                                                                   Logic: 1.092ns(21.370%), Route: 4.018ns(78.630%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047    1001.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048    1001.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1003.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531    1005.077         free_clk_g       
 CLMS_98_185/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CLK
 clock pessimism                                         0.278    1005.355                          
 clock uncertainty                                      -0.050    1005.305                          

 Setup time                                             -0.617    1004.688                          

 Data required time                                               1004.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.688                          
 Data arrival time                                                  10.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[4]/opit_0_inv/CE
Path Group  : test_ddr|free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.077
  Launch Clock Delay      :  5.409
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       5.409         free_clk_g       
 CLMA_90_84/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_84/Q1                     tco                   0.291       5.700 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.924       6.624         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_128/Y0                    td                    0.285       6.909 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.463       7.372         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73517
 CLMS_102_129/Y0                   td                    0.320       7.692 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.677       8.369         _N67807          
 CLMA_110_120/Y0                   td                    0.196       8.565 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367/gateop_perm/Z
                                   net (fanout=32)       1.954      10.519         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367
 CLMS_98_185/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[4]/opit_0_inv/CE

 Data arrival time                                                  10.519         Logic Levels: 3  
                                                                                   Logic: 1.092ns(21.370%), Route: 4.018ns(78.630%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047    1001.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048    1001.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1003.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531    1005.077         free_clk_g       
 CLMS_98_185/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[4]/opit_0_inv/CLK
 clock pessimism                                         0.278    1005.355                          
 clock uncertainty                                      -0.050    1005.305                          

 Setup time                                             -0.617    1004.688                          

 Data required time                                               1004.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.688                          
 Data arrival time                                                  10.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[5]/opit_0_inv/CE
Path Group  : test_ddr|free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.077
  Launch Clock Delay      :  5.409
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       5.409         free_clk_g       
 CLMA_90_84/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_84/Q1                     tco                   0.291       5.700 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.924       6.624         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_128/Y0                    td                    0.285       6.909 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.463       7.372         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73517
 CLMS_102_129/Y0                   td                    0.320       7.692 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.677       8.369         _N67807          
 CLMA_110_120/Y0                   td                    0.196       8.565 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367/gateop_perm/Z
                                   net (fanout=32)       1.954      10.519         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367
 CLMS_98_185/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[5]/opit_0_inv/CE

 Data arrival time                                                  10.519         Logic Levels: 3  
                                                                                   Logic: 1.092ns(21.370%), Route: 4.018ns(78.630%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047    1001.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048    1001.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1003.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531    1005.077         free_clk_g       
 CLMS_98_185/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[5]/opit_0_inv/CLK
 clock pessimism                                         0.278    1005.355                          
 clock uncertainty                                      -0.050    1005.305                          

 Setup time                                             -0.617    1004.688                          

 Data required time                                               1004.688                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.688                          
 Data arrival time                                                  10.519                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.169                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_top/tx_fifo_wr_data_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/tx_cs_1/opit_0_inv_L5Q_perm/L4
Path Group  : test_ddr|free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.409
  Launch Clock Delay      :  5.077
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047       1.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048       1.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531       5.077         free_clk_g       
 CLMS_114_137/CLK                                                          r       u_ipsxb_uart_ctrl/u_uart_top/tx_fifo_wr_data_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_114_137/Q2                   tco                   0.224       5.301 f       u_ipsxb_uart_ctrl/u_uart_top/tx_fifo_wr_data_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.091       5.392         u_ipsxb_uart_ctrl/tx_fifo_wr_data_valid
 CLMA_114_136/A4                                                           f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/tx_cs_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.392         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.111%), Route: 0.091ns(28.889%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       5.409         free_clk_g       
 CLMA_114_136/CLK                                                          r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/tx_cs_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.106                          
 clock uncertainty                                       0.000       5.106                          

 Hold time                                              -0.035       5.071                          

 Data required time                                                  5.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.071                          
 Data arrival time                                                   5.392                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.321                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/in_cyc/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[6]/opit_0_inv_L5Q_perm/L4
Path Group  : test_ddr|free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.409
  Launch Clock Delay      :  5.077
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047       1.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048       1.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531       5.077         free_clk_g       
 CLMS_98_109/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/in_cyc/opit_0_inv_L5Q_perm/CLK

 CLMS_98_109/Q1                    tco                   0.224       5.301 f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/in_cyc/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.096       5.397         u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/in_cyc
 CLMA_98_108/C4                                                            f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.397         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.000%), Route: 0.096ns(30.000%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       5.409         free_clk_g       
 CLMA_98_108/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.303       5.106                          
 clock uncertainty                                       0.000       5.106                          

 Hold time                                              -0.034       5.072                          

 Data required time                                                  5.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.072                          
 Data arrival time                                                   5.397                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/data_b3[3]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[27]/opit_0_inv/D
Path Group  : test_ddr|free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.409
  Launch Clock Delay      :  5.077
  Clock Pessimism Removal :  -0.303

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047       1.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048       1.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531       5.077         free_clk_g       
 CLMS_102_133/CLK                                                          r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/data_b3[3]/opit_0_inv/CLK

 CLMS_102_133/Q0                   tco                   0.222       5.299 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/data_b3[3]/opit_0_inv/Q
                                   net (fanout=16)       0.192       5.491         u_ipsxb_uart_ctrl/u_uart_ctrl/data [27]
 CLMA_102_132/AD                                                           f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[27]/opit_0_inv/D

 Data arrival time                                                   5.491         Logic Levels: 0  
                                                                                   Logic: 0.222ns(53.623%), Route: 0.192ns(46.377%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       5.409         free_clk_g       
 CLMA_102_132/CLK                                                          r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[27]/opit_0_inv/CLK
 clock pessimism                                        -0.303       5.106                          
 clock uncertainty                                       0.000       5.106                          

 Hold time                                               0.053       5.159                          

 Data required time                                                  5.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.159                          
 Data arrival time                                                   5.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.332                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMS_118_225/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_118_225/Q1                   tco                   0.289       7.492 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=462)      1.834       9.326         I_ipsxb_ddr_top/ddr_rstn
 CLMA_130_156/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.326         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.613%), Route: 1.834ns(86.387%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      26.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_156/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.359      27.167                          
 clock uncertainty                                      -0.050      27.117                          

 Recovery time                                          -0.617      26.500                          

 Data required time                                                 26.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.500                          
 Data arrival time                                                   9.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.174                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMS_118_225/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_118_225/Q1                   tco                   0.289       7.492 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=462)      1.834       9.326         I_ipsxb_ddr_top/ddr_rstn
 CLMA_130_156/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.326         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.613%), Route: 1.834ns(86.387%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      26.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_156/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.359      27.167                          
 clock uncertainty                                      -0.050      27.117                          

 Recovery time                                          -0.617      26.500                          

 Data required time                                                 26.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.500                          
 Data arrival time                                                   9.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.174                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMS_118_225/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_118_225/Q1                   tco                   0.289       7.492 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=462)      1.834       9.326         I_ipsxb_ddr_top/ddr_rstn
 CLMA_130_156/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   9.326         Logic Levels: 0  
                                                                                   Logic: 0.289ns(13.613%), Route: 1.834ns(86.387%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      22.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      22.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      25.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      25.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      26.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_156/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.359      27.167                          
 clock uncertainty                                      -0.050      27.117                          

 Recovery time                                          -0.617      26.500                          

 Data required time                                                 26.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.500                          
 Data arrival time                                                   9.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.174                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_160/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK

 CLMA_130_160/Q2                   tco                   0.224       7.032 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/Q
                                   net (fanout=22)       0.351       7.383         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_134_152/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   7.383         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.957%), Route: 0.351ns(61.043%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_134_152/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                           -0.220       6.624                          

 Data required time                                                  6.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.624                          
 Data arrival time                                                   7.383                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.759                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_160/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK

 CLMA_130_160/Q2                   tco                   0.224       7.032 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/Q
                                   net (fanout=22)       0.480       7.512         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_122_148/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   7.512         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.818%), Route: 0.480ns(68.182%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_148/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                           -0.220       6.624                          

 Data required time                                                  6.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.624                          
 Data arrival time                                                   7.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.888                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       6.808         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_160/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK

 CLMA_130_160/Q2                   tco                   0.224       7.032 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/Q
                                   net (fanout=22)       0.480       7.512         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_122_148/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   7.512         Logic Levels: 0  
                                                                                   Logic: 0.224ns(31.818%), Route: 0.480ns(68.182%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       7.203         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_148/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Removal time                                           -0.220       6.624                          

 Data required time                                                  6.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.624                          
 Data arrival time                                                   7.512                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.888                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[146]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.099
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.585      12.730         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.291      13.021 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     2.128      15.149         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_140/RSCO                  td                    0.147      15.296 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.296         ntR807           
 CLMA_10_144/RSCO                  td                    0.147      15.443 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.443         ntR806           
 CLMA_10_148/RSCO                  td                    0.147      15.590 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.590         ntR805           
 CLMA_10_152/RSCO                  td                    0.147      15.737 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.737         ntR804           
 CLMA_10_156/RSCO                  td                    0.147      15.884 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.884         ntR803           
 CLMA_10_160/RSCO                  td                    0.147      16.031 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.031         ntR802           
 CLMA_10_164/RSCO                  td                    0.147      16.178 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.178         ntR801           
 CLMA_10_168/RSCO                  td                    0.147      16.325 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[204]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.325         ntR800           
 CLMA_10_172/RSCO                  td                    0.147      16.472 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[140]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.472         ntR799           
 CLMA_10_176/RSCO                  td                    0.147      16.619 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[5]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.619         ntR798           
 CLMA_10_180/RSCO                  td                    0.147      16.766 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.766         ntR797           
 CLMA_10_184/RSCO                  td                    0.147      16.913 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.913         ntR796           
 CLMA_10_192/RSCO                  td                    0.147      17.060 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[235]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      17.060         ntR795           
 CLMA_10_196/RSCO                  td                    0.147      17.207 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[175]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      17.207         ntR794           
 CLMA_10_200/RSCO                  td                    0.147      17.354 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      17.354         ntR793           
 CLMA_10_204/RSCO                  td                    0.147      17.501 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.501         ntR792           
 CLMA_10_208/RSCO                  td                    0.147      17.648 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      17.648         ntR791           
 CLMA_10_212/RSCO                  td                    0.147      17.795 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      17.795         ntR790           
 CLMA_10_216/RSCO                  td                    0.147      17.942 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      17.942         ntR789           
 CLMA_10_220/RSCO                  td                    0.147      18.089 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      18.089         ntR788           
 CLMA_10_224/RSCO                  td                    0.147      18.236 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[144]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      18.236         ntR787           
 CLMA_10_228/RSCO                  td                    0.147      18.383 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      18.383         ntR786           
 CLMA_10_232/RSCO                  td                    0.147      18.530 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[240]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      18.530         ntR785           
 CLMA_10_236/RSCO                  td                    0.147      18.677 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[177]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      18.677         ntR784           
 CLMA_10_240/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[146]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  18.677         Logic Levels: 24 
                                                                                   Logic: 3.819ns(64.217%), Route: 2.128ns(35.783%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      15.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.531      22.099         ntclkbufg_0      
 CLMA_10_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[146]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.595      22.694                          
 clock uncertainty                                      -0.350      22.344                          

 Recovery time                                           0.000      22.344                          

 Data required time                                                 22.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.344                          
 Data arrival time                                                  18.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.667                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[203]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.099
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.585      12.730         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.291      13.021 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     2.128      15.149         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_140/RSCO                  td                    0.147      15.296 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.296         ntR807           
 CLMA_10_144/RSCO                  td                    0.147      15.443 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.443         ntR806           
 CLMA_10_148/RSCO                  td                    0.147      15.590 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.590         ntR805           
 CLMA_10_152/RSCO                  td                    0.147      15.737 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.737         ntR804           
 CLMA_10_156/RSCO                  td                    0.147      15.884 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.884         ntR803           
 CLMA_10_160/RSCO                  td                    0.147      16.031 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.031         ntR802           
 CLMA_10_164/RSCO                  td                    0.147      16.178 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.178         ntR801           
 CLMA_10_168/RSCO                  td                    0.147      16.325 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[204]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.325         ntR800           
 CLMA_10_172/RSCO                  td                    0.147      16.472 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[140]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.472         ntR799           
 CLMA_10_176/RSCO                  td                    0.147      16.619 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[5]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.619         ntR798           
 CLMA_10_180/RSCO                  td                    0.147      16.766 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.766         ntR797           
 CLMA_10_184/RSCO                  td                    0.147      16.913 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.913         ntR796           
 CLMA_10_192/RSCO                  td                    0.147      17.060 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[235]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      17.060         ntR795           
 CLMA_10_196/RSCO                  td                    0.147      17.207 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[175]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      17.207         ntR794           
 CLMA_10_200/RSCO                  td                    0.147      17.354 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      17.354         ntR793           
 CLMA_10_204/RSCO                  td                    0.147      17.501 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.501         ntR792           
 CLMA_10_208/RSCO                  td                    0.147      17.648 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      17.648         ntR791           
 CLMA_10_212/RSCO                  td                    0.147      17.795 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      17.795         ntR790           
 CLMA_10_216/RSCO                  td                    0.147      17.942 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      17.942         ntR789           
 CLMA_10_220/RSCO                  td                    0.147      18.089 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      18.089         ntR788           
 CLMA_10_224/RSCO                  td                    0.147      18.236 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[144]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      18.236         ntR787           
 CLMA_10_228/RSCO                  td                    0.147      18.383 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      18.383         ntR786           
 CLMA_10_232/RSCO                  td                    0.147      18.530 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[240]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      18.530         ntR785           
 CLMA_10_236/RSCO                  td                    0.147      18.677 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[177]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      18.677         ntR784           
 CLMA_10_240/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[203]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  18.677         Logic Levels: 24 
                                                                                   Logic: 3.819ns(64.217%), Route: 2.128ns(35.783%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      15.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.531      22.099         ntclkbufg_0      
 CLMA_10_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[203]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.595      22.694                          
 clock uncertainty                                      -0.350      22.344                          

 Recovery time                                           0.000      22.344                          

 Data required time                                                 22.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.344                          
 Data arrival time                                                  18.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.667                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[47]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.099
  Launch Clock Delay      :  12.730
  Clock Pessimism Removal :  0.595

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.585      12.730         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.291      13.021 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     2.128      15.149         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_140/RSCO                  td                    0.147      15.296 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      15.296         ntR807           
 CLMA_10_144/RSCO                  td                    0.147      15.443 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.443         ntR806           
 CLMA_10_148/RSCO                  td                    0.147      15.590 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.590         ntR805           
 CLMA_10_152/RSCO                  td                    0.147      15.737 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      15.737         ntR804           
 CLMA_10_156/RSCO                  td                    0.147      15.884 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.884         ntR803           
 CLMA_10_160/RSCO                  td                    0.147      16.031 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      16.031         ntR802           
 CLMA_10_164/RSCO                  td                    0.147      16.178 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.178         ntR801           
 CLMA_10_168/RSCO                  td                    0.147      16.325 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[204]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.325         ntR800           
 CLMA_10_172/RSCO                  td                    0.147      16.472 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[140]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      16.472         ntR799           
 CLMA_10_176/RSCO                  td                    0.147      16.619 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[5]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.619         ntR798           
 CLMA_10_180/RSCO                  td                    0.147      16.766 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      16.766         ntR797           
 CLMA_10_184/RSCO                  td                    0.147      16.913 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      16.913         ntR796           
 CLMA_10_192/RSCO                  td                    0.147      17.060 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[235]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      17.060         ntR795           
 CLMA_10_196/RSCO                  td                    0.147      17.207 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[175]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      17.207         ntR794           
 CLMA_10_200/RSCO                  td                    0.147      17.354 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      17.354         ntR793           
 CLMA_10_204/RSCO                  td                    0.147      17.501 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      17.501         ntR792           
 CLMA_10_208/RSCO                  td                    0.147      17.648 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      17.648         ntR791           
 CLMA_10_212/RSCO                  td                    0.147      17.795 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      17.795         ntR790           
 CLMA_10_216/RSCO                  td                    0.147      17.942 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      17.942         ntR789           
 CLMA_10_220/RSCO                  td                    0.147      18.089 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      18.089         ntR788           
 CLMA_10_224/RSCO                  td                    0.147      18.236 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[144]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      18.236         ntR787           
 CLMA_10_228/RSCO                  td                    0.147      18.383 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      18.383         ntR786           
 CLMA_10_232/RSCO                  td                    0.147      18.530 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[240]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      18.530         ntR785           
 CLMA_10_236/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[47]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  18.530         Logic Levels: 23 
                                                                                   Logic: 3.672ns(63.310%), Route: 2.128ns(36.690%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760      12.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      12.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      15.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      15.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      16.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      17.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      18.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      18.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      18.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      18.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      20.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      20.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.531      22.099         ntclkbufg_0      
 CLMA_10_236/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[47]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.595      22.694                          
 clock uncertainty                                      -0.350      22.344                          

 Recovery time                                           0.000      22.344                          

 Data required time                                                 22.344                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.344                          
 Data arrival time                                                  18.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.814                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[11]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.531      12.099         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.224      12.323 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     0.344      12.667         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_126_165/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[11]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  12.667         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.437%), Route: 0.344ns(60.563%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.585      12.730         ntclkbufg_0      
 CLMA_126_165/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_address[11]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.602      12.128                          
 clock uncertainty                                       0.200      12.328                          

 Removal time                                           -0.220      12.108                          

 Data required time                                                 12.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.108                          
 Data arrival time                                                  12.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.559                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[1]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.531      12.099         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.224      12.323 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     0.344      12.667         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_126_165/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.667         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.437%), Route: 0.344ns(60.563%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.585      12.730         ntclkbufg_0      
 CLMA_126_165/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.602      12.128                          
 clock uncertainty                                       0.200      12.328                          

 Removal time                                           -0.220      12.108                          

 Data required time                                                 12.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.108                          
 Data arrival time                                                  12.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.559                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[11]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  12.730
  Launch Clock Delay      :  12.099
  Clock Pessimism Removal :  -0.602

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       2.882 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       6.942         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.065 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.167         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       8.416 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.416         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.416 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      10.568         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      10.568 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.531      12.099         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.224      12.323 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     0.344      12.667         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_126_165/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[11]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.667         Logic Levels: 0  
                                                                                   Logic: 0.224ns(39.437%), Route: 0.344ns(60.563%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.585      12.730         ntclkbufg_0      
 CLMA_126_165/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_address[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.602      12.128                          
 clock uncertainty                                       0.200      12.328                          

 Removal time                                           -0.220      12.108                          

 Data required time                                                 12.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.108                          
 Data arrival time                                                  12.667                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[9]/opit_0_inv/RS
Path Group  : test_ddr|free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.077
  Launch Clock Delay      :  5.409
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       5.409         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.291       5.700 r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     2.545       8.245         free_clk_rst_n   
 CLMA_74_124/RSCO                  td                    0.147       8.392 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/rd_data[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       8.392         ntR697           
 CLMA_74_128/RSCO                  td                    0.147       8.539 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.539         ntR696           
 CLMA_74_132/RSCO                  td                    0.147       8.686 f       u_uart_rd_lock/status_bus_sel[160]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       8.686         ntR695           
 CLMA_74_136/RSCO                  td                    0.147       8.833 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[20]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.833         ntR694           
 CLMA_74_140/RSCO                  td                    0.147       8.980 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.980         ntR693           
 CLMA_74_144/RSCO                  td                    0.147       9.127 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[17]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.127         ntR692           
 CLMA_74_148/RSCO                  td                    0.147       9.274 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_10[25]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.274         ntR691           
 CLMA_74_152/RSCO                  td                    0.147       9.421 f       u_uart_rd_lock/status_bus_sel_5[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.421         ntR690           
 CLMA_74_156/RSCO                  td                    0.147       9.568 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.568         ntR689           
 CLMA_74_160/RSCO                  td                    0.147       9.715 f       u_uart_rd_lock/status_bus_sel[225]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       9.715         ntR688           
 CLMA_74_164/RSCO                  td                    0.147       9.862 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.862         ntR687           
 CLMA_74_168/RSCO                  td                    0.147      10.009 f       u_uart_rd_lock/status_bus_sel_2[232]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.009         ntR686           
 CLMA_74_172/RSCO                  td                    0.147      10.156 f       u_uart_rd_lock/status_bus_sel_7[177]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.156         ntR685           
 CLMA_74_176/RSCI                                                          f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[9]/opit_0_inv/RS

 Data arrival time                                                  10.156         Logic Levels: 13 
                                                                                   Logic: 2.202ns(46.387%), Route: 2.545ns(53.613%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047    1001.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048    1001.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1003.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531    1005.077         free_clk_g       
 CLMA_74_176/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[9]/opit_0_inv/CLK
 clock pessimism                                         0.296    1005.373                          
 clock uncertainty                                      -0.050    1005.323                          

 Recovery time                                           0.000    1005.323                          

 Data required time                                               1005.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.323                          
 Data arrival time                                                  10.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[11]/opit_0_inv/RS
Path Group  : test_ddr|free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.077
  Launch Clock Delay      :  5.409
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       5.409         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.291       5.700 r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     2.545       8.245         free_clk_rst_n   
 CLMA_74_124/RSCO                  td                    0.147       8.392 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/rd_data[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       8.392         ntR697           
 CLMA_74_128/RSCO                  td                    0.147       8.539 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.539         ntR696           
 CLMA_74_132/RSCO                  td                    0.147       8.686 f       u_uart_rd_lock/status_bus_sel[160]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       8.686         ntR695           
 CLMA_74_136/RSCO                  td                    0.147       8.833 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[20]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.833         ntR694           
 CLMA_74_140/RSCO                  td                    0.147       8.980 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.980         ntR693           
 CLMA_74_144/RSCO                  td                    0.147       9.127 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[17]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.127         ntR692           
 CLMA_74_148/RSCO                  td                    0.147       9.274 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_10[25]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.274         ntR691           
 CLMA_74_152/RSCO                  td                    0.147       9.421 f       u_uart_rd_lock/status_bus_sel_5[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.421         ntR690           
 CLMA_74_156/RSCO                  td                    0.147       9.568 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.568         ntR689           
 CLMA_74_160/RSCO                  td                    0.147       9.715 f       u_uart_rd_lock/status_bus_sel[225]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       9.715         ntR688           
 CLMA_74_164/RSCO                  td                    0.147       9.862 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.862         ntR687           
 CLMA_74_168/RSCO                  td                    0.147      10.009 f       u_uart_rd_lock/status_bus_sel_2[232]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.009         ntR686           
 CLMA_74_172/RSCO                  td                    0.147      10.156 f       u_uart_rd_lock/status_bus_sel_7[177]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.156         ntR685           
 CLMA_74_176/RSCI                                                          f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[11]/opit_0_inv/RS

 Data arrival time                                                  10.156         Logic Levels: 13 
                                                                                   Logic: 2.202ns(46.387%), Route: 2.545ns(53.613%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047    1001.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048    1001.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1003.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531    1005.077         free_clk_g       
 CLMA_74_176/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[11]/opit_0_inv/CLK
 clock pessimism                                         0.296    1005.373                          
 clock uncertainty                                      -0.050    1005.323                          

 Recovery time                                           0.000    1005.323                          

 Data required time                                               1005.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.323                          
 Data arrival time                                                  10.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.167                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_2[169]/opit_0_inv_L5Q_perm/RS
Path Group  : test_ddr|free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.077
  Launch Clock Delay      :  5.409
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.585       5.409         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.291       5.700 r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     2.545       8.245         free_clk_rst_n   
 CLMA_74_124/RSCO                  td                    0.147       8.392 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/rd_data[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       8.392         ntR697           
 CLMA_74_128/RSCO                  td                    0.147       8.539 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.539         ntR696           
 CLMA_74_132/RSCO                  td                    0.147       8.686 f       u_uart_rd_lock/status_bus_sel[160]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       8.686         ntR695           
 CLMA_74_136/RSCO                  td                    0.147       8.833 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[20]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       8.833         ntR694           
 CLMA_74_140/RSCO                  td                    0.147       8.980 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       8.980         ntR693           
 CLMA_74_144/RSCO                  td                    0.147       9.127 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[17]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       9.127         ntR692           
 CLMA_74_148/RSCO                  td                    0.147       9.274 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_10[25]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       9.274         ntR691           
 CLMA_74_152/RSCO                  td                    0.147       9.421 f       u_uart_rd_lock/status_bus_sel_5[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.421         ntR690           
 CLMA_74_156/RSCO                  td                    0.147       9.568 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.568         ntR689           
 CLMA_74_160/RSCO                  td                    0.147       9.715 f       u_uart_rd_lock/status_bus_sel[225]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       9.715         ntR688           
 CLMA_74_164/RSCO                  td                    0.147       9.862 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       9.862         ntR687           
 CLMA_74_168/RSCO                  td                    0.147      10.009 f       u_uart_rd_lock/status_bus_sel_2[232]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.009         ntR686           
 CLMA_74_172/RSCI                                                          f       u_uart_rd_lock/status_bus_sel_2[169]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.009         Logic Levels: 12 
                                                                                   Logic: 2.055ns(44.674%), Route: 2.545ns(55.326%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047    1001.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048    1001.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1003.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1003.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531    1005.077         free_clk_g       
 CLMA_74_172/CLK                                                           r       u_uart_rd_lock/status_bus_sel_2[169]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.296    1005.373                          
 clock uncertainty                                      -0.050    1005.323                          

 Recovery time                                           0.000    1005.323                          

 Data required time                                               1005.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.323                          
 Data arrival time                                                  10.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_1[36]/opit_0_inv_L5Q_perm/RS
Path Group  : test_ddr|free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.532
  Launch Clock Delay      :  5.077
  Clock Pessimism Removal :  -0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047       1.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048       1.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531       5.077         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.224       5.301 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     0.948       6.249         free_clk_rst_n   
 CLMA_74_248/RSCO                  td                    0.105       6.354 r       u_uart_rd_lock/status_bus_sel[255]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.354         ntR678           
 CLMA_74_252/RSCI                                                          r       u_uart_rd_lock/status_bus_sel_1[36]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.354         Logic Levels: 1  
                                                                                   Logic: 0.329ns(25.764%), Route: 0.948ns(74.236%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.708       5.532         free_clk_g       
 CLMA_74_252/CLK                                                           r       u_uart_rd_lock/status_bus_sel_1[36]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.278       5.254                          
 clock uncertainty                                       0.000       5.254                          

 Removal time                                            0.000       5.254                          

 Data required time                                                  5.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.254                          
 Data arrival time                                                   6.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_1[185]/opit_0_inv_L5Q_perm/RS
Path Group  : test_ddr|free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.532
  Launch Clock Delay      :  5.077
  Clock Pessimism Removal :  -0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047       1.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048       1.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531       5.077         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.224       5.301 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     0.948       6.249         free_clk_rst_n   
 CLMA_74_248/RSCO                  td                    0.105       6.354 r       u_uart_rd_lock/status_bus_sel[255]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.354         ntR678           
 CLMA_74_252/RSCI                                                          r       u_uart_rd_lock/status_bus_sel_1[185]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.354         Logic Levels: 1  
                                                                                   Logic: 0.329ns(25.764%), Route: 0.948ns(74.236%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.708       5.532         free_clk_g       
 CLMA_74_252/CLK                                                           r       u_uart_rd_lock/status_bus_sel_1[185]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.278       5.254                          
 clock uncertainty                                       0.000       5.254                          

 Removal time                                            0.000       5.254                          

 Data required time                                                  5.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.254                          
 Data arrival time                                                   6.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.100                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_1[255]/opit_0_inv_L5Q_perm/RS
Path Group  : test_ddr|free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.532
  Launch Clock Delay      :  5.077
  Clock Pessimism Removal :  -0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.047       1.103 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.103         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.048       1.151 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.546         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.546 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.531       5.077         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.224       5.301 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     0.948       6.249         free_clk_rst_n   
 CLMA_74_248/RSCO                  td                    0.105       6.354 r       u_uart_rd_lock/status_bus_sel[255]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       6.354         ntR678           
 CLMA_74_252/RSCI                                                          r       u_uart_rd_lock/status_bus_sel_1[255]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.354         Logic Levels: 1  
                                                                                   Logic: 0.329ns(25.764%), Route: 0.948ns(74.236%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    1.254       1.310 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.310         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.076       1.386 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.824         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       3.824 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.708       5.532         free_clk_g       
 CLMA_74_252/CLK                                                           r       u_uart_rd_lock/status_bus_sel_1[255]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.278       5.254                          
 clock uncertainty                                       0.000       5.254                          

 Removal time                                            0.000       5.254                          

 Data required time                                                  5.254                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.254                          
 Data arrival time                                                   6.354                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.100                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.585      12.730         ntclkbufg_0      
 CLMA_98_92/CLK                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_92/Q1                     tco                   0.289      13.019 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=327)      1.378      14.397         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMS_102_169/Y3                   td                    0.288      14.685 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.970      17.655         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      17.794 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      17.794         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      21.697 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      21.793         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  21.793         Logic Levels: 3  
                                                                                   Logic: 4.619ns(50.965%), Route: 4.444ns(49.035%)
====================================================================================================

====================================================================================================

Startpoint  : u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : err_flag_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.585      12.730         ntclkbufg_0      
 CLMS_66_141/CLK                                                           r       u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK

 CLMS_66_141/Q1                    tco                   0.289      13.019 f       u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=507)      2.935      15.954         nt_err_flag_led  
 IOL_19_373/DO                     td                    0.139      16.093 f       err_flag_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      16.093         err_flag_led_obuf/ntO
 IOBS_TB_17_376/PAD                td                    3.818      19.911 f       err_flag_led_obuf/opit_0/O
                                   net (fanout=1)        0.107      20.018         err_flag_led     
 A2                                                                        f       err_flag_led (port)

 Data arrival time                                                  20.018         Logic Levels: 2  
                                                                                   Logic: 4.246ns(58.260%), Route: 3.042ns(41.740%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       3.180 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       7.356         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       7.485 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       8.606         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       8.954 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       8.954         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       8.954 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      11.145         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      11.145 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.708      12.853         ntclkbufg_0      
 CLMS_114_269/CLK                                                          r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_114_269/Q0                   tco                   0.287      13.140 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.099      15.239         nt_heart_beat_led
 IOL_35_374/DO                     td                    0.139      15.378 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      15.378         heart_beat_led_obuf/ntO
 IOBD_32_376/PAD                   td                    3.818      19.196 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.076      19.272         heart_beat_led   
 B3                                                                        f       heart_beat_led (port)

 Data arrival time                                                  19.272         Logic Levels: 2  
                                                                                   Logic: 4.244ns(66.116%), Route: 2.175ns(33.884%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[28] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H5                                                      0.000       0.000 f       mem_dq[28] (port)
                                   net (fanout=1)        0.047       0.047         nt_mem_dq[28]    
 IOBS_LR_0_285/DIN                 td                    0.552       0.599 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.599         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_7_286/RX_DATA_DD              td                    0.461       1.060 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.400       1.460         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_10_281/Y3                    td                    0.162       1.622 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.966       2.588         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N75616
 CLMA_62_272/A1                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.588         Logic Levels: 3  
                                                                                   Logic: 1.175ns(45.402%), Route: 1.413ns(54.598%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[20] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K3                                                      0.000       0.000 f       mem_dq[20] (port)
                                   net (fanout=1)        0.071       0.071         nt_mem_dq[20]    
 IOBS_LR_0_233/DIN                 td                    0.552       0.623 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.623         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_7_234/RX_DATA_DD              td                    0.461       1.084 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.554       1.638         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_14_237/Y3                    td                    0.197       1.835 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        1.004       2.839         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N75056
 CLMA_66_260/A0                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.839         Logic Levels: 3  
                                                                                   Logic: 1.210ns(42.621%), Route: 1.629ns(57.379%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[15] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N4                                                      0.000       0.000 f       mem_dq[15] (port)
                                   net (fanout=1)        0.100       0.100         nt_mem_dq[15]    
 IOBS_LR_0_209/DIN                 td                    0.552       0.652 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.652         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_210/RX_DATA_DD              td                    0.461       1.113 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.482       1.595         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_14_192/Y3                    td                    0.330       1.925 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        1.292       3.217         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N74424
 CLMA_66_240/D2                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.217         Logic Levels: 3  
                                                                                   Logic: 1.343ns(41.747%), Route: 1.874ns(58.253%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_118_225/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_118_225/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_118_225/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           Low Pulse Width   CLMS_134_181/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           High Pulse Width  CLMS_134_181/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_134_181/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{test_ddr|free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_94_129/CLK         u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_0/opit_0_inv_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_94_129/CLK         u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_0/opit_0_inv_L5Q_perm/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_98_93/CLK          u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_3/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_129/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_129/Q2                   tco                   0.223       5.440 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       5.695         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMS_122_133/Y0                   td                    0.380       6.075 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.365       6.440         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75121
 CLMA_126_120/Y0                   td                    0.150       6.590 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.407       6.997         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75124
 CLMS_118_137/Y0                   td                    0.378       7.375 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.280       7.655         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_122_124/CECO                 td                    0.132       7.787 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.787         ntR1388          
 CLMA_122_128/CECI                                                         f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.787         Logic Levels: 4  
                                                                                   Logic: 1.263ns(49.144%), Route: 1.307ns(50.856%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      24.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_128/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[10]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Setup time                                             -0.576      24.572                          

 Data required time                                                 24.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.572                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_129/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_129/Q2                   tco                   0.223       5.440 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       5.695         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMS_122_133/Y0                   td                    0.380       6.075 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.365       6.440         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75121
 CLMA_126_120/Y0                   td                    0.150       6.590 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.407       6.997         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75124
 CLMS_118_137/Y0                   td                    0.378       7.375 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.280       7.655         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_122_124/CECO                 td                    0.132       7.787 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.787         ntR1388          
 CLMA_122_128/CECI                                                         f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.787         Logic Levels: 4  
                                                                                   Logic: 1.263ns(49.144%), Route: 1.307ns(50.856%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      24.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_128/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[11]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Setup time                                             -0.576      24.572                          

 Data required time                                                 24.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.572                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_126_129/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_129/Q2                   tco                   0.223       5.440 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.255       5.695         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt [17]
 CLMS_122_133/Y0                   td                    0.380       6.075 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_33/gateop_perm/Z
                                   net (fanout=1)        0.365       6.440         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75121
 CLMA_126_120/Y0                   td                    0.150       6.590 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N39_36/gateop_perm/Z
                                   net (fanout=21)       0.407       6.997         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/_N75124
 CLMS_118_137/Y0                   td                    0.378       7.375 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43/gateop_perm/Z
                                   net (fanout=15)       0.280       7.655         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/N43
 CLMA_122_124/CECO                 td                    0.132       7.787 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[8]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       7.787         ntR1388          
 CLMA_122_128/CECI                                                         f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   7.787         Logic Levels: 4  
                                                                                   Logic: 1.263ns(49.144%), Route: 1.307ns(50.856%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      24.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_128/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Setup time                                             -0.576      24.572                          

 Data required time                                                 24.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.572                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.785                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L0
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_118_136/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_136/Q2                   tco                   0.180       5.062 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       5.121         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [1]
 CLMA_118_136/D0                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.121         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_118_136/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       4.883                          
 clock uncertainty                                       0.000       4.883                          

 Hold time                                              -0.065       4.818                          

 Data required time                                                  4.818                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.818                          
 Data arrival time                                                   5.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.303                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/L0
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_160/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/CLK

 CLMA_122_160/Q3                   tco                   0.178       5.060 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.061       5.121         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_3
 CLMA_122_160/B0                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.121         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_160/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       4.883                          
 clock uncertainty                                       0.000       4.883                          

 Hold time                                              -0.066       4.817                          

 Data required time                                                  4.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.817                          
 Data arrival time                                                   5.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.304                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L0
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_118_136/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_136/Q3                   tco                   0.178       5.060 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.062       5.122         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt [2]
 CLMA_118_136/B0                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.122         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_118_136/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.334       4.883                          
 clock uncertainty                                       0.000       4.883                          

 Hold time                                              -0.066       4.817                          

 Data required time                                                  4.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.817                          
 Data arrival time                                                   5.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.214
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.452

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMA_98_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMA_98_196/Q1                    tco                   0.223       8.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.413       9.222         I_ipsxb_ddr_top/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_98_168/Y3                    td                    0.222       9.444 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/N144_8[0]_3/gateop_perm/Z
                                   net (fanout=4)        0.260       9.704         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_cl [0]
 CLMA_94_168/Y0                    td                    0.264       9.968 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y0
                                   net (fanout=1)        0.068      10.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/nb0 [0]
 CLMS_94_169/Y2                    td                    0.379      10.415 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al_1[0]/gateop_perm/Z
                                   net (fanout=4)        0.912      11.327         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_al [0]
                                   td                    0.365      11.692 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.692         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/_N5429
 CLMA_38_204/Y3                    td                    0.387      12.079 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        0.253      12.332         I_ipsxb_ddr_top/u_ddrphy_top/mc_rl [3]
 CLMA_38_212/Y0                    td                    0.150      12.482 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.547      13.029         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11067
 CLMS_34_213/Y0                    td                    0.264      13.293 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[4]/gateop/F
                                   net (fanout=2)        1.143      14.436         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N11120
 CLMA_102_260/BD                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  14.436         Logic Levels: 6  
                                                                                   Logic: 2.254ns(38.530%), Route: 3.596ns(61.470%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      13.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.005      18.214         ntclkbufg_0      
 CLMA_102_260/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[2]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.452      18.666                          
 clock uncertainty                                      -0.350      18.316                          

 Setup time                                             -0.125      18.191                          

 Data required time                                                 18.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.191                          
 Data arrival time                                                  14.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.755                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.104
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMA_62_168/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_168/Q3                    tco                   0.220       8.806 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.903       9.709         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/update_drift_comp_val [4]
 CLMS_22_213/Y2                    td                    0.162       9.871 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/N0_4/gateop_perm/Z
                                   net (fanout=11)       0.154      10.025         I_ipsxb_ddr_top/u_ddrphy_top/update_gate_read_flag
 CLMA_22_212/Y2                    td                    0.150      10.175 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_43/gateop_perm/Z
                                   net (fanout=2)        0.828      11.003         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N55
 CLMS_70_193/Y1                    td                    0.224      11.227 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        1.007      12.234         debug_calib_ctrl[3]
 CLMS_22_221/Y3                    td                    0.162      12.396 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N172_20/gateop_perm/Z
                                   net (fanout=2)        0.187      12.583         I_ipsxb_ddr_top/u_ddrphy_top/_N68779
 CLMS_22_213/Y0                    td                    0.150      12.733 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540_1/gateop_perm/Z
                                   net (fanout=185)      0.725      13.458         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540
 CLMA_22_152/CECO                  td                    0.132      13.590 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[101]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.590         ntR1361          
 CLMA_22_156/CECO                  td                    0.132      13.722 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[229]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.722         ntR1360          
 CLMA_22_160/CECO                  td                    0.132      13.854 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[224]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.854         ntR1359          
 CLMA_22_164/CECI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  13.854         Logic Levels: 8  
                                                                                   Logic: 1.464ns(27.790%), Route: 3.804ns(72.210%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      13.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.895      18.104         ntclkbufg_0      
 CLMA_22_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[33]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.463      18.567                          
 clock uncertainty                                      -0.350      18.217                          

 Setup time                                             -0.576      17.641                          

 Data required time                                                 17.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.641                          
 Data arrival time                                                  13.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.787                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[35]/opit_0_inv_L5Q_perm/CE
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.104
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMA_62_168/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_62_168/Q3                    tco                   0.220       8.806 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[2].ddrphy_drift_ctrl/ddrphy_update_comp_val[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.903       9.709         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/update_drift_comp_val [4]
 CLMS_22_213/Y2                    td                    0.162       9.871 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_gate_update_ctrl/N0_4/gateop_perm/Z
                                   net (fanout=11)       0.154      10.025         I_ipsxb_ddr_top/u_ddrphy_top/update_gate_read_flag
 CLMA_22_212/Y2                    td                    0.150      10.175 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_fsm[3:0]_43/gateop_perm/Z
                                   net (fanout=2)        0.828      11.003         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/_N55
 CLMS_70_193/Y1                    td                    0.224      11.227 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N84_18[3]/gateop/F
                                   net (fanout=6)        1.007      12.234         debug_calib_ctrl[3]
 CLMS_22_221/Y3                    td                    0.162      12.396 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/N172_20/gateop_perm/Z
                                   net (fanout=2)        0.187      12.583         I_ipsxb_ddr_top/u_ddrphy_top/_N68779
 CLMS_22_213/Y0                    td                    0.150      12.733 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540_1/gateop_perm/Z
                                   net (fanout=185)      0.725      13.458         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/N540
 CLMA_22_152/CECO                  td                    0.132      13.590 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[101]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.590         ntR1361          
 CLMA_22_156/CECO                  td                    0.132      13.722 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[229]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.722         ntR1360          
 CLMA_22_160/CECO                  td                    0.132      13.854 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[224]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      13.854         ntR1359          
 CLMA_22_164/CECI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[35]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  13.854         Logic Levels: 8  
                                                                                   Logic: 1.464ns(27.790%), Route: 3.804ns(72.210%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      13.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.895      18.104         ntclkbufg_0      
 CLMA_22_164/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[35]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.463      18.567                          
 clock uncertainty                                      -0.350      18.217                          

 Setup time                                             -0.576      17.641                          

 Data required time                                                 17.641                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.641                          
 Data arrival time                                                  13.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.787                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[82]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[82]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.698
  Launch Clock Delay      :  8.214
  Clock Pessimism Removal :  -0.469

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.005       8.214         ntclkbufg_0      
 CLMA_10_300/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[82]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_10_300/Q0                    tco                   0.179       8.393 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[82]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.058       8.451         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal_wrdata [82]
 CLMS_10_301/A0                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[82]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.451         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.037       8.698         ntclkbufg_0      
 CLMS_10_301/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[82]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.469       8.229                          
 clock uncertainty                                       0.200       8.429                          

 Hold time                                              -0.078       8.351                          

 Data required time                                                  8.351                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.351                          
 Data arrival time                                                   8.451                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_L5Q_perm/L4
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.895       8.104         ntclkbufg_0      
 CLMA_78_196/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7]/opit_0_inv/CLK

 CLMA_78_196/Y0                    tco                   0.228       8.332 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_set_bin_tra[7]/opit_0_inv/Q
                                   net (fanout=1)        0.058       8.390         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin_tmp [7]
 CLMS_78_197/B4                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   8.390         Logic Levels: 0  
                                                                                   Logic: 0.228ns(79.720%), Route: 0.058ns(20.280%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMS_78_197/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[7]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.467       8.119                          
 clock uncertainty                                       0.200       8.319                          

 Hold time                                              -0.029       8.290                          

 Data required time                                                  8.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.290                          
 Data arrival time                                                   8.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.100                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[30]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[30]/opit_0_inv_L5Q_perm/L0
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.698
  Launch Clock Delay      :  8.214
  Clock Pessimism Removal :  -0.483

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.005       8.214         ntclkbufg_0      
 CLMA_10_256/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[30]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_10_256/Q3                    tco                   0.178       8.392 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[30]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.058       8.450         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal_wrdata [30]
 CLMA_10_256/B0                                                            f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[30]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   8.450         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.037       8.698         ntclkbufg_0      
 CLMA_10_256/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[30]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.483       8.215                          
 clock uncertainty                                       0.200       8.415                          

 Hold time                                              -0.066       8.349                          

 Data required time                                                  8.349                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.349                          
 Data arrival time                                                   8.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.101                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       6.487         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       8.469         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       6.487         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       8.469         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       6.487         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       8.469         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       5.963         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       5.963         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       5.963         I_ipsxb_ddr_top/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       6.401         I_ipsxb_ddr_top/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       6.487         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       8.469         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       6.487         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       8.469         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.969
  Launch Clock Delay      :  6.401
  Clock Pessimism Removal :  0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       6.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.809         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.809         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.074       2.574         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       5.026 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.026         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.064 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       6.487         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       6.487 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       7.468         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       7.557 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       8.226         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       8.426 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       8.469         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.429       8.898                          
 clock uncertainty                                      -0.150       8.748                          

 Setup time                                             -0.105       8.643                          

 Data required time                                                  8.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.643                          
 Data arrival time                                                   6.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       5.963         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       5.963         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.401
  Launch Clock Delay      :  5.963
  Clock Pessimism Removal :  -0.429

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       5.926 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       5.963         I_ipsxb_ddr_top/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       6.302 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.302         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.302         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       6.355 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       6.401         I_ipsxb_ddr_top/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.429       5.972                          
 clock uncertainty                                       0.000       5.972                          

 Hold time                                              -0.053       5.919                          

 Data required time                                                  5.919                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.919                          
 Data arrival time                                                   6.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CE
Path Group  : test_ddr|free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.147
  Launch Clock Delay      :  3.349
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       3.349         free_clk_g       
 CLMA_90_84/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_84/Q1                     tco                   0.223       3.572 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.631       4.203         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_128/Y0                    td                    0.226       4.429 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.290       4.719         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73517
 CLMS_102_129/Y0                   td                    0.264       4.983 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.412       5.395         _N67807          
 CLMA_110_120/Y0                   td                    0.150       5.545 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367/gateop_perm/Z
                                   net (fanout=32)       1.367       6.912         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367
 CLMS_98_185/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CE

 Data arrival time                                                   6.912         Logic Levels: 3  
                                                                                   Logic: 0.863ns(24.221%), Route: 2.700ns(75.779%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735    1000.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038    1000.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1002.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895    1003.147         free_clk_g       
 CLMS_98_185/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[0]/opit_0_inv/CLK
 clock pessimism                                         0.172    1003.319                          
 clock uncertainty                                      -0.050    1003.269                          

 Setup time                                             -0.476    1002.793                          

 Data required time                                               1002.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.793                          
 Data arrival time                                                   6.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[4]/opit_0_inv/CE
Path Group  : test_ddr|free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.147
  Launch Clock Delay      :  3.349
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       3.349         free_clk_g       
 CLMA_90_84/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_84/Q1                     tco                   0.223       3.572 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.631       4.203         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_128/Y0                    td                    0.226       4.429 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.290       4.719         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73517
 CLMS_102_129/Y0                   td                    0.264       4.983 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.412       5.395         _N67807          
 CLMA_110_120/Y0                   td                    0.150       5.545 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367/gateop_perm/Z
                                   net (fanout=32)       1.367       6.912         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367
 CLMS_98_185/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[4]/opit_0_inv/CE

 Data arrival time                                                   6.912         Logic Levels: 3  
                                                                                   Logic: 0.863ns(24.221%), Route: 2.700ns(75.779%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735    1000.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038    1000.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1002.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895    1003.147         free_clk_g       
 CLMS_98_185/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[4]/opit_0_inv/CLK
 clock pessimism                                         0.172    1003.319                          
 clock uncertainty                                      -0.050    1003.269                          

 Setup time                                             -0.476    1002.793                          

 Data required time                                               1002.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.793                          
 Data arrival time                                                   6.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[5]/opit_0_inv/CE
Path Group  : test_ddr|free_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.147
  Launch Clock Delay      :  3.349
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       3.349         free_clk_g       
 CLMA_90_84/CLK                                                            r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_90_84/Q1                     tco                   0.223       3.572 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.631       4.203         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/clk_cnt [1]
 CLMA_90_128/Y0                    td                    0.226       4.429 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_3/gateop_perm/Z
                                   net (fanout=1)        0.290       4.719         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/_N73517
 CLMS_102_129/Y0                   td                    0.264       4.983 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/N188_7/gateop_perm/Z
                                   net (fanout=16)       0.412       5.395         _N67807          
 CLMA_110_120/Y0                   td                    0.150       5.545 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367/gateop_perm/Z
                                   net (fanout=32)       1.367       6.912         u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/N367
 CLMS_98_185/CE                                                            f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[5]/opit_0_inv/CE

 Data arrival time                                                   6.912         Logic Levels: 3  
                                                                                   Logic: 0.863ns(24.221%), Route: 2.700ns(75.779%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735    1000.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038    1000.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1002.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895    1003.147         free_clk_g       
 CLMS_98_185/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_3[5]/opit_0_inv/CLK
 clock pessimism                                         0.172    1003.319                          
 clock uncertainty                                      -0.050    1003.269                          

 Setup time                                             -0.476    1002.793                          

 Data required time                                               1002.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.793                          
 Data arrival time                                                   6.912                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.881                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_top/tx_fifo_wr_data_valid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/tx_cs_1/opit_0_inv_L5Q_perm/L4
Path Group  : test_ddr|free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  3.147
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735       0.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038       0.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895       3.147         free_clk_g       
 CLMS_114_137/CLK                                                          r       u_ipsxb_uart_ctrl/u_uart_top/tx_fifo_wr_data_valid/opit_0_inv_L5Q_perm/CLK

 CLMS_114_137/Q2                   tco                   0.180       3.327 f       u_ipsxb_uart_ctrl/u_uart_top/tx_fifo_wr_data_valid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.066       3.393         u_ipsxb_uart_ctrl/tx_fifo_wr_data_valid
 CLMA_114_136/A4                                                           f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/tx_cs_1/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.393         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.171%), Route: 0.066ns(26.829%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       3.349         free_clk_g       
 CLMA_114_136/CLK                                                          r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_tx/tx_cs_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.162                          
 clock uncertainty                                       0.000       3.162                          

 Hold time                                              -0.029       3.133                          

 Data required time                                                  3.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.133                          
 Data arrival time                                                   3.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.260                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/data_b3[3]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[27]/opit_0_inv/D
Path Group  : test_ddr|free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  3.147
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735       0.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038       0.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895       3.147         free_clk_g       
 CLMS_102_133/CLK                                                          r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/data_b3[3]/opit_0_inv/CLK

 CLMS_102_133/Q0                   tco                   0.179       3.326 f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/data_b3[3]/opit_0_inv/Q
                                   net (fanout=16)       0.137       3.463         u_ipsxb_uart_ctrl/u_uart_ctrl/data [27]
 CLMA_102_132/AD                                                           f       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[27]/opit_0_inv/D

 Data arrival time                                                   3.463         Logic Levels: 0  
                                                                                   Logic: 0.179ns(56.646%), Route: 0.137ns(43.354%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       3.349         free_clk_g       
 CLMA_102_132/CLK                                                          r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_0[27]/opit_0_inv/CLK
 clock pessimism                                        -0.187       3.162                          
 clock uncertainty                                       0.000       3.162                          

 Hold time                                               0.040       3.202                          

 Data required time                                                  3.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.202                          
 Data arrival time                                                   3.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/in_cyc/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[6]/opit_0_inv_L5Q_perm/L4
Path Group  : test_ddr|free_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.349
  Launch Clock Delay      :  3.147
  Clock Pessimism Removal :  -0.187

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735       0.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038       0.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895       3.147         free_clk_g       
 CLMS_98_109/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/in_cyc/opit_0_inv_L5Q_perm/CLK

 CLMS_98_109/Q1                    tco                   0.180       3.327 f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/in_cyc/opit_0_inv_L5Q_perm/Q
                                   net (fanout=17)       0.068       3.395         u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/in_cyc
 CLMA_98_108/C4                                                            f       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[6]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.395         Logic Levels: 0  
                                                                                   Logic: 0.180ns(72.581%), Route: 0.068ns(27.419%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       3.349         free_clk_g       
 CLMA_98_108/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_top/u_ipsxb_seu_uart_rx/rx_fifo_wr_data[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.187       3.162                          
 clock uncertainty                                       0.000       3.162                          

 Hold time                                              -0.028       3.134                          

 Data required time                                                  3.134                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.134                          
 Data arrival time                                                   3.395                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMS_118_225/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_118_225/Q1                   tco                   0.223       5.440 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=462)      1.274       6.714         I_ipsxb_ddr_top/ddr_rstn
 CLMA_130_156/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.714         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.896%), Route: 1.274ns(85.104%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      24.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_156/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Recovery time                                          -0.476      24.672                          

 Data required time                                                 24.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.672                          
 Data arrival time                                                   6.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.958                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMS_118_225/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_118_225/Q1                   tco                   0.223       5.440 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=462)      1.274       6.714         I_ipsxb_ddr_top/ddr_rstn
 CLMA_130_156/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.714         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.896%), Route: 1.274ns(85.104%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      24.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_156/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Recovery time                                          -0.476      24.672                          

 Data required time                                                 24.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.672                          
 Data arrival time                                                   6.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.958                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/RS
Path Group  : ref_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMS_118_225/CLK                                                          r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_118_225/Q1                   tco                   0.223       5.440 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=462)      1.274       6.714         I_ipsxb_ddr_top/ddr_rstn
 CLMA_130_156/RS                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.714         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.896%), Route: 1.274ns(85.104%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      20.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      22.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      22.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      22.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      23.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      23.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      24.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_156/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/state_7/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.316      25.198                          
 clock uncertainty                                      -0.050      25.148                          

 Recovery time                                          -0.476      24.672                          

 Data required time                                                 24.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.672                          
 Data arrival time                                                   6.714                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.958                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_160/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK

 CLMA_130_160/Q2                   tco                   0.183       5.065 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/Q
                                   net (fanout=22)       0.231       5.296         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_134_152/RS                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/RS

 Data arrival time                                                   5.296         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.203%), Route: 0.231ns(55.797%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_134_152/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                           -0.187       4.714                          

 Data required time                                                  4.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.714                          
 Data arrival time                                                   5.296                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.582                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_160/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK

 CLMA_130_160/Q2                   tco                   0.183       5.065 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/Q
                                   net (fanout=22)       0.312       5.377         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_122_148/RS                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   5.377         Logic Levels: 0  
                                                                                   Logic: 0.183ns(36.970%), Route: 0.312ns(63.030%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_148/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                           -0.187       4.714                          

 Data required time                                                  4.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.714                          
 Data arrival time                                                   5.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.663                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : ref_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       4.882         I_ipsxb_ddr_top/pll_clkin
 CLMA_130_160/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/CLK

 CLMA_130_160/Q2                   tco                   0.183       5.065 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q/Q
                                   net (fanout=22)       0.312       5.377         I_ipsxb_ddr_top/u_ddrphy_top/logic_rstn
 CLMA_122_148/RS                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.377         Logic Levels: 0  
                                                                                   Logic: 0.183ns(36.970%), Route: 0.312ns(63.030%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       5.217         I_ipsxb_ddr_top/pll_clkin
 CLMA_122_148/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Removal time                                           -0.187       4.714                          

 Data required time                                                  4.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.714                          
 Data arrival time                                                   5.377                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.663                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[146]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.104
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.224       8.810 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     1.353      10.163         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_140/RSCO                  td                    0.113      10.276 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.276         ntR807           
 CLMA_10_144/RSCO                  td                    0.113      10.389 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.389         ntR806           
 CLMA_10_148/RSCO                  td                    0.113      10.502 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.502         ntR805           
 CLMA_10_152/RSCO                  td                    0.113      10.615 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.615         ntR804           
 CLMA_10_156/RSCO                  td                    0.113      10.728 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.728         ntR803           
 CLMA_10_160/RSCO                  td                    0.113      10.841 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.841         ntR802           
 CLMA_10_164/RSCO                  td                    0.113      10.954 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.954         ntR801           
 CLMA_10_168/RSCO                  td                    0.113      11.067 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[204]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.067         ntR800           
 CLMA_10_172/RSCO                  td                    0.113      11.180 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[140]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.180         ntR799           
 CLMA_10_176/RSCO                  td                    0.113      11.293 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[5]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.293         ntR798           
 CLMA_10_180/RSCO                  td                    0.113      11.406 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.406         ntR797           
 CLMA_10_184/RSCO                  td                    0.113      11.519 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.519         ntR796           
 CLMA_10_192/RSCO                  td                    0.113      11.632 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[235]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.632         ntR795           
 CLMA_10_196/RSCO                  td                    0.113      11.745 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[175]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.745         ntR794           
 CLMA_10_200/RSCO                  td                    0.113      11.858 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.858         ntR793           
 CLMA_10_204/RSCO                  td                    0.113      11.971 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.971         ntR792           
 CLMA_10_208/RSCO                  td                    0.113      12.084 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.084         ntR791           
 CLMA_10_212/RSCO                  td                    0.113      12.197 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.197         ntR790           
 CLMA_10_216/RSCO                  td                    0.113      12.310 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.310         ntR789           
 CLMA_10_220/RSCO                  td                    0.113      12.423 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.423         ntR788           
 CLMA_10_224/RSCO                  td                    0.113      12.536 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[144]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.536         ntR787           
 CLMA_10_228/RSCO                  td                    0.113      12.649 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.649         ntR786           
 CLMA_10_232/RSCO                  td                    0.113      12.762 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[240]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.762         ntR785           
 CLMA_10_236/RSCO                  td                    0.113      12.875 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[177]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.875         ntR784           
 CLMA_10_240/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[146]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.875         Logic Levels: 24 
                                                                                   Logic: 2.936ns(68.454%), Route: 1.353ns(31.546%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      13.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.895      18.104         ntclkbufg_0      
 CLMA_10_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[146]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.463      18.567                          
 clock uncertainty                                      -0.350      18.217                          

 Recovery time                                           0.000      18.217                          

 Data required time                                                 18.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.217                          
 Data arrival time                                                  12.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.342                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[203]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.104
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.224       8.810 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     1.353      10.163         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_140/RSCO                  td                    0.113      10.276 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.276         ntR807           
 CLMA_10_144/RSCO                  td                    0.113      10.389 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.389         ntR806           
 CLMA_10_148/RSCO                  td                    0.113      10.502 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.502         ntR805           
 CLMA_10_152/RSCO                  td                    0.113      10.615 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.615         ntR804           
 CLMA_10_156/RSCO                  td                    0.113      10.728 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.728         ntR803           
 CLMA_10_160/RSCO                  td                    0.113      10.841 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.841         ntR802           
 CLMA_10_164/RSCO                  td                    0.113      10.954 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.954         ntR801           
 CLMA_10_168/RSCO                  td                    0.113      11.067 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[204]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.067         ntR800           
 CLMA_10_172/RSCO                  td                    0.113      11.180 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[140]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.180         ntR799           
 CLMA_10_176/RSCO                  td                    0.113      11.293 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[5]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.293         ntR798           
 CLMA_10_180/RSCO                  td                    0.113      11.406 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.406         ntR797           
 CLMA_10_184/RSCO                  td                    0.113      11.519 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.519         ntR796           
 CLMA_10_192/RSCO                  td                    0.113      11.632 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[235]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.632         ntR795           
 CLMA_10_196/RSCO                  td                    0.113      11.745 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[175]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.745         ntR794           
 CLMA_10_200/RSCO                  td                    0.113      11.858 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.858         ntR793           
 CLMA_10_204/RSCO                  td                    0.113      11.971 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.971         ntR792           
 CLMA_10_208/RSCO                  td                    0.113      12.084 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.084         ntR791           
 CLMA_10_212/RSCO                  td                    0.113      12.197 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.197         ntR790           
 CLMA_10_216/RSCO                  td                    0.113      12.310 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.310         ntR789           
 CLMA_10_220/RSCO                  td                    0.113      12.423 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.423         ntR788           
 CLMA_10_224/RSCO                  td                    0.113      12.536 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[144]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.536         ntR787           
 CLMA_10_228/RSCO                  td                    0.113      12.649 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.649         ntR786           
 CLMA_10_232/RSCO                  td                    0.113      12.762 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[240]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.762         ntR785           
 CLMA_10_236/RSCO                  td                    0.113      12.875 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[177]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.875         ntR784           
 CLMA_10_240/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[203]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  12.875         Logic Levels: 24 
                                                                                   Logic: 2.936ns(68.454%), Route: 1.353ns(31.546%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      13.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.895      18.104         ntclkbufg_0      
 CLMA_10_240/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[203]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.463      18.567                          
 clock uncertainty                                      -0.350      18.217                          

 Recovery time                                           0.000      18.217                          

 Data required time                                                 18.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.217                          
 Data arrival time                                                  12.875                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.342                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[47]/opit_0_inv_MUX4TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.104
  Launch Clock Delay      :  8.586
  Clock Pessimism Removal :  0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.224       8.810 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     1.353      10.163         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMA_10_140/RSCO                  td                    0.113      10.276 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      10.276         ntR807           
 CLMA_10_144/RSCO                  td                    0.113      10.389 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[28]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.389         ntR806           
 CLMA_10_148/RSCO                  td                    0.113      10.502 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[38]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.502         ntR805           
 CLMA_10_152/RSCO                  td                    0.113      10.615 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[37]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.615         ntR804           
 CLMA_10_156/RSCO                  td                    0.113      10.728 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[64]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.728         ntR803           
 CLMA_10_160/RSCO                  td                    0.113      10.841 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[39]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      10.841         ntR802           
 CLMA_10_164/RSCO                  td                    0.113      10.954 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[22]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      10.954         ntR801           
 CLMA_10_168/RSCO                  td                    0.113      11.067 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[204]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.067         ntR800           
 CLMA_10_172/RSCO                  td                    0.113      11.180 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[140]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      11.180         ntR799           
 CLMA_10_176/RSCO                  td                    0.113      11.293 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[5]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.293         ntR798           
 CLMA_10_180/RSCO                  td                    0.113      11.406 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[91]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      11.406         ntR797           
 CLMA_10_184/RSCO                  td                    0.113      11.519 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[95]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      11.519         ntR796           
 CLMA_10_192/RSCO                  td                    0.113      11.632 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[235]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.632         ntR795           
 CLMA_10_196/RSCO                  td                    0.113      11.745 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[175]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.745         ntR794           
 CLMA_10_200/RSCO                  td                    0.113      11.858 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[107]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      11.858         ntR793           
 CLMA_10_204/RSCO                  td                    0.113      11.971 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[61]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      11.971         ntR792           
 CLMA_10_208/RSCO                  td                    0.113      12.084 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[59]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      12.084         ntR791           
 CLMA_10_212/RSCO                  td                    0.113      12.197 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[119]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.197         ntR790           
 CLMA_10_216/RSCO                  td                    0.113      12.310 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[57]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      12.310         ntR789           
 CLMA_10_220/RSCO                  td                    0.113      12.423 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/read_data_rem[18]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      12.423         ntR788           
 CLMA_10_224/RSCO                  td                    0.113      12.536 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[144]/opit_0_inv/RSOUT
                                   net (fanout=5)        0.000      12.536         ntR787           
 CLMA_10_228/RSCO                  td                    0.113      12.649 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[29]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      12.649         ntR786           
 CLMA_10_232/RSCO                  td                    0.113      12.762 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/phy_wrdata_d[240]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.762         ntR785           
 CLMA_10_236/RSCI                                                          f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[47]/opit_0_inv_MUX4TO1Q/RS

 Data arrival time                                                  12.762         Logic Levels: 23 
                                                                                   Logic: 2.823ns(67.601%), Route: 1.353ns(32.399%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074      10.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452      12.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      12.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      13.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000      13.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      14.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      15.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      15.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      15.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000      15.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      15.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      17.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000      17.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.895      18.104         ntclkbufg_0      
 CLMA_10_236/CLK                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata[47]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.463      18.567                          
 clock uncertainty                                      -0.350      18.217                          

 Recovery time                                           0.000      18.217                          

 Data required time                                                 18.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 18.217                          
 Data arrival time                                                  12.762                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.455                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[6]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.895       8.104         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.184       8.288 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     0.301       8.589         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_118_141/RSCO                 td                    0.092       8.681 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.681         ntR198           
 CLMS_118_145/RSCI                                                         f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   8.681         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.834%), Route: 0.301ns(52.166%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMS_118_145/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.463       8.123                          
 clock uncertainty                                       0.200       8.323                          

 Removal time                                            0.000       8.323                          

 Data required time                                                  8.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.323                          
 Data arrival time                                                   8.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[7]/opit_0_inv_AQ_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.895       8.104         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.184       8.288 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     0.301       8.589         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_118_141/RSCO                 td                    0.092       8.681 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.681         ntR198           
 CLMS_118_145/RSCI                                                         f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[7]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                   8.681         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.834%), Route: 0.301ns(52.166%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMS_118_145/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                        -0.463       8.123                          
 clock uncertainty                                       0.200       8.323                          

 Removal time                                            0.000       8.323                          

 Data required time                                                  8.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.323                          
 Data arrival time                                                   8.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  8.586
  Launch Clock Delay      :  8.104
  Clock Pessimism Removal :  -0.463

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       2.564 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       4.968         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.057 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       5.726         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       5.926 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.926         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       5.926 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       7.209         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.209 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.895       8.104         ntclkbufg_0      
 CLMA_126_157/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_126_157/Q1                   tco                   0.184       8.288 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1175)     0.301       8.589         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_rst_n
 CLMS_118_141/RSCO                 td                    0.092       8.681 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.681         ntR198           
 CLMS_118_145/RSCI                                                         f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.681         Logic Levels: 1  
                                                                                   Logic: 0.276ns(47.834%), Route: 0.301ns(52.166%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMS_118_145/CLK                                                          r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.463       8.123                          
 clock uncertainty                                       0.200       8.323                          

 Removal time                                            0.000       8.323                          

 Data required time                                                  8.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.323                          
 Data arrival time                                                   8.681                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[9]/opit_0_inv/RS
Path Group  : test_ddr|free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.147
  Launch Clock Delay      :  3.349
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       3.349         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.223       3.572 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     1.780       5.352         free_clk_rst_n   
 CLMA_74_124/RSCO                  td                    0.105       5.457 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/rd_data[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       5.457         ntR697           
 CLMA_74_128/RSCO                  td                    0.105       5.562 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.562         ntR696           
 CLMA_74_132/RSCO                  td                    0.105       5.667 r       u_uart_rd_lock/status_bus_sel[160]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       5.667         ntR695           
 CLMA_74_136/RSCO                  td                    0.105       5.772 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[20]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.772         ntR694           
 CLMA_74_140/RSCO                  td                    0.105       5.877 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.877         ntR693           
 CLMA_74_144/RSCO                  td                    0.105       5.982 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[17]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.982         ntR692           
 CLMA_74_148/RSCO                  td                    0.105       6.087 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_10[25]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.087         ntR691           
 CLMA_74_152/RSCO                  td                    0.105       6.192 r       u_uart_rd_lock/status_bus_sel_5[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.192         ntR690           
 CLMA_74_156/RSCO                  td                    0.105       6.297 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.297         ntR689           
 CLMA_74_160/RSCO                  td                    0.105       6.402 r       u_uart_rd_lock/status_bus_sel[225]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       6.402         ntR688           
 CLMA_74_164/RSCO                  td                    0.105       6.507 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.507         ntR687           
 CLMA_74_168/RSCO                  td                    0.105       6.612 r       u_uart_rd_lock/status_bus_sel_2[232]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.612         ntR686           
 CLMA_74_172/RSCO                  td                    0.105       6.717 r       u_uart_rd_lock/status_bus_sel_7[177]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.717         ntR685           
 CLMA_74_176/RSCI                                                          r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[9]/opit_0_inv/RS

 Data arrival time                                                   6.717         Logic Levels: 13 
                                                                                   Logic: 1.588ns(47.150%), Route: 1.780ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735    1000.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038    1000.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1002.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895    1003.147         free_clk_g       
 CLMA_74_176/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[9]/opit_0_inv/CLK
 clock pessimism                                         0.183    1003.330                          
 clock uncertainty                                      -0.050    1003.280                          

 Recovery time                                           0.000    1003.280                          

 Data required time                                               1003.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.280                          
 Data arrival time                                                   6.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[11]/opit_0_inv/RS
Path Group  : test_ddr|free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.147
  Launch Clock Delay      :  3.349
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       3.349         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.223       3.572 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     1.780       5.352         free_clk_rst_n   
 CLMA_74_124/RSCO                  td                    0.105       5.457 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/rd_data[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       5.457         ntR697           
 CLMA_74_128/RSCO                  td                    0.105       5.562 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.562         ntR696           
 CLMA_74_132/RSCO                  td                    0.105       5.667 r       u_uart_rd_lock/status_bus_sel[160]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       5.667         ntR695           
 CLMA_74_136/RSCO                  td                    0.105       5.772 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[20]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.772         ntR694           
 CLMA_74_140/RSCO                  td                    0.105       5.877 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.877         ntR693           
 CLMA_74_144/RSCO                  td                    0.105       5.982 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[17]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.982         ntR692           
 CLMA_74_148/RSCO                  td                    0.105       6.087 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_10[25]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.087         ntR691           
 CLMA_74_152/RSCO                  td                    0.105       6.192 r       u_uart_rd_lock/status_bus_sel_5[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.192         ntR690           
 CLMA_74_156/RSCO                  td                    0.105       6.297 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.297         ntR689           
 CLMA_74_160/RSCO                  td                    0.105       6.402 r       u_uart_rd_lock/status_bus_sel[225]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       6.402         ntR688           
 CLMA_74_164/RSCO                  td                    0.105       6.507 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.507         ntR687           
 CLMA_74_168/RSCO                  td                    0.105       6.612 r       u_uart_rd_lock/status_bus_sel_2[232]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.612         ntR686           
 CLMA_74_172/RSCO                  td                    0.105       6.717 r       u_uart_rd_lock/status_bus_sel_7[177]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.717         ntR685           
 CLMA_74_176/RSCI                                                          r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[11]/opit_0_inv/RS

 Data arrival time                                                   6.717         Logic Levels: 13 
                                                                                   Logic: 1.588ns(47.150%), Route: 1.780ns(52.850%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735    1000.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038    1000.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1002.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895    1003.147         free_clk_g       
 CLMA_74_176/CLK                                                           r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_15[11]/opit_0_inv/CLK
 clock pessimism                                         0.183    1003.330                          
 clock uncertainty                                      -0.050    1003.280                          

 Recovery time                                           0.000    1003.280                          

 Data required time                                               1003.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.280                          
 Data arrival time                                                   6.717                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.563                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_2[169]/opit_0_inv_L5Q_perm/RS
Path Group  : test_ddr|free_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.147
  Launch Clock Delay      :  3.349
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.925       3.349         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.223       3.572 f       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     1.780       5.352         free_clk_rst_n   
 CLMA_74_124/RSCO                  td                    0.105       5.457 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/rd_data[23]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=5)        0.000       5.457         ntR697           
 CLMA_74_128/RSCO                  td                    0.105       5.562 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_6[21]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.562         ntR696           
 CLMA_74_132/RSCO                  td                    0.105       5.667 r       u_uart_rd_lock/status_bus_sel[160]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       5.667         ntR695           
 CLMA_74_136/RSCO                  td                    0.105       5.772 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[20]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       5.772         ntR694           
 CLMA_74_140/RSCO                  td                    0.105       5.877 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_7[15]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       5.877         ntR693           
 CLMA_74_144/RSCO                  td                    0.105       5.982 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_11[17]/opit_0_inv/RSOUT
                                   net (fanout=6)        0.000       5.982         ntR692           
 CLMA_74_148/RSCO                  td                    0.105       6.087 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_10[25]/opit_0_inv/RSOUT
                                   net (fanout=3)        0.000       6.087         ntR691           
 CLMA_74_152/RSCO                  td                    0.105       6.192 r       u_uart_rd_lock/status_bus_sel_5[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       6.192         ntR690           
 CLMA_74_156/RSCO                  td                    0.105       6.297 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_5[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.297         ntR689           
 CLMA_74_160/RSCO                  td                    0.105       6.402 r       u_uart_rd_lock/status_bus_sel[225]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=3)        0.000       6.402         ntR688           
 CLMA_74_164/RSCO                  td                    0.105       6.507 r       u_ipsxb_uart_ctrl/u_uart_ctrl/u_ver_ctrl/ctrl_bus_1[21]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.507         ntR687           
 CLMA_74_168/RSCO                  td                    0.105       6.612 r       u_uart_rd_lock/status_bus_sel_2[232]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       6.612         ntR686           
 CLMA_74_172/RSCI                                                          r       u_uart_rd_lock/status_bus_sel_2[169]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.612         Logic Levels: 12 
                                                                                   Logic: 1.483ns(45.449%), Route: 1.780ns(54.551%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 M5                                                      0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.056    1000.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735    1000.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038    1000.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1002.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000    1002.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895    1003.147         free_clk_g       
 CLMA_74_172/CLK                                                           r       u_uart_rd_lock/status_bus_sel_2[169]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.183    1003.330                          
 clock uncertainty                                      -0.050    1003.280                          

 Recovery time                                           0.000    1003.280                          

 Data required time                                               1003.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.280                          
 Data arrival time                                                   6.612                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.668                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_1[36]/opit_0_inv_L5Q_perm/RS
Path Group  : test_ddr|free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.461
  Launch Clock Delay      :  3.147
  Clock Pessimism Removal :  -0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735       0.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038       0.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895       3.147         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.184       3.331 r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     0.617       3.948         free_clk_rst_n   
 CLMA_74_248/RSCO                  td                    0.092       4.040 f       u_uart_rd_lock/status_bus_sel[255]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       4.040         ntR678           
 CLMA_74_252/RSCI                                                          f       u_uart_rd_lock/status_bus_sel_1[36]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.040         Logic Levels: 1  
                                                                                   Logic: 0.276ns(30.907%), Route: 0.617ns(69.093%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.037       3.461         free_clk_g       
 CLMA_74_252/CLK                                                           r       u_uart_rd_lock/status_bus_sel_1[36]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.172       3.289                          
 clock uncertainty                                       0.000       3.289                          

 Removal time                                            0.000       3.289                          

 Data required time                                                  3.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.289                          
 Data arrival time                                                   4.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_1[185]/opit_0_inv_L5Q_perm/RS
Path Group  : test_ddr|free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.461
  Launch Clock Delay      :  3.147
  Clock Pessimism Removal :  -0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735       0.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038       0.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895       3.147         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.184       3.331 r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     0.617       3.948         free_clk_rst_n   
 CLMA_74_248/RSCO                  td                    0.092       4.040 f       u_uart_rd_lock/status_bus_sel[255]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       4.040         ntR678           
 CLMA_74_252/RSCI                                                          f       u_uart_rd_lock/status_bus_sel_1[185]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.040         Logic Levels: 1  
                                                                                   Logic: 0.276ns(30.907%), Route: 0.617ns(69.093%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.037       3.461         free_clk_g       
 CLMA_74_252/CLK                                                           r       u_uart_rd_lock/status_bus_sel_1[185]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.172       3.289                          
 clock uncertainty                                       0.000       3.289                          

 Removal time                                            0.000       3.289                          

 Data required time                                                  3.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.289                          
 Data arrival time                                                   4.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_uart_rd_lock/status_bus_sel_1[255]/opit_0_inv_L5Q_perm/RS
Path Group  : test_ddr|free_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.461
  Launch Clock Delay      :  3.147
  Clock Pessimism Removal :  -0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.735       0.791 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.791         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.038       0.829 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.252         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.252 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     0.895       3.147         free_clk_g       
 CLMA_150_244/CLK                                                          r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_150_244/Q1                   tco                   0.184       3.331 r       u_free_clk_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=1219)     0.617       3.948         free_clk_rst_n   
 CLMA_74_248/RSCO                  td                    0.092       4.040 f       u_uart_rd_lock/status_bus_sel[255]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       4.040         ntR678           
 CLMA_74_252/RSCI                                                          f       u_uart_rd_lock/status_bus_sel_1[255]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.040         Logic Levels: 1  
                                                                                   Logic: 0.276ns(30.907%), Route: 0.617ns(69.093%)
----------------------------------------------------------------------------------------------------

 Clock test_ddr|free_clk (rising edge)
                                                         0.000       0.000 r                        
 M5                                                      0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.056       0.056         free_clk         
 IOBS_LR_0_212/DIN                 td                    0.861       0.917 r       free_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.917         free_clk_ibuf/ntD
 IOL_7_213/INCK                    td                    0.058       0.975 r       free_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.424         _N19             
 USCM_84_111/CLK_USCM              td                    0.000       2.424 r       free_clk_ibufg/gopclkbufg/CLKOUT
                                   net (fanout=1964)     1.037       3.461         free_clk_g       
 CLMA_74_252/CLK                                                           r       u_uart_rd_lock/status_bus_sel_1[255]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.172       3.289                          
 clock uncertainty                                       0.000       3.289                          

 Removal time                                            0.000       3.289                          

 Data required time                                                  3.289                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.289                          
 Data arrival time                                                   4.040                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMA_98_92/CLK                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMA_98_92/Q1                     tco                   0.223       8.809 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=327)      0.950       9.759         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
 CLMS_102_169/Y3                   td                    0.222       9.981 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        2.073      12.054         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106      12.160 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      12.160         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      15.389 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      15.485         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  15.485         Logic Levels: 3  
                                                                                   Logic: 3.780ns(54.791%), Route: 3.119ns(45.209%)
====================================================================================================

====================================================================================================

Startpoint  : u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : err_flag_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     0.925       8.586         ntclkbufg_0      
 CLMS_66_141/CLK                                                           r       u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK

 CLMS_66_141/Q1                    tco                   0.223       8.809 f       u_bist_top/u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=507)      2.067      10.876         nt_err_flag_led  
 IOL_19_373/DO                     td                    0.106      10.982 f       err_flag_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.982         err_flag_led_obuf/ntO
 IOBS_TB_17_376/PAD                td                    3.213      14.195 f       err_flag_led_obuf/opit_0/O
                                   net (fanout=1)        0.107      14.302         err_flag_led     
 A2                                                                        f       err_flag_led (port)

 Data arrival time                                                  14.302         Logic Levels: 2  
                                                                                   Logic: 3.542ns(61.966%), Route: 2.174ns(38.034%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : heart_beat_led (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.074       0.074         ref_clk          
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       ref_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         ref_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       2.843 r       ref_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N18             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       I_ipsxb_ddr_top/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       5.311         I_ipsxb_ddr_top/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       5.405 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       6.087         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       6.355 r       clkgate_1/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.355         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.355 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       7.661         core_clk         
 USCM_84_110/CLK_USCM              td                    0.000       7.661 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=7241)     1.037       8.698         ntclkbufg_0      
 CLMS_114_269/CLK                                                          r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_114_269/Q0                   tco                   0.221       8.919 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.468      10.387         nt_heart_beat_led
 IOL_35_374/DO                     td                    0.106      10.493 f       heart_beat_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.493         heart_beat_led_obuf/ntO
 IOBD_32_376/PAD                   td                    3.213      13.706 f       heart_beat_led_obuf/opit_0/O
                                   net (fanout=1)        0.076      13.782         heart_beat_led   
 B3                                                                        f       heart_beat_led (port)

 Data arrival time                                                  13.782         Logic Levels: 2  
                                                                                   Logic: 3.540ns(69.630%), Route: 1.544ns(30.370%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[28] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H5                                                      0.000       0.000 f       mem_dq[28] (port)
                                   net (fanout=1)        0.047       0.047         nt_mem_dq[28]    
 IOBS_LR_0_285/DIN                 td                    0.372       0.419 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.419         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_7_286/RX_DATA_DD              td                    0.371       0.790 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.273       1.063         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_10_281/Y3                    td                    0.130       1.193 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.617       1.810         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N75616
 CLMA_62_272/A1                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.810         Logic Levels: 3  
                                                                                   Logic: 0.873ns(48.232%), Route: 0.937ns(51.768%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[20] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K3                                                      0.000       0.000 f       mem_dq[20] (port)
                                   net (fanout=1)        0.071       0.071         nt_mem_dq[20]    
 IOBS_LR_0_233/DIN                 td                    0.372       0.443 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.443         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].u_iobuf_dq/ntI
 IOL_7_234/RX_DATA_DD              td                    0.371       0.814 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[4].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.374       1.188         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [4]
 CLMS_14_237/Y3                    td                    0.158       1.346 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_8/gateop_perm/Z
                                   net (fanout=1)        0.648       1.994         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N75056
 CLMA_66_260/A0                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   1.994         Logic Levels: 3  
                                                                                   Logic: 0.901ns(45.186%), Route: 1.093ns(54.814%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[15] (port)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 N4                                                      0.000       0.000 f       mem_dq[15] (port)
                                   net (fanout=1)        0.100       0.100         nt_mem_dq[15]    
 IOBS_LR_0_209/DIN                 td                    0.372       0.472 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.472         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].u_iobuf_dq/ntI
 IOL_7_210/RX_DATA_DD              td                    0.371       0.843 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_loop[7].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.332       1.175         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dq_in_dly [7]
 CLMA_14_192/Y3                    td                    0.265       1.440 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.831       2.271         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/_N74424
 CLMA_66_240/D2                                                            r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.271         Logic Levels: 3  
                                                                                   Logic: 1.008ns(44.386%), Route: 1.263ns(55.614%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_118_225/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_118_225/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/opit_0/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_118_225/CLK        I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           Low Pulse Width   CLMS_134_181/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           High Pulse Width  CLMS_134_181/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_134_181/CLK        I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_2/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{test_ddr|free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_94_129/CLK         u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_0/opit_0_inv_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_94_129/CLK         u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_0/opit_0_inv_L5Q_perm/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_98_93/CLK          u_ipsxb_uart_ctrl/u_uart_ctrl/u_cmd_parser/crt_st_3/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                         
+---------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/place_route/test_ddr_pnr.adf       
| Output     | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/report_timing/test_ddr_rtp.adf     
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/report_timing/test_ddr.rtr         
|            | C:/Users/w/Desktop/MES50HP/MES50HP_v1/2_demo/08_ddr3_test/ipcore/ddr3_test/pnr/report_timing/rtr.db               
+---------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing -configuration 
Peak memory: 1,020 MB
Total CPU  time to report_timing completion : 0h:0m:21s
Process Total CPU  time to report_timing completion : 0h:0m:21s
Total real time to report_timing completion : 0h:0m:24s
