<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element jtag_uart_0.avalon_jtag_slave
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
      datum baseAddress
      {
         value = "70400";
         type = "String";
      }
   }
   element bcd1_bcd
   {
      datum _sortIndex
      {
         value = "26";
         type = "int";
      }
   }
   element bcd1_bin
   {
      datum _sortIndex
      {
         value = "24";
         type = "int";
      }
   }
   element bcd1_control
   {
      datum _sortIndex
      {
         value = "25";
         type = "int";
      }
   }
   element bcd1_counter
   {
      datum _sortIndex
      {
         value = "27";
         type = "int";
      }
   }
   element bcd1_status
   {
      datum _sortIndex
      {
         value = "28";
         type = "int";
      }
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element sysid_c001.control_slave
   {
      datum baseAddress
      {
         value = "70408";
         type = "String";
      }
   }
   element daylight
   {
      datum _sortIndex
      {
         value = "5";
         type = "int";
      }
   }
   element nios2e.jtag_debug_module
   {
      datum baseAddress
      {
         value = "67584";
         type = "String";
      }
   }
   element jtag_uart_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element led_period
   {
      datum _sortIndex
      {
         value = "49";
         type = "int";
      }
   }
   element leds1_brightness
   {
      datum _sortIndex
      {
         value = "37";
         type = "int";
      }
   }
   element leds1_counter
   {
      datum _sortIndex
      {
         value = "40";
         type = "int";
      }
   }
   element leds1_counter_of
   {
      datum _sortIndex
      {
         value = "41";
         type = "int";
      }
   }
   element leds1_reset_control
   {
      datum _sortIndex
      {
         value = "38";
         type = "int";
      }
   }
   element leds1_wr_val
   {
      datum _sortIndex
      {
         value = "39";
         type = "int";
      }
   }
   element leds2_brightness
   {
      datum _sortIndex
      {
         value = "42";
         type = "int";
      }
   }
   element leds2_counter
   {
      datum _sortIndex
      {
         value = "45";
         type = "int";
      }
   }
   element leds2_counter_of
   {
      datum _sortIndex
      {
         value = "46";
         type = "int";
      }
   }
   element leds2_reset_control
   {
      datum _sortIndex
      {
         value = "43";
         type = "int";
      }
   }
   element leds2_wr_val
   {
      datum _sortIndex
      {
         value = "44";
         type = "int";
      }
   }
   element nios2e
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element onchip_ram
   {
      datum _sortIndex
      {
         value = "3";
         type = "int";
      }
   }
   element rc1_control
   {
      datum _sortIndex
      {
         value = "47";
         type = "int";
      }
   }
   element rc1_ready
   {
      datum _sortIndex
      {
         value = "48";
         type = "int";
      }
   }
   element leds1_counter_of.s1
   {
      datum baseAddress
      {
         value = "69824";
         type = "String";
      }
   }
   element leds1_wr_val.s1
   {
      datum baseAddress
      {
         value = "69856";
         type = "String";
      }
   }
   element led_period.s1
   {
      datum baseAddress
      {
         value = "69760";
         type = "String";
      }
   }
   element bcd1_bcd.s1
   {
      datum baseAddress
      {
         value = "70048";
         type = "String";
      }
   }
   element sseg_brightness.s1
   {
      datum baseAddress
      {
         value = "69968";
         type = "String";
      }
   }
   element uart1_w_data.s1
   {
      datum baseAddress
      {
         value = "70208";
         type = "String";
      }
   }
   element uart1_r_data.s1
   {
      datum baseAddress
      {
         value = "70144";
         type = "String";
      }
   }
   element tc1_m.s1
   {
      datum baseAddress
      {
         value = "70352";
         type = "String";
      }
   }
   element bcd1_counter.s1
   {
      datum baseAddress
      {
         value = "70032";
         type = "String";
      }
   }
   element sseg_counter.s1
   {
      datum baseAddress
      {
         value = "69920";
         type = "String";
      }
   }
   element bcd1_control.s1
   {
      datum baseAddress
      {
         value = "70064";
         type = "String";
      }
   }
   element leds1_brightness.s1
   {
      datum baseAddress
      {
         value = "69888";
         type = "String";
      }
   }
   element tc3_m.s1
   {
      datum baseAddress
      {
         value = "70320";
         type = "String";
      }
   }
   element leds2_reset_control.s1
   {
      datum baseAddress
      {
         value = "69744";
         type = "String";
      }
   }
   element leds2_counter.s1
   {
      datum baseAddress
      {
         value = "69712";
         type = "String";
      }
   }
   element rc1_control.s1
   {
      datum baseAddress
      {
         value = "69792";
         type = "String";
      }
   }
   element tc4_m.s1
   {
      datum baseAddress
      {
         value = "70304";
         type = "String";
      }
   }
   element leds1_counter.s1
   {
      datum baseAddress
      {
         value = "69840";
         type = "String";
      }
   }
   element tc1_status.s1
   {
      datum baseAddress
      {
         value = "70272";
         type = "String";
      }
   }
   element tc2_status.s1
   {
      datum baseAddress
      {
         value = "70256";
         type = "String";
      }
   }
   element tc3_status.s1
   {
      datum baseAddress
      {
         value = "70240";
         type = "String";
      }
   }
   element sseg_wr_val.s1
   {
      datum baseAddress
      {
         value = "69936";
         type = "String";
      }
   }
   element warn_pwm_brightness.s1
   {
      datum baseAddress
      {
         value = "70000";
         type = "String";
      }
   }
   element uart1_reset_control.s1
   {
      datum baseAddress
      {
         value = "70192";
         type = "String";
      }
   }
   element tc2_m.s1
   {
      datum baseAddress
      {
         value = "70336";
         type = "String";
      }
   }
   element tc4_status.s1
   {
      datum baseAddress
      {
         value = "70224";
         type = "String";
      }
   }
   element sseg_counter_of.s1
   {
      datum baseAddress
      {
         value = "69904";
         type = "String";
      }
   }
   element rc1_ready.s1
   {
      datum baseAddress
      {
         value = "69776";
         type = "String";
      }
   }
   element uart1_wr_control.s1
   {
      datum baseAddress
      {
         value = "70176";
         type = "String";
      }
   }
   element uart1_status_control.s1
   {
      datum _tags
      {
         value = "";
         type = "String";
      }
      datum baseAddress
      {
         value = "70112";
         type = "String";
      }
   }
   element tc_reset_control.s1
   {
      datum baseAddress
      {
         value = "70288";
         type = "String";
      }
   }
   element sseg_reset_control.s1
   {
      datum baseAddress
      {
         value = "69952";
         type = "String";
      }
   }
   element leds1_reset_control.s1
   {
      datum baseAddress
      {
         value = "69872";
         type = "String";
      }
   }
   element daylight.s1
   {
      datum baseAddress
      {
         value = "70368";
         type = "String";
      }
   }
   element uart1_rx_counter.s1
   {
      datum baseAddress
      {
         value = "70096";
         type = "String";
      }
   }
   element leds2_brightness.s1
   {
      datum baseAddress
      {
         value = "69680";
         type = "String";
      }
   }
   element leds2_wr_val.s1
   {
      datum baseAddress
      {
         value = "69728";
         type = "String";
      }
   }
   element uart1_tx_counter.s1
   {
      datum baseAddress
      {
         value = "70128";
         type = "String";
      }
   }
   element bcd1_status.s1
   {
      datum baseAddress
      {
         value = "70016";
         type = "String";
      }
   }
   element onchip_ram.s1
   {
      datum _lockedAddress
      {
         value = "1";
         type = "boolean";
      }
   }
   element bcd1_bin.s1
   {
      datum baseAddress
      {
         value = "70080";
         type = "String";
      }
   }
   element status_led_en.s1
   {
      datum baseAddress
      {
         value = "69632";
         type = "String";
      }
   }
   element leds2_counter_of.s1
   {
      datum baseAddress
      {
         value = "69696";
         type = "String";
      }
   }
   element uart1_baud_control.s1
   {
      datum baseAddress
      {
         value = "70160";
         type = "String";
      }
   }
   element warn_pwm_control.s1
   {
      datum baseAddress
      {
         value = "69984";
         type = "String";
      }
   }
   element uart1_dvsr.s1
   {
      datum baseAddress
      {
         value = "69808";
         type = "String";
      }
   }
   element sseg_brightness
   {
      datum _sortIndex
      {
         value = "32";
         type = "int";
      }
   }
   element sseg_counter
   {
      datum _sortIndex
      {
         value = "35";
         type = "int";
      }
   }
   element sseg_counter_of
   {
      datum _sortIndex
      {
         value = "36";
         type = "int";
      }
   }
   element sseg_reset_control
   {
      datum _sortIndex
      {
         value = "33";
         type = "int";
      }
   }
   element sseg_wr_val
   {
      datum _sortIndex
      {
         value = "34";
         type = "int";
      }
   }
   element status_led_en
   {
      datum _sortIndex
      {
         value = "31";
         type = "int";
      }
   }
   element sysid_c001
   {
      datum _sortIndex
      {
         value = "4";
         type = "int";
      }
   }
   element tc1_m
   {
      datum _sortIndex
      {
         value = "6";
         type = "int";
      }
   }
   element tc1_status
   {
      datum _sortIndex
      {
         value = "11";
         type = "int";
      }
   }
   element tc2_m
   {
      datum _sortIndex
      {
         value = "7";
         type = "int";
      }
   }
   element tc2_status
   {
      datum _sortIndex
      {
         value = "12";
         type = "int";
      }
   }
   element tc3_m
   {
      datum _sortIndex
      {
         value = "8";
         type = "int";
      }
   }
   element tc3_status
   {
      datum _sortIndex
      {
         value = "13";
         type = "int";
      }
   }
   element tc4_m
   {
      datum _sortIndex
      {
         value = "9";
         type = "int";
      }
   }
   element tc4_status
   {
      datum _sortIndex
      {
         value = "14";
         type = "int";
      }
   }
   element tc_reset_control
   {
      datum _sortIndex
      {
         value = "10";
         type = "int";
      }
   }
   element uart1_baud_control
   {
      datum _sortIndex
      {
         value = "18";
         type = "int";
      }
   }
   element uart1_dvsr
   {
      datum _sortIndex
      {
         value = "19";
         type = "int";
      }
   }
   element uart1_r_data
   {
      datum _sortIndex
      {
         value = "20";
         type = "int";
      }
   }
   element uart1_reset_control
   {
      datum _sortIndex
      {
         value = "16";
         type = "int";
      }
   }
   element uart1_rx_counter
   {
      datum _sortIndex
      {
         value = "21";
         type = "int";
      }
   }
   element uart1_status_control
   {
      datum _sortIndex
      {
         value = "23";
         type = "int";
      }
   }
   element uart1_tx_counter
   {
      datum _sortIndex
      {
         value = "22";
         type = "int";
      }
   }
   element uart1_w_data
   {
      datum _sortIndex
      {
         value = "15";
         type = "int";
      }
   }
   element uart1_wr_control
   {
      datum _sortIndex
      {
         value = "17";
         type = "int";
      }
   }
   element warn_pwm_brightness
   {
      datum _sortIndex
      {
         value = "29";
         type = "int";
      }
   }
   element warn_pwm_control
   {
      datum _sortIndex
      {
         value = "30";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP3C16Q240C8" />
 <parameter name="deviceFamily" value="Cyclone III" />
 <parameter name="deviceSpeedGrade" value="8" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="12345" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="blastit.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clock_50" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="daylight"
   internal="daylight.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tc1_m"
   internal="tc1_m.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tc2_m"
   internal="tc2_m.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tc3_m"
   internal="tc3_m.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tc4_m"
   internal="tc4_m.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tc_reset_control"
   internal="tc_reset_control.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tc1_status"
   internal="tc1_status.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tc2_status"
   internal="tc2_status.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tc3_status"
   internal="tc3_status.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="tc4_status"
   internal="tc4_status.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="uart1_w_data"
   internal="uart1_w_data.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="uart1_reset_control"
   internal="uart1_reset_control.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="uart1_wr_control"
   internal="uart1_wr_control.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="uart1_baud_control"
   internal="uart1_baud_control.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="uart1_r_data"
   internal="uart1_r_data.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="uart1_rx_counter"
   internal="uart1_rx_counter.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="uart1_tx_counter"
   internal="uart1_tx_counter.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="uart1_status_control"
   internal="uart1_status_control.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="bcd1_bin"
   internal="bcd1_bin.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="bcd1_control"
   internal="bcd1_control.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="bcd1_bcd"
   internal="bcd1_bcd.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="bcd1_counter"
   internal="bcd1_counter.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="bcd1_status"
   internal="bcd1_status.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="warn_pwm_brightness"
   internal="warn_pwm_brightness.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="status_led_en"
   internal="status_led_en.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="warn_pwm_control"
   internal="warn_pwm_control.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sseg_brightness"
   internal="sseg_brightness.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sseg_reset_control"
   internal="sseg_reset_control.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sseg_wr_val"
   internal="sseg_wr_val.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sseg_counter"
   internal="sseg_counter.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="sseg_counter_of"
   internal="sseg_counter_of.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="leds1_brightness"
   internal="leds1_brightness.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="leds1_wr_val"
   internal="leds1_wr_val.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="leds1_counter"
   internal="leds1_counter.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="leds1_reset_control"
   internal="leds1_reset_control.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="leds1_counter_of"
   internal="leds1_counter_of.external_connection"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="uart1_dvsr"
   internal="uart1_dvsr.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rc1_control"
   internal="rc1_control.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="rc1_ready"
   internal="rc1_ready.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="led_period"
   internal="led_period.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="leds2_reset_control"
   internal="leds2_reset_control.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="leds2_wr_val"
   internal="leds2_wr_val.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="leds2_counter"
   internal="leds2_counter.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="leds2_counter_of"
   internal="leds2_counter_of.external_connection"
   type="conduit"
   dir="end" />
 <interface
   name="leds2_brightness"
   internal="leds2_brightness.external_connection"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="13.1" enabled="1" name="clk_0">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="altera_avalon_sysid_qsys"
   version="13.1"
   enabled="1"
   name="sysid_c001">
  <parameter name="id" value="49153" />
  <parameter name="timestamp" value="12345" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone III" />
 </module>
 <module
   kind="altera_avalon_jtag_uart"
   version="13.1"
   enabled="1"
   name="jtag_uart_0">
  <parameter name="allowMultipleConnections" value="true" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="readBufferDepth" value="32" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="simInteractiveOptions">NO_INTERACTIVE_WINDOWS</parameter>
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="writeBufferDepth" value="256" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="avalonSpec" value="2.0" />
 </module>
 <module kind="altera_nios2_qsys" version="13.1" enabled="1" name="nios2e">
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="true" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_activateTrace_user" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="muldiv_divider" value="true" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="cpuReset" value="false" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="resetOffset" value="0" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="cpuID" value="49153" />
  <parameter name="cpuID_stored" value="49153" />
  <parameter name="breakOffset" value="32" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="resetSlave" value="Absolute" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="exceptionSlave" value="Absolute" />
  <parameter name="breakSlave">nios2e.jtag_debug_module</parameter>
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="muldiv_multiplierType" value="EmbeddedMulFast" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="impl" value="Tiny" />
  <parameter name="icache_size" value="512" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_burstType" value="Sequential" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="setting_dc_ecc_present" value="false" />
  <parameter name="setting_itcm_ecc_present" value="false" />
  <parameter name="setting_dtcm_ecc_present" value="false" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instAddrWidth" value="17" />
  <parameter name="dataAddrWidth" value="17" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="instSlaveMapParam"><![CDATA[<address-map><slave name='onchip_ram.s1' start='0x0' end='0x9C40' /><slave name='nios2e.jtag_debug_module' start='0x10800' end='0x11000' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x11300' end='0x11308' /><slave name='sysid_c001.control_slave' start='0x11308' end='0x11310' /></address-map>]]></parameter>
  <parameter name="dataSlaveMapParam"><![CDATA[<address-map><slave name='onchip_ram.s1' start='0x0' end='0x9C40' /><slave name='nios2e.jtag_debug_module' start='0x10800' end='0x11000' /><slave name='status_led_en.s1' start='0x11000' end='0x11020' /><slave name='leds2_brightness.s1' start='0x11030' end='0x11040' /><slave name='leds2_counter_of.s1' start='0x11040' end='0x11050' /><slave name='leds2_counter.s1' start='0x11050' end='0x11060' /><slave name='leds2_wr_val.s1' start='0x11060' end='0x11070' /><slave name='leds2_reset_control.s1' start='0x11070' end='0x11080' /><slave name='led_period.s1' start='0x11080' end='0x11090' /><slave name='rc1_ready.s1' start='0x11090' end='0x110A0' /><slave name='rc1_control.s1' start='0x110A0' end='0x110B0' /><slave name='uart1_dvsr.s1' start='0x110B0' end='0x110C0' /><slave name='leds1_counter_of.s1' start='0x110C0' end='0x110D0' /><slave name='leds1_counter.s1' start='0x110D0' end='0x110E0' /><slave name='leds1_wr_val.s1' start='0x110E0' end='0x110F0' /><slave name='leds1_reset_control.s1' start='0x110F0' end='0x11100' /><slave name='leds1_brightness.s1' start='0x11100' end='0x11110' /><slave name='sseg_counter_of.s1' start='0x11110' end='0x11120' /><slave name='sseg_counter.s1' start='0x11120' end='0x11130' /><slave name='sseg_wr_val.s1' start='0x11130' end='0x11140' /><slave name='sseg_reset_control.s1' start='0x11140' end='0x11150' /><slave name='sseg_brightness.s1' start='0x11150' end='0x11160' /><slave name='warn_pwm_control.s1' start='0x11160' end='0x11170' /><slave name='warn_pwm_brightness.s1' start='0x11170' end='0x11180' /><slave name='bcd1_status.s1' start='0x11180' end='0x11190' /><slave name='bcd1_counter.s1' start='0x11190' end='0x111A0' /><slave name='bcd1_bcd.s1' start='0x111A0' end='0x111B0' /><slave name='bcd1_control.s1' start='0x111B0' end='0x111C0' /><slave name='bcd1_bin.s1' start='0x111C0' end='0x111D0' /><slave name='uart1_rx_counter.s1' start='0x111D0' end='0x111E0' /><slave name='uart1_status_control.s1' start='0x111E0' end='0x111F0' /><slave name='uart1_tx_counter.s1' start='0x111F0' end='0x11200' /><slave name='uart1_r_data.s1' start='0x11200' end='0x11210' /><slave name='uart1_baud_control.s1' start='0x11210' end='0x11220' /><slave name='uart1_wr_control.s1' start='0x11220' end='0x11230' /><slave name='uart1_reset_control.s1' start='0x11230' end='0x11240' /><slave name='uart1_w_data.s1' start='0x11240' end='0x11250' /><slave name='tc4_status.s1' start='0x11250' end='0x11260' /><slave name='tc3_status.s1' start='0x11260' end='0x11270' /><slave name='tc2_status.s1' start='0x11270' end='0x11280' /><slave name='tc1_status.s1' start='0x11280' end='0x11290' /><slave name='tc_reset_control.s1' start='0x11290' end='0x112A0' /><slave name='tc4_m.s1' start='0x112A0' end='0x112B0' /><slave name='tc3_m.s1' start='0x112B0' end='0x112C0' /><slave name='tc2_m.s1' start='0x112C0' end='0x112D0' /><slave name='tc1_m.s1' start='0x112D0' end='0x112E0' /><slave name='daylight.s1' start='0x112E0' end='0x112F0' /><slave name='jtag_uart_0.avalon_jtag_slave' start='0x11300' end='0x11308' /><slave name='sysid_c001.control_slave' start='0x11308' end='0x11310' /></address-map>]]></parameter>
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="deviceFamilyName" value="Cyclone III" />
  <parameter name="internalIrqMaskSystemInfo" value="7" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="deviceFeaturesSystemInfo">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
 </module>
 <module
   kind="altera_avalon_onchip_memory2"
   version="13.1"
   enabled="1"
   name="onchip_ram">
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="dataWidth" value="32" />
  <parameter name="dualPort" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="initializationFileName">software\controller\mem_init\controller_onchip_ram.hex</parameter>
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="40000" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="autoInitializationFileName">$${FILENAME}_onchip_ram</parameter>
  <parameter name="deviceFamily" value="Cyclone III" />
  <parameter name="deviceFeatures">ADDRESS_STALL 1 ADVANCED_INFO 0 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 1 HAS_ICD_DATA_IP 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_INTERFACE_PLANNER_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LIMITED_TCL_FITTER_SUPPORT 0 HAS_LOGICAL_FLOORPLANNER_SUPPORT 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 1 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1</parameter>
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="daylight">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="tc1_m">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="tc2_m">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="tc3_m">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="tc4_m">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="32" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="tc_reset_control">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="15" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="tc1_status">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="25" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="tc2_status">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="25" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="tc3_status">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="25" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="tc4_status">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="25" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="uart1_w_data">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="uart1_reset_control">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="7" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="3" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="uart1_wr_control">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="uart1_baud_control">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="22" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="uart1_r_data">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="uart1_rx_counter">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="uart1_tx_counter">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="uart1_status_control">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="bcd1_bin">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="15" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="bcd1_control">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="6" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="3" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="bcd1_bcd">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="16" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="bcd1_counter">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="bcd1_status">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="warn_pwm_brightness">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="status_led_en">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="true" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="4" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="warn_pwm_control">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="2" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="sseg_brightness">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="sseg_reset_control">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="3" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="sseg_wr_val">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="13" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="sseg_counter">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="sseg_counter_of">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="leds1_brightness">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="leds1_reset_control">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="3" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="leds1_wr_val">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="leds1_counter">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="leds1_counter_of">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="uart1_dvsr">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="16" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="rc1_control">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="25" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="rc1_ready">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="true" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="led_period">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="24" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="leds2_reset_control">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="3" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="2" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="leds2_wr_val">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="10" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="leds2_counter">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="leds2_counter_of">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Input" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="true" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="1" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <module
   kind="altera_avalon_pio"
   version="13.1"
   enabled="1"
   name="leds2_brightness">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="sysid_c001.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="sysid_c001.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="jtag_uart_0.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="jtag_uart_0.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.instruction_master"
   end="nios2e.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="nios2e.jtag_debug_module">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00010800" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="nios2e.reset_n" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="sysid_c001.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011308" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="jtag_uart_0.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2e.d_irq"
   end="jtag_uart_0.irq">
  <parameter name="irqNumber" value="0" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="nios2e.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="onchip_ram.clk1" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="onchip_ram.reset1" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.instruction_master"
   end="onchip_ram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="daylight.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="daylight.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="daylight.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000112e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="tc1_m.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="tc2_m.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="tc3_m.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="tc4_m.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="tc_reset_control.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="tc1_status.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="tc2_status.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="tc3_status.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="tc4_status.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="tc1_m.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000112d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="reset" version="13.1" start="clk_0.clk_reset" end="tc1_m.reset" />
 <connection kind="reset" version="13.1" start="clk_0.clk_reset" end="tc2_m.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="tc2_m.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000112c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="reset" version="13.1" start="clk_0.clk_reset" end="tc3_m.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="tc3_m.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000112b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="reset" version="13.1" start="clk_0.clk_reset" end="tc4_m.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="tc4_m.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000112a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="tc_reset_control.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="tc_reset_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011290" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="tc1_status.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="tc1_status.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011280" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="tc2_status.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="tc2_status.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011270" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="tc3_status.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011260" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="tc3_status.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="tc4_status.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="tc4_status.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011250" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="uart1_w_data.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="uart1_reset_control.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="uart1_wr_control.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="uart1_baud_control.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="uart1_r_data.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="uart1_rx_counter.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="uart1_tx_counter.clk" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="uart1_status_control.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="uart1_w_data.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="uart1_w_data.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011240" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="uart1_reset_control.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="uart1_reset_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011230" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="uart1_wr_control.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="uart1_wr_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011220" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="uart1_baud_control.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="uart1_baud_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011210" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="uart1_r_data.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="uart1_r_data.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011200" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="uart1_rx_counter.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="uart1_tx_counter.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="uart1_tx_counter.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000111f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="uart1_status_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000111e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="uart1_status_control.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="uart1_rx_counter.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000111d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="bcd1_bin.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="bcd1_bin.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="bcd1_bin.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000111c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="bcd1_control.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="bcd1_control.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="bcd1_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000111b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="bcd1_bcd.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="bcd1_bcd.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="bcd1_bcd.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000111a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="bcd1_counter.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="bcd1_counter.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="bcd1_counter.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011190" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="bcd1_status.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="bcd1_status.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="bcd1_status.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011180" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="warn_pwm_brightness.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="warn_pwm_brightness.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011170" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="warn_pwm_brightness.reset" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="warn_pwm_control.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="warn_pwm_control.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="warn_pwm_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011160" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="status_led_en.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="status_led_en.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="status_led_en.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="sseg_brightness.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="sseg_brightness.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="sseg_brightness.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011150" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="sseg_reset_control.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="sseg_reset_control.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="sseg_reset_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011140" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="sseg_wr_val.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="sseg_wr_val.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="sseg_wr_val.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011130" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="sseg_counter.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="sseg_counter.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="sseg_counter.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011120" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="sseg_counter_of.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="sseg_counter_of.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="sseg_counter_of.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011110" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="leds1_brightness.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="leds1_brightness.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="leds1_brightness.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011100" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="leds1_reset_control.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="leds1_reset_control.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="leds1_reset_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000110f0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="leds1_wr_val.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="leds1_wr_val.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="leds1_wr_val.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000110e0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="leds1_counter.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="leds1_counter.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="leds1_counter.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000110d0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="leds1_counter_of.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="leds1_counter_of.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="leds1_counter_of.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000110c0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="onchip_ram.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="jtag_uart_0.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="daylight.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="tc1_m.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="tc2_m.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="tc3_m.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="tc4_m.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="tc_reset_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="tc1_status.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="tc2_status.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="tc3_status.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="tc4_status.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="uart1_w_data.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="uart1_reset_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="uart1_wr_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="uart1_baud_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="uart1_r_data.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="uart1_rx_counter.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="uart1_tx_counter.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="uart1_status_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="bcd1_bin.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="bcd1_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="bcd1_bcd.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="bcd1_counter.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="bcd1_status.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="warn_pwm_brightness.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="status_led_en.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="warn_pwm_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="sseg_brightness.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="sseg_reset_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="sseg_wr_val.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="sseg_counter.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="sseg_counter_of.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="leds1_brightness.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="leds1_reset_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="leds1_wr_val.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="leds1_counter.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="leds1_counter_of.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="nios2e.reset_n" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="uart1_dvsr.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="uart1_dvsr.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="uart1_dvsr.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000110b0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="uart1_dvsr.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="rc1_control.clk" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="rc1_ready.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="rc1_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="rc1_ready.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="rc1_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x000110a0" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="rc1_ready.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011090" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="rc1_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="rc1_ready.reset" />
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2e.d_irq"
   end="rc1_ready.irq">
  <parameter name="irqNumber" value="1" />
 </connection>
 <connection
   kind="interrupt"
   version="13.1"
   start="nios2e.d_irq"
   end="daylight.irq">
  <parameter name="irqNumber" value="2" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="sysid_c001.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="onchip_ram.reset1" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.instruction_master"
   end="sysid_c001.control_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011308" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.instruction_master"
   end="jtag_uart_0.avalon_jtag_slave">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011300" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="led_period.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="led_period.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="led_period.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011080" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="led_period.reset" />
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="leds2_reset_control.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="leds2_reset_control.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="leds2_reset_control.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="leds2_reset_control.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011070" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection kind="clock" version="13.1" start="clk_0.clk" end="leds2_wr_val.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="leds2_wr_val.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="leds2_wr_val.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="leds2_wr_val.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011060" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="leds2_counter.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="leds2_counter.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="leds2_counter.clk" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="leds2_counter.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011050" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="leds2_counter_of.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="leds2_counter_of.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="leds2_counter_of.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="leds2_counter_of.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011040" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="leds2_brightness.clk" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="leds2_brightness.reset" />
 <connection
   kind="reset"
   version="13.1"
   start="nios2e.jtag_debug_module_reset"
   end="leds2_brightness.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="nios2e.data_master"
   end="leds2_brightness.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x00011030" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="false" />
</system>
