{
    "clock": "3.3333",
    "description": "",
    "flow": "hls",
    "name": "Xilinx Matrix Row Register Accumulator",
    "part_blacklist": [],
    "part_whitelist": [],
    "platform_blacklist": [],
    "platform_whitelist": [
        "u280"
    ],
    "project": "rowRegAcc_test",
    "solution": "sol",
    "testbench": {
        "argv": {
            "hls_cosim": "",
            "hls_csim": ""
        },
        "cflags": "-I ${XF_PROJ_ROOT}/../blas/L1/include/hw -I ${XF_PROJ_ROOT}/L1/tests/hw -I ${XF_PROJ_ROOT}/L1/include/hw -g -O0 -std=c++11 -DSPARSE_dataType=float -DSPARSE_indexType=uint32_t -DSPARSE_logParEntries=2 -DSPARSE_parEntries=4 -DSPARSE_logParGroups=3 -DSPARSE_parGroups=8 -DSPARSE_dataBits=32 -DSPARSE_indexBits=32 -DSPARSE_printWidth=6 -I ${XF_PROJ_ROOT}/L1/include/sw",
        "ldflags": "",
        "source": [
            "${XF_PROJ_ROOT}/L1/tests/hw/rowRegAcc/test.cpp"
        ],
        "stdmath": false
    },
    "testinfo": {
        "category": "canary",
        "disable": false,
        "jobs": [
            {
                "cmd": "",
                "dependency": [],
                "env": "",
                "index": 0,
                "max_memory_MB": 16384,
                "max_time_min": 300
            }
        ],
        "targets": [
            "hls_csynth",
            "hls_cosim"
        ]
    },
    "top": {
        "cflags": "-I ${XF_PROJ_ROOT}/../blas/L1/include/hw -I ${XF_PROJ_ROOT}/L1/tests/hw -I ${XF_PROJ_ROOT}/L1/include/hw -g -O0 -std=c++11 -DSPARSE_dataType=float -DSPARSE_indexType=uint32_t -DSPARSE_logParEntries=2 -DSPARSE_parEntries=4 -DSPARSE_logParGroups=3 -DSPARSE_parGroups=8 -DSPARSE_dataBits=32 -DSPARSE_indexBits=32 -DSPARSE_printWidth=6",
        "source": [
            "${XF_PROJ_ROOT}/L1/tests/hw/rowRegAcc/test.cpp"
        ]
    },
    "topfunction": "uut_top"
}
