/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [30:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  reg [4:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(celloutsig_0_0z[28] & celloutsig_0_0z[22]);
  assign celloutsig_1_18z = !(celloutsig_1_2z ? celloutsig_1_16z : celloutsig_1_6z[2]);
  assign celloutsig_0_9z = !(celloutsig_0_4z[3] ? celloutsig_0_1z : celloutsig_0_0z[6]);
  assign celloutsig_1_15z = ~((celloutsig_1_2z | celloutsig_1_4z) & celloutsig_1_2z);
  assign celloutsig_0_5z = ~((celloutsig_0_1z | in_data[5]) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_0_13z = ~((celloutsig_0_0z[13] | celloutsig_0_11z[6]) & (celloutsig_0_12z | celloutsig_0_5z));
  assign celloutsig_0_16z = ~((celloutsig_0_13z | celloutsig_0_6z[0]) & (celloutsig_0_4z[9] | celloutsig_0_8z));
  assign celloutsig_0_2z = ~((in_data[14] | celloutsig_0_1z) & (in_data[80] | celloutsig_0_0z[20]));
  assign celloutsig_0_20z = ~((celloutsig_0_3z[0] | celloutsig_0_6z[1]) & (celloutsig_0_4z[9] | celloutsig_0_2z));
  assign celloutsig_0_17z = { in_data[8:7], celloutsig_0_3z, celloutsig_0_5z } & celloutsig_0_15z[11:4];
  assign celloutsig_1_4z = celloutsig_1_1z == { celloutsig_1_1z[5:2], celloutsig_1_0z };
  assign celloutsig_0_25z = { celloutsig_0_14z[7:6], celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_20z } == { celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_24z };
  assign celloutsig_1_3z = { in_data[136:130], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z } * { in_data[180:170], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_11z = celloutsig_0_4z[10:4] * { in_data[3:1], celloutsig_0_6z };
  assign celloutsig_0_18z = celloutsig_0_15z[5:0] * { celloutsig_0_17z[2:1], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_7z };
  assign celloutsig_1_1z = - { celloutsig_1_0z[1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = ~ { celloutsig_0_3z[3:1], celloutsig_0_1z };
  assign celloutsig_0_14z = celloutsig_0_0z[10:3] | { in_data[12:6], celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[102:100] | in_data[104:102];
  assign celloutsig_0_12z = & { celloutsig_0_2z, celloutsig_0_0z[26:21] };
  assign celloutsig_1_2z = ^ celloutsig_1_1z[5:0];
  assign celloutsig_1_16z = ^ celloutsig_1_1z;
  assign celloutsig_0_27z = celloutsig_0_17z[3:1] >> celloutsig_0_4z[5:3];
  assign celloutsig_0_0z = in_data[38:8] - in_data[59:29];
  assign celloutsig_1_6z = { celloutsig_1_1z[6:1], celloutsig_1_0z } - { celloutsig_1_3z[14:7], celloutsig_1_4z };
  assign celloutsig_0_3z = { in_data[58:55], celloutsig_0_1z } - celloutsig_0_0z[18:14];
  assign celloutsig_0_4z = celloutsig_0_0z[30:19] ~^ in_data[52:41];
  assign celloutsig_0_15z = { celloutsig_0_3z[3:1], celloutsig_0_5z, celloutsig_0_4z } ~^ in_data[36:21];
  assign celloutsig_1_19z = ~((celloutsig_1_0z[1] & celloutsig_1_15z) | in_data[153]);
  assign celloutsig_0_8z = ~((celloutsig_0_6z[1] & celloutsig_0_2z) | celloutsig_0_5z);
  assign celloutsig_0_24z = ~((celloutsig_0_15z[10] & celloutsig_0_8z) | celloutsig_0_9z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_26z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_26z = { celloutsig_0_0z[5:3], celloutsig_0_5z, celloutsig_0_25z };
  assign celloutsig_0_7z = ~((celloutsig_0_5z & celloutsig_0_1z) | (celloutsig_0_6z[2] & celloutsig_0_6z[0]));
  assign { out_data[128], out_data[96], out_data[36:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
