

================================================================
== Vivado HLS Report for 'appGetMetaData'
================================================================
* Date:           Thu Aug  5 18:58:27 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        UDP_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.935 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 2.500 ns | 2.500 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |                     |          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance      |  Module  |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+----------+
        |grp_keep2len_fu_113  |keep2len  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +---------------------+----------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       74|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|      293|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       84|    -|
|Register             |        -|      -|      623|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      623|      451|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+---+-----+-----+
    |       Instance      |  Module  | BRAM_18K| DSP48E| FF| LUT | URAM|
    +---------------------+----------+---------+-------+---+-----+-----+
    |grp_keep2len_fu_113  |keep2len  |        0|      0|  0|  293|    0|
    +---------------------+----------+---------+-------+---+-----+-----+
    |Total                |          |        0|      0|  0|  293|    0|
    +---------------------+----------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_198_p2               |     +    |      0|  0|  23|          16|           7|
    |tmp_V_1_fu_214_p2                 |     +    |      0|  0|  23|          16|          16|
    |ap_condition_202                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_292                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_299                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op15_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op27_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op34_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op39_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op46_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_62_p7            |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  74|          46|          37|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |DataInApp_TDATA_blk_n        |   9|          2|    1|          2|
    |agmdDataOut_V_blk_n          |   9|          2|    1|          2|
    |agmdDataOut_V_din            |  15|          3|  577|       1731|
    |agmdIdOut_V_V_blk_n          |   9|          2|    1|          2|
    |agmdpayloadLenOut_V_s_blk_n  |   9|          2|    1|          2|
    |agmdpayloadLenOut_V_s_din    |  15|          3|   16|         48|
    |ap_done                      |   9|          2|    1|          2|
    |lenCount_V                   |   9|          2|   16|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  84|         18|  614|       1821|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |agmd_state               |    1|   0|    1|          0|
    |agmd_state_load_reg_221  |    1|   0|    1|          0|
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |lenCount_V               |   16|   0|   16|          0|
    |reg_131                  |  512|   0|  512|          0|
    |reg_135                  |   64|   0|   64|          0|
    |reg_139                  |    7|   0|    7|          0|
    |tmp_dest_V_reg_229       |   16|   0|   16|          0|
    |tmp_last_V_5_reg_234     |    1|   0|    1|          0|
    |tmp_last_V_reg_239       |    1|   0|    1|          0|
    |tmp_reg_225              |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  623|   0|  623|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |     appGetMetaData    | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |     appGetMetaData    | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |     appGetMetaData    | return value |
|ap_done                       | out |    1| ap_ctrl_hs |     appGetMetaData    | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs |     appGetMetaData    | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |     appGetMetaData    | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |     appGetMetaData    | return value |
|DataInApp_TVALID              |  in |    1|    axis    |    DataIn_V_data_V    |    pointer   |
|DataInApp_TDATA               |  in |  512|    axis    |    DataIn_V_data_V    |    pointer   |
|agmdIdOut_V_V_din             | out |   16|   ap_fifo  |     agmdIdOut_V_V     |    pointer   |
|agmdIdOut_V_V_full_n          |  in |    1|   ap_fifo  |     agmdIdOut_V_V     |    pointer   |
|agmdIdOut_V_V_write           | out |    1|   ap_fifo  |     agmdIdOut_V_V     |    pointer   |
|agmdDataOut_V_din             | out |  577|   ap_fifo  |     agmdDataOut_V     |    pointer   |
|agmdDataOut_V_full_n          |  in |    1|   ap_fifo  |     agmdDataOut_V     |    pointer   |
|agmdDataOut_V_write           | out |    1|   ap_fifo  |     agmdDataOut_V     |    pointer   |
|agmdpayloadLenOut_V_s_din     | out |   16|   ap_fifo  | agmdpayloadLenOut_V_s |    pointer   |
|agmdpayloadLenOut_V_s_full_n  |  in |    1|   ap_fifo  | agmdpayloadLenOut_V_s |    pointer   |
|agmdpayloadLenOut_V_s_write   | out |    1|   ap_fifo  | agmdpayloadLenOut_V_s |    pointer   |
|DataInApp_TREADY              | out |    1|    axis    |     DataIn_V_user     |    pointer   |
|DataInApp_TUSER               |  in |   96|    axis    |     DataIn_V_user     |    pointer   |
|DataInApp_TKEEP               |  in |   64|    axis    |    DataIn_V_keep_V    |    pointer   |
|DataInApp_TDEST               |  in |   16|    axis    |    DataIn_V_dest_V    |    pointer   |
|DataInApp_TLAST               |  in |    1|    axis    |    DataIn_V_last_V    |    pointer   |
+------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.67>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%agmd_state_load = load i1* @agmd_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:252]   --->   Operation 3 'load' 'agmd_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i512P.i64P.i16P.i1P.i96P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i16* %DataIn_V_dest_V, i1* %DataIn_V_last_V, i96* %DataIn_V_user, i32 1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:269]   --->   Operation 4 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %agmd_state_load, label %5, label %0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:252]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge77.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:254]   --->   Operation 6 'br' <Predicate = (!agmd_state_load)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty = call { i512, i64, i16, i1, i96 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i16P.i1P.i96P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i16* %DataIn_V_dest_V, i1* %DataIn_V_last_V, i96* %DataIn_V_user)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:255]   --->   Operation 7 'read' 'empty' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i512, i64, i16, i1, i96 } %empty, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:255]   --->   Operation 8 'extractvalue' 'tmp_data_V_9' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_keep_V_9 = extractvalue { i512, i64, i16, i1, i96 } %empty, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:255]   --->   Operation 9 'extractvalue' 'tmp_keep_V_9' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i512, i64, i16, i1, i96 } %empty, 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:255]   --->   Operation 10 'extractvalue' 'tmp_dest_V' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_last_V_5 = extractvalue { i512, i64, i16, i1, i96 } %empty, 3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:255]   --->   Operation 11 'extractvalue' 'tmp_last_V_5' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.60ns)   --->   "store i1 true, i1* @agmd_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:265]   --->   Operation 12 'store' <Predicate = (!agmd_state_load & tmp & !tmp_last_V_5)> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (1.67ns)   --->   "%op_V_assign_i = call fastcc i7 @keep2len(i64 %tmp_keep_V_9)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:262]   --->   Operation 13 'call' 'op_V_assign_i' <Predicate = (!agmd_state_load & tmp & tmp_last_V_5)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp, label %6, label %._crit_edge78.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:269]   --->   Operation 14 'br' <Predicate = (agmd_state_load)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_217 = call { i512, i64, i16, i1, i96 } @_ssdm_op_Read.axis.volatile.i512P.i64P.i16P.i1P.i96P(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i16* %DataIn_V_dest_V, i1* %DataIn_V_last_V, i96* %DataIn_V_user)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:270]   --->   Operation 15 'read' 'empty_217' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i64, i16, i1, i96 } %empty_217, 0" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:270]   --->   Operation 16 'extractvalue' 'tmp_data_V' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i512, i64, i16, i1, i96 } %empty_217, 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:270]   --->   Operation 17 'extractvalue' 'tmp_keep_V' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i512, i64, i16, i1, i96 } %empty_217, 3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:270]   --->   Operation 18 'extractvalue' 'tmp_last_V' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.67ns)   --->   "%p_01_i = call fastcc i7 @keep2len(i64 %tmp_keep_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273]   --->   Operation 19 'call' 'p_01_i' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "store i1 false, i1* @agmd_state, align 1" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:274]   --->   Operation 20 'store' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i577* @agmdDataOut_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @agmdIdOut_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @agmdpayloadLenOut_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %DataIn_V_data_V, i64* %DataIn_V_keep_V, i16* %DataIn_V_dest_V, i1* %DataIn_V_last_V, i96* %DataIn_V_user, [5 x i8]* @p_str2224, i32 1, i32 1, [5 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str22, [1 x i8]* @p_str22, [1 x i8]* @p_str22, i32 0, i32 0, i32 0, i32 0, [10 x i8]* @p_str27, [1 x i8]* @p_str22) nounwind"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str22) nounwind" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:244]   --->   Operation 25 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lenCount_V_load = load i16* @lenCount_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273]   --->   Operation 26 'load' 'lenCount_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @agmdIdOut_V_V, i16 %tmp_dest_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:256]   --->   Operation 27 'write' <Predicate = (!agmd_state_load & tmp)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp12 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512(i1 %tmp_last_V_5, i64 %tmp_keep_V_9, i512 %tmp_data_V_9)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:257]   --->   Operation 28 'bitconcatenate' 'tmp12' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* @agmdDataOut_V, i577 %tmp12)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:257]   --->   Operation 29 'write' <Predicate = (!agmd_state_load & tmp)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_2 : Operation 30 [1/1] (0.60ns)   --->   "store i16 64, i16* @lenCount_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:259]   --->   Operation 30 'store' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.60>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V_5, label %2, label %3" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:261]   --->   Operation 31 'br' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 32 'br' <Predicate = (!agmd_state_load & tmp & !tmp_last_V_5)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_V_2 = zext i7 %op_V_assign_i to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:262]   --->   Operation 33 'zext' 'tmp_V_2' <Predicate = (!agmd_state_load & tmp & tmp_last_V_5)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @agmdpayloadLenOut_V_s, i16 %tmp_V_2)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:262]   --->   Operation 34 'write' <Predicate = (!agmd_state_load & tmp & tmp_last_V_5)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br label %4" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:263]   --->   Operation 35 'br' <Predicate = (!agmd_state_load & tmp & tmp_last_V_5)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br label %._crit_edge77.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:266]   --->   Operation 36 'br' <Predicate = (!agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br label %appGetMetaData.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:267]   --->   Operation 37 'br' <Predicate = (!agmd_state_load)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512(i1 %tmp_last_V, i64 %tmp_keep_V, i512 %tmp_data_V)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:271]   --->   Operation 38 'bitconcatenate' 'tmp_1' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i577P(i577* @agmdDataOut_V, i577 %tmp_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:271]   --->   Operation 39 'write' <Predicate = (agmd_state_load & tmp)> <Delay = 1.15> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 0> <FIFO>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %7, label %8" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:272]   --->   Operation 40 'br' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.78ns)   --->   "%add_ln700 = add i16 %lenCount_V_load, 64" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:277]   --->   Operation 41 'add' 'add_ln700' <Predicate = (agmd_state_load & tmp & !tmp_last_V)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.60ns)   --->   "store i16 %add_ln700, i16* @lenCount_V, align 2" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:277]   --->   Operation 42 'store' <Predicate = (agmd_state_load & tmp & !tmp_last_V)> <Delay = 0.60>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 43 'br' <Predicate = (agmd_state_load & tmp & !tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i7 %p_01_i to i16" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273]   --->   Operation 44 'zext' 'zext_ln209' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.78ns)   --->   "%tmp_V_1 = add i16 %lenCount_V_load, %zext_ln209" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273]   --->   Operation 45 'add' 'tmp_V_1' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.15ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* @agmdpayloadLenOut_V_s, i16 %tmp_V_1)" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:273]   --->   Operation 46 'write' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 1.15> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %9" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:275]   --->   Operation 47 'br' <Predicate = (agmd_state_load & tmp & tmp_last_V)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %._crit_edge78.i" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:278]   --->   Operation 48 'br' <Predicate = (agmd_state_load & tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br label %appGetMetaData.exit" [/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HMB/..//hls/UDP/udp.cpp:279]   --->   Operation 49 'br' <Predicate = (agmd_state_load)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataIn_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataIn_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataIn_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataIn_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataIn_V_user]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ agmd_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ lenCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ agmdIdOut_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ agmdDataOut_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ agmdpayloadLenOut_V_s]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
agmd_state_load    (load          ) [ 011]
tmp                (nbreadreq     ) [ 011]
br_ln252           (br            ) [ 000]
br_ln254           (br            ) [ 000]
empty              (read          ) [ 000]
tmp_data_V_9       (extractvalue  ) [ 011]
tmp_keep_V_9       (extractvalue  ) [ 011]
tmp_dest_V         (extractvalue  ) [ 011]
tmp_last_V_5       (extractvalue  ) [ 011]
store_ln265        (store         ) [ 000]
op_V_assign_i      (call          ) [ 011]
br_ln269           (br            ) [ 000]
empty_217          (read          ) [ 000]
tmp_data_V         (extractvalue  ) [ 011]
tmp_keep_V         (extractvalue  ) [ 011]
tmp_last_V         (extractvalue  ) [ 011]
p_01_i             (call          ) [ 011]
store_ln274        (store         ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specpipeline_ln244 (specpipeline  ) [ 000]
lenCount_V_load    (load          ) [ 000]
write_ln256        (write         ) [ 000]
tmp12              (bitconcatenate) [ 000]
write_ln257        (write         ) [ 000]
store_ln259        (store         ) [ 000]
br_ln261           (br            ) [ 000]
br_ln0             (br            ) [ 000]
tmp_V_2            (zext          ) [ 000]
write_ln262        (write         ) [ 000]
br_ln263           (br            ) [ 000]
br_ln266           (br            ) [ 000]
br_ln267           (br            ) [ 000]
tmp_1              (bitconcatenate) [ 000]
write_ln271        (write         ) [ 000]
br_ln272           (br            ) [ 000]
add_ln700          (add           ) [ 000]
store_ln277        (store         ) [ 000]
br_ln0             (br            ) [ 000]
zext_ln209         (zext          ) [ 000]
tmp_V_1            (add           ) [ 000]
write_ln273        (write         ) [ 000]
br_ln275           (br            ) [ 000]
br_ln278           (br            ) [ 000]
br_ln279           (br            ) [ 000]
ret_ln0            (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataIn_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataIn_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataIn_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataIn_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataIn_V_dest_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataIn_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataIn_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataIn_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataIn_V_user">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataIn_V_user"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="agmd_state">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmd_state"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lenCount_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lenCount_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="agmdIdOut_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdIdOut_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="agmdDataOut_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdDataOut_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="agmdpayloadLenOut_V_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agmdpayloadLenOut_V_s"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P.i64P.i16P.i1P.i96P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i512P.i64P.i16P.i1P.i96P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keep2len"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2224"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i577.i1.i64.i512"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i577P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_nbreadreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="512" slack="0"/>
<pin id="65" dir="0" index="2" bw="64" slack="0"/>
<pin id="66" dir="0" index="3" bw="16" slack="0"/>
<pin id="67" dir="0" index="4" bw="1" slack="0"/>
<pin id="68" dir="0" index="5" bw="96" slack="0"/>
<pin id="69" dir="0" index="6" bw="1" slack="0"/>
<pin id="70" dir="1" index="7" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="689" slack="0"/>
<pin id="80" dir="0" index="1" bw="512" slack="0"/>
<pin id="81" dir="0" index="2" bw="64" slack="0"/>
<pin id="82" dir="0" index="3" bw="16" slack="0"/>
<pin id="83" dir="0" index="4" bw="1" slack="0"/>
<pin id="84" dir="0" index="5" bw="96" slack="0"/>
<pin id="85" dir="1" index="6" bw="689" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_217/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln256_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="1"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln256/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_write_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="577" slack="0"/>
<pin id="102" dir="0" index="2" bw="577" slack="0"/>
<pin id="103" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln257/2 write_ln271/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln262/2 write_ln273/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_keep2len_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="7" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="op_V_assign_i/1 p_01_i/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="689" slack="0"/>
<pin id="120" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_9/1 tmp_data_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="689" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V_9/1 tmp_keep_V/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="689" slack="0"/>
<pin id="129" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_5/1 tmp_last_V/1 "/>
</bind>
</comp>

<comp id="131" class="1005" name="reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="512" slack="1"/>
<pin id="133" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_9 tmp_data_V "/>
</bind>
</comp>

<comp id="135" class="1005" name="reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="1"/>
<pin id="137" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V_9 tmp_keep_V "/>
</bind>
</comp>

<comp id="139" class="1005" name="reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="1"/>
<pin id="141" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="op_V_assign_i p_01_i "/>
</bind>
</comp>

<comp id="143" class="1004" name="agmd_state_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agmd_state_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_dest_V_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="689" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln265_store_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln274_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lenCount_V_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lenCount_V_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp12_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="577" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="1"/>
<pin id="170" dir="0" index="2" bw="64" slack="1"/>
<pin id="171" dir="0" index="3" bw="512" slack="1"/>
<pin id="172" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp12/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln259_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln259/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_V_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="1"/>
<pin id="185" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="577" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="1"/>
<pin id="191" dir="0" index="2" bw="64" slack="1"/>
<pin id="192" dir="0" index="3" bw="512" slack="1"/>
<pin id="193" dir="1" index="4" bw="577" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln700_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln277_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln277/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln209_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="1"/>
<pin id="212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_V_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="7" slack="0"/>
<pin id="217" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="agmd_state_load_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="agmd_state_load "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_dest_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="1"/>
<pin id="231" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_last_V_5_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_5 "/>
</bind>
</comp>

<comp id="239" class="1005" name="tmp_last_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="62" pin=5"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="62" pin=6"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="78" pin=5"/></net>

<net id="97"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="58" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="78" pin="6"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="78" pin="6"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="130"><net_src comp="78" pin="6"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="118" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="122" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="113" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="78" pin="6"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="10" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="56" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="135" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="175"><net_src comp="131" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="176"><net_src comp="167" pin="4"/><net_sink comp="99" pin=2"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="139" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="135" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="131" pin="1"/><net_sink comp="188" pin=3"/></net>

<net id="197"><net_src comp="188" pin="4"/><net_sink comp="99" pin=2"/></net>

<net id="202"><net_src comp="163" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="139" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="163" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="210" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="214" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="224"><net_src comp="143" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="62" pin="7"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="147" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="237"><net_src comp="127" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="242"><net_src comp="127" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="188" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataIn_V_data_V | {}
	Port: DataIn_V_keep_V | {}
	Port: DataIn_V_dest_V | {}
	Port: DataIn_V_last_V | {}
	Port: DataIn_V_user | {}
	Port: agmd_state | {1 }
	Port: lenCount_V | {2 }
	Port: agmdIdOut_V_V | {2 }
	Port: agmdDataOut_V | {2 }
	Port: agmdpayloadLenOut_V_s | {2 }
 - Input state : 
	Port: appGetMetaData : DataIn_V_data_V | {1 }
	Port: appGetMetaData : DataIn_V_keep_V | {1 }
	Port: appGetMetaData : DataIn_V_dest_V | {1 }
	Port: appGetMetaData : DataIn_V_last_V | {1 }
	Port: appGetMetaData : DataIn_V_user | {1 }
	Port: appGetMetaData : agmd_state | {1 }
	Port: appGetMetaData : lenCount_V | {2 }
	Port: appGetMetaData : agmdIdOut_V_V | {}
	Port: appGetMetaData : agmdDataOut_V | {}
	Port: appGetMetaData : agmdpayloadLenOut_V_s | {}
  - Chain level:
	State 1
		br_ln252 : 1
		op_V_assign_i : 1
		p_01_i : 1
	State 2
		write_ln257 : 1
		write_ln262 : 1
		write_ln271 : 1
		add_ln700 : 1
		store_ln277 : 2
		tmp_V_1 : 1
		write_ln273 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln700_fu_198    |    0    |    23   |
|          |      tmp_V_1_fu_214     |    0    |    23   |
|----------|-------------------------|---------|---------|
|   call   |   grp_keep2len_fu_113   |    7    |    0    |
|----------|-------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_62   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   read   |      grp_read_fu_78     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | write_ln256_write_fu_92 |    0    |    0    |
|   write  |     grp_write_fu_99     |    0    |    0    |
|          |     grp_write_fu_106    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        grp_fu_118       |    0    |    0    |
|extractvalue|        grp_fu_122       |    0    |    0    |
|          |        grp_fu_127       |    0    |    0    |
|          |    tmp_dest_V_fu_147    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp12_fu_167      |    0    |    0    |
|          |       tmp_1_fu_188      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |      tmp_V_2_fu_183     |    0    |    0    |
|          |    zext_ln209_fu_210    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    7    |    46   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|agmd_state_load_reg_221|    1   |
|        reg_131        |   512  |
|        reg_135        |   64   |
|        reg_139        |    7   |
|   tmp_dest_V_reg_229  |   16   |
|  tmp_last_V_5_reg_234 |    1   |
|   tmp_last_V_reg_239  |    1   |
|      tmp_reg_225      |    1   |
+-----------------------+--------+
|         Total         |   603  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_99 |  p2  |   2  |  577 |  1154  ||    9    |
| grp_write_fu_106 |  p2  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1186  ||  1.206  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    7   |   46   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   603  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   610  |   64   |
+-----------+--------+--------+--------+
