<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.6/ISE_DS/ISE/xc9500/data/xmlReport9k.dtd">
<document><ascFile>Main_Code.rpt</ascFile><devFile>C:/Xilinx/14.6/ISE_DS/ISE/xc9500/data/xc9572.chp</devFile><mfdFile>Main_Code.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 4- 9-2018" design="Main_Code" device="XC9572" eqnType="1" pkg="PC84" speed="-7" status="1" statusStr="Successful" swVersion="P.68d" time="  7:37PM" version="1.0"/><inputs id="ADDR3_SPECSIG" userloc="P70"/><inputs id="ADDR2_SPECSIG" userloc="P68"/><inputs id="ADDR1_SPECSIG" userloc="P66"/><inputs id="ADDR0_SPECSIG" userloc="P54"/><inputs id="CPU_L_Data_Ready" userloc="P82"/><inputs id="CPU_H_Data_Ready" userloc="P83"/><inputs id="CPU_Add_Valid" userloc="P84"/><inputs id="DUART_Data_ACK" userloc="P18"/><inputs id="CPU_Read_Write" userloc="P81"/><inputs id="CPLD_Button" userloc="P11"/><inputs id="DUART_ResetPIN_SPECSIG" userloc="20"/><global_inputs id="CPLD_CLK" pinnum="GCK1" use="GCK1" userloc="P9"/><pin id="FB1_MC1_PIN4" pinnum="4" signal="LED3_SPECSIG" use="O"/><pin id="FB1_MC2_PIN1" pinnum="1" signal="LED0_SPECSIG" use="O"/><pin id="FB1_MC3_PIN6" pinnum="6" signal="ROM_H_Output" use="O"/><pin id="FB1_MC4_PIN7" pinnum="7"/><pin id="FB1_MC5_PIN2" pinnum="2" signal="LED1_SPECSIG" use="O"/><pin id="FB1_MC6_PIN3" pinnum="3" signal="LED2_SPECSIG" use="O"/><pin id="FB1_MC7_PIN11" pinnum="11" signal="CPLD_Button" use="I"/><pin id="FB1_MC8_PIN5" pinnum="5" signal="ROM_H_Enable" use="O"/><pin id="FB1_MC9_PIN9" pinnum="9" signal="CPLD_CLK" use="GCK"/><pin id="FB1_MC10_PIN13" pinnum="13" signal="I_Count24_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC11_PIN10" pinnum="10" signal="I_Count23_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC12_PIN18" pinnum="18" signal="DUART_Data_ACK" use="I"/><pin id="FB1_MC13_PIN20" pinnum="20" signal="DUART_Reset" use="IO_SPECSIG"/><pin id="FB1_MC14_PIN12" pinnum="12" signal="CPU_Clock" use="O"/><pin id="FB1_MC15_PIN14" pinnum="14" signal="DUART_Read_Write" use="O"/><pin id="FB1_MC16_PIN23" pinnum="23" signal="I_Count21_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC17_PIN15" pinnum="15" signal="I_Count20_SPECSIG" use="b_SPECSIG"/><pin id="FB1_MC18_PIN24" pinnum="24" signal="DUART_Enable" use="O"/><pin id="FB2_MC1_PIN63" pinnum="63"/><pin id="FB2_MC2_PIN69" pinnum="69"/><pin id="FB2_MC3_PIN67" pinnum="67"/><pin id="FB2_MC4_PIN68" pinnum="68" signal="ADDR2_SPECSIG" use="I"/><pin id="FB2_MC5_PIN70" pinnum="70" signal="ADDR3_SPECSIG" use="I"/><pin id="FB2_MC6_PIN71" pinnum="71" signal="I_Count15_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC7_PIN76" pinnum="76" signal="I_Count13_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC8_PIN72" pinnum="72" signal="CPU_Bus_REQ" use="O"/><pin id="FB2_MC9_PIN74" pinnum="74" signal="I_Count11_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC10_PIN75" pinnum="75" signal="CPU_Bus_Grant_ACK" use="O"/><pin id="FB2_MC11_PIN77" pinnum="77" signal="I_Count111_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC12_PIN79" pinnum="79" signal="I_Count110_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC13_PIN80" pinnum="80" signal="CPU_Data_ACK" use="O"/><pin id="FB2_MC14_PIN81" pinnum="81" signal="CPU_Read_Write" use="I"/><pin id="FB2_MC15_PIN83" pinnum="83" signal="CPU_H_Data_Ready" use="I"/><pin id="FB2_MC16_PIN82" pinnum="82" signal="CPU_L_Data_Ready" use="I"/><pin id="FB2_MC17_PIN84" pinnum="84" signal="CPU_Add_Valid" use="I"/><pin id="FB3_MC1_PIN25" pinnum="25"/><pin id="FB3_MC2_PIN17" pinnum="17"/><pin id="FB3_MC3_PIN31" pinnum="31"/><pin id="FB3_MC4_PIN32" pinnum="32"/><pin id="FB3_MC5_PIN19" pinnum="19"/><pin id="FB3_MC6_PIN34" pinnum="34"/><pin id="FB3_MC7_PIN35" pinnum="35" signal="ROM_L_Output" use="O"/><pin id="FB3_MC8_PIN21" pinnum="21"/><pin id="FB3_MC9_PIN26" pinnum="26"/><pin id="FB3_MC10_PIN40" pinnum="40" signal="RAM_H_Output" use="O"/><pin id="FB3_MC11_PIN33" pinnum="33" signal="ROM_L_Enable" use="O"/><pin id="FB3_MC12_PIN41" pinnum="41" signal="RAM_H_Input" use="O"/><pin id="FB3_MC13_PIN43" pinnum="43" signal="RAM_L_Enable" use="O"/><pin id="FB3_MC14_PIN36" pinnum="36"/><pin id="FB3_MC15_PIN37" pinnum="37"/><pin id="FB3_MC16_PIN45" pinnum="45" signal="RAM_L_Output" use="O"/><pin id="FB3_MC17_PIN39" pinnum="39" signal="RAM_H_Enable" use="O"/><pin id="FB4_MC1_PIN46" pinnum="46" signal="CPU_Bus_ERR" use="O"/><pin id="FB4_MC2_PIN44" pinnum="44" signal="RAM_L_Input" use="O"/><pin id="FB4_MC3_PIN51" pinnum="51" signal="CPU_Reset" use="O"/><pin id="FB4_MC4_PIN52" pinnum="52"/><pin id="FB4_MC5_PIN47" pinnum="47" signal="CPU_Valid_Periph_Add" use="O"/><pin id="FB4_MC6_PIN54" pinnum="54" signal="ADDR0_SPECSIG" use="I"/><pin id="FB4_MC7_PIN55" pinnum="55"/><pin id="FB4_MC8_PIN48" pinnum="48"/><pin id="FB4_MC9_PIN50" pinnum="50"/><pin id="FB4_MC10_PIN57" pinnum="57"/><pin id="FB4_MC11_PIN53" pinnum="53" signal="CPU_Halt" use="O"/><pin id="FB4_MC12_PIN58" pinnum="58"/><pin id="FB4_MC13_PIN61" pinnum="61"/><pin id="FB4_MC14_PIN56" pinnum="56"/><pin id="FB4_MC15_PIN65" pinnum="65"/><pin id="FB4_MC16_PIN62" pinnum="62"/><pin id="FB4_MC17_PIN66" pinnum="66" signal="ADDR1_SPECSIG" use="I"/><fblock id="FB1" inputUse="30" pinUse="12"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN4" sigUse="1" signal="LED3_SPECSIG"><pterms pt1="FB1_1_1"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1" sigUse="1" signal="LED0_SPECSIG"><pterms pt1="FB1_2_1"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN6" sigUse="7" signal="ROM_H_Output"><pterms pt1="FB1_3_1"/></macrocell><macrocell id="FB1_MC4" pin="FB1_MC4_PIN7"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2" sigUse="7" signal="LED1_SPECSIG"><pterms pt1="FB1_5_1" pt2="FB1_5_2" pt3="FB1_5_3"/></macrocell><macrocell id="FB1_MC6" pin="FB1_MC6_PIN3" sigUse="9" signal="LED2_SPECSIG"><pterms pt1="FB1_6_1" pt2="FB1_6_2" pt3="FB1_6_3" pt4="FB1_6_4" pt5="FB1_6_5"/></macrocell><macrocell id="FB1_MC7" pin="FB1_MC7_PIN11"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN5" sigUse="7" signal="ROM_H_Enable"><pterms pt1="FB1_8_1"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN9" sigUse="15" signal="I_Count22_SPECSIG"><pterms pt1="FB1_9_1"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN13" sigUse="18" signal="I_Count24_SPECSIG"><pterms pt1="FB1_10_1" pt2="FB1_10_2"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN10" sigUse="18" signal="I_Count23_SPECSIG"><pterms pt1="FB1_11_1" pt2="FB1_11_2"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN18" sigUse="13" signal="I_Count112_SPECSIG"><pterms pt1="FB1_12_1" pt2="FB1_12_2"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN20" sigUse="20" signal="DUART_Reset"><pterms pt1="FB1_13_1" pt2="FB1_13_2"/></macrocell><macrocell id="FB1_MC14" pin="FB1_MC14_PIN12" sigUse="13" signal="CPU_Clock"><pterms pt1="FB1_14_1"/></macrocell><macrocell id="FB1_MC15" pin="FB1_MC15_PIN14" sigUse="9" signal="DUART_Read_Write"><pterms pt1="FB1_15_1" pt2="FB1_15_2" pt3="FB1_15_3" pt4="FB1_15_4"/></macrocell><macrocell id="FB1_MC16" pin="FB1_MC16_PIN23" sigUse="18" signal="I_Count21_SPECSIG"><pterms pt1="FB1_16_1" pt2="FB1_16_2" pt3="FB1_16_3" pt4="FB1_16_4"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN15" sigUse="18" signal="I_Count20_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3" pt4="FB1_17_4" pt5="FB1_17_5"/></macrocell><macrocell id="FB1_MC18" pin="FB1_MC18_PIN24" sigUse="7" signal="DUART_Enable"><pterms pt1="FB1_18_1" pt2="FB1_18_2"/></macrocell><fbinput id="FB1_I1" signal="ADDR0_SPECSIG"/><fbinput id="FB1_I2" signal="ADDR1_SPECSIG"/><fbinput id="FB1_I3" signal="ADDR2_SPECSIG"/><fbinput id="FB1_I4" signal="ADDR3_SPECSIG"/><fbinput id="FB1_I5" signal="CPLD_Button"/><fbinput id="FB1_I6" signal="CPU_H_Data_Ready"/><fbinput id="FB1_I7" signal="CPU_L_Data_Ready"/><fbinput id="FB1_I8" signal="DUART_Data_ACK"/><fbinput fbk="LFBK" id="FB1_I9" signal="DUART_Read_Write_OBUFLFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I10" signal="DUART_Reset_OBUFLFBK_SPECSIG"/><fbinput id="FB1_I11" signal="I_Count10_SPECSIG"/><fbinput id="FB1_I12" signal="I_Count110_SPECSIG"/><fbinput id="FB1_I13" signal="I_Count111_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I14" signal="I_Count112LFBK_SPECSIG"/><fbinput id="FB1_I15" signal="I_Count11_SPECSIG"/><fbinput id="FB1_I16" signal="I_Count12_SPECSIG"/><fbinput id="FB1_I17" signal="I_Count13_SPECSIG"/><fbinput id="FB1_I18" signal="I_Count14_SPECSIG"/><fbinput id="FB1_I19" signal="I_Count15_SPECSIG"/><fbinput id="FB1_I20" signal="I_Count16_SPECSIG"/><fbinput id="FB1_I21" signal="I_Count17_SPECSIG"/><fbinput id="FB1_I22" signal="I_Count18_SPECSIG"/><fbinput id="FB1_I23" signal="I_Count19_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I24" signal="I_Count20LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I25" signal="I_Count21LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I26" signal="I_Count22LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I27" signal="I_Count23LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB1_I28" signal="I_Count24LFBK_SPECSIG"/><fbinput id="FB1_I29" signal="CPU_Read_Write"/><fbinput id="FB1_I30" signal="CPU_Add_Valid"/><pterm id="FB1_1_1"><signal id="CPU_Add_Valid"/></pterm><pterm id="FB1_2_1"><signal id="CPU_Read_Write"/></pterm><pterm id="FB1_3_1"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG" negated="ON"/><signal id="ADDR0_SPECSIG" negated="ON"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/></pterm><pterm id="FB1_5_1"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/></pterm><pterm id="FB1_5_2"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/></pterm><pterm id="FB1_5_3"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG" negated="ON"/><signal id="ADDR0_SPECSIG" negated="ON"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/></pterm><pterm id="FB1_6_1"><signal id="ADDR3_SPECSIG"/><signal id="ADDR2_SPECSIG"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/></pterm><pterm id="FB1_6_2"><signal id="ADDR3_SPECSIG"/><signal id="ADDR2_SPECSIG"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/></pterm><pterm id="FB1_6_3"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="DUART_Data_ACK" negated="ON"/></pterm><pterm id="FB1_6_4"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="DUART_Data_ACK" negated="ON"/></pterm><pterm id="FB1_6_5"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG" negated="ON"/><signal id="ADDR0_SPECSIG" negated="ON"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/></pterm><pterm id="FB1_8_1"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG" negated="ON"/><signal id="ADDR0_SPECSIG" negated="ON"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/></pterm><pterm id="FB1_9_1"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG"/><signal id="I_Count21LFBK_SPECSIG"/></pterm><pterm id="FB1_10_1"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG"/><signal id="I_Count23LFBK_SPECSIG"/><signal id="I_Count21LFBK_SPECSIG"/><signal id="I_Count22LFBK_SPECSIG"/></pterm><pterm id="FB1_10_2"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG"/><signal id="I_Count23LFBK_SPECSIG"/><signal id="I_Count24LFBK_SPECSIG"/><signal id="I_Count21LFBK_SPECSIG" negated="ON"/><signal id="I_Count22LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11_1"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG"/><signal id="I_Count21LFBK_SPECSIG"/><signal id="I_Count22LFBK_SPECSIG"/></pterm><pterm id="FB1_11_2"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG"/><signal id="I_Count23LFBK_SPECSIG"/><signal id="I_Count24LFBK_SPECSIG"/><signal id="I_Count21LFBK_SPECSIG" negated="ON"/><signal id="I_Count22LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_12_1"><signal id="I_Count10_SPECSIG"/><signal id="I_Count110_SPECSIG"/><signal id="I_Count111_SPECSIG"/><signal id="I_Count11_SPECSIG"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG"/><signal id="I_Count16_SPECSIG"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG"/></pterm><pterm id="FB1_12_2"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/></pterm><pterm id="FB1_13_1"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="CPLD_Button"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG"/><signal id="I_Count23LFBK_SPECSIG"/><signal id="I_Count24LFBK_SPECSIG"/><signal id="I_Count21LFBK_SPECSIG" negated="ON"/><signal id="I_Count22LFBK_SPECSIG" negated="ON"/><signal id="DUART_Reset_OBUFLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_13_2"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="CPLD_Button" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG"/><signal id="I_Count23LFBK_SPECSIG"/><signal id="I_Count24LFBK_SPECSIG"/><signal id="I_Count21LFBK_SPECSIG" negated="ON"/><signal id="I_Count22LFBK_SPECSIG" negated="ON"/><signal id="DUART_Reset_OBUFLFBK_SPECSIG"/></pterm><pterm id="FB1_14_1"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/></pterm><pterm id="FB1_15_1"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/><signal id="DUART_Read_Write_OBUFLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_2"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write" negated="ON"/><signal id="DUART_Read_Write_OBUFLFBK_SPECSIG"/></pterm><pterm id="FB1_15_3"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/><signal id="DUART_Read_Write_OBUFLFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_15_4"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write" negated="ON"/><signal id="DUART_Read_Write_OBUFLFBK_SPECSIG"/></pterm><pterm id="FB1_16_1"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG"/><signal id="I_Count23LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_2"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG"/><signal id="I_Count24LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_3"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG"/><signal id="I_Count21LFBK_SPECSIG"/></pterm><pterm id="FB1_16_4"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG"/><signal id="I_Count22LFBK_SPECSIG"/></pterm><pterm id="FB1_17_1"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count20LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_2"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count23LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_3"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count24LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB1_17_4"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count21LFBK_SPECSIG"/></pterm><pterm id="FB1_17_5"><signal id="I_Count10_SPECSIG" negated="ON"/><signal id="I_Count110_SPECSIG" negated="ON"/><signal id="I_Count111_SPECSIG" negated="ON"/><signal id="I_Count11_SPECSIG" negated="ON"/><signal id="I_Count12_SPECSIG"/><signal id="I_Count13_SPECSIG" negated="ON"/><signal id="I_Count14_SPECSIG"/><signal id="I_Count15_SPECSIG" negated="ON"/><signal id="I_Count16_SPECSIG" negated="ON"/><signal id="I_Count17_SPECSIG"/><signal id="I_Count18_SPECSIG"/><signal id="I_Count19_SPECSIG" negated="ON"/><signal id="I_Count112LFBK_SPECSIG"/><signal id="I_Count22LFBK_SPECSIG"/></pterm><pterm id="FB1_18_1"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/></pterm><pterm id="FB1_18_2"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/></pterm><equation id="LED3_SPECSIG" userloc="P04"><d2><eq_pterm ptindx="FB1_1_1"/></d2></equation><equation id="LED0_SPECSIG" userloc="P01"><d2><eq_pterm ptindx="FB1_2_1"/></d2></equation><equation id="ROM_H_Output" negated="ON" regUse="D" userloc="P06"><d2><eq_pterm ptindx="FB1_3_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="LED1_SPECSIG" negated="ON" regUse="D" userloc="P02"><d2><eq_pterm ptindx="FB1_5_1"/><eq_pterm ptindx="FB1_5_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="LED2_SPECSIG" negated="ON" regUse="D" userloc="P03"><d2><eq_pterm ptindx="FB1_6_1"/><eq_pterm ptindx="FB1_6_2"/><eq_pterm ptindx="FB1_6_3"/><eq_pterm ptindx="FB1_6_4"/><eq_pterm ptindx="FB1_6_5"/><eq_pterm import="1" ptindx="FB1_5_3"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="ROM_H_Enable" negated="ON" regUse="D" userloc="P05"><d2><eq_pterm ptindx="FB1_8_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count22_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_9_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count24_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_10_1"/><eq_pterm ptindx="FB1_10_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count23_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_11_1"/><eq_pterm ptindx="FB1_11_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count112_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_12_1"/><eq_pterm ptindx="FB1_12_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="DUART_Reset" regUse="T" userloc="P20"><d2><eq_pterm ptindx="FB1_13_1"/><eq_pterm ptindx="FB1_13_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="VCC"/></equation><equation id="CPU_Clock" regUse="T" userloc="P12"><d2><eq_pterm ptindx="FB1_14_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="DUART_Read_Write" regUse="T" userloc="P14"><d2><eq_pterm ptindx="FB1_15_1"/><eq_pterm ptindx="FB1_15_2"/><eq_pterm ptindx="FB1_15_3"/><eq_pterm ptindx="FB1_15_4"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count21_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_16_1"/><eq_pterm ptindx="FB1_16_2"/><eq_pterm ptindx="FB1_16_3"/><eq_pterm ptindx="FB1_16_4"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count20_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/><eq_pterm ptindx="FB1_17_3"/><eq_pterm ptindx="FB1_17_4"/><eq_pterm ptindx="FB1_17_5"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="VCC"/></equation><equation id="DUART_Enable" negated="ON" regUse="D" userloc="P24"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="22" pinUse="9"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN63"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN69"/><macrocell id="FB2_MC3" pin="FB2_MC3_PIN67"/><macrocell id="FB2_MC4" pin="FB2_MC4_PIN68" sigUse="9" signal="I_Count19_SPECSIG"><pterms pt1="FB2_4_1"/></macrocell><macrocell id="FB2_MC5" pin="FB2_MC5_PIN70" sigUse="6" signal="I_Count16_SPECSIG"><pterms pt1="FB2_5_1"/></macrocell><macrocell id="FB2_MC6" pin="FB2_MC6_PIN71" sigUse="5" signal="I_Count15_SPECSIG"><pterms pt1="FB2_6_1"/></macrocell><macrocell id="FB2_MC7" pin="FB2_MC7_PIN76" sigUse="3" signal="I_Count13_SPECSIG"><pterms pt1="FB2_7_1"/></macrocell><macrocell id="FB2_MC8" pin="FB2_MC8_PIN72" sigUse="0" signal="CPU_Bus_REQ"/><macrocell id="FB2_MC9" pin="FB2_MC9_PIN74" sigUse="1" signal="I_Count11_SPECSIG"><pterms pt1="FB2_9_1"/></macrocell><macrocell id="FB2_MC10" pin="FB2_MC10_PIN75" sigUse="0" signal="CPU_Bus_Grant_ACK"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN77" sigUse="11" signal="I_Count111_SPECSIG"><pterms pt1="FB2_11_1"/></macrocell><macrocell id="FB2_MC12" pin="FB2_MC12_PIN79" sigUse="10" signal="I_Count110_SPECSIG"><pterms pt1="FB2_12_1" pt2="FB2_12_2"/></macrocell><macrocell id="FB2_MC13" pin="FB2_MC13_PIN80" sigUse="9" signal="CPU_Data_ACK"><pterms pt1="FB2_13_1" pt2="FB2_13_2" pt3="FB2_13_3" pt4="FB2_13_4" pt5="FB2_13_5"/></macrocell><macrocell id="FB2_MC14" pin="FB2_MC14_PIN81" sigUse="0" signal="I_Count10_SPECSIG"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN83" sigUse="13" signal="I_Count18_SPECSIG"><pterms pt1="FB2_15_1" pt2="FB2_15_2"/></macrocell><macrocell id="FB2_MC16" pin="FB2_MC16_PIN82" sigUse="13" signal="I_Count17_SPECSIG"><pterms pt1="FB2_16_1" pt2="FB2_16_2"/></macrocell><macrocell id="FB2_MC17" pin="FB2_MC17_PIN84" sigUse="13" signal="I_Count14_SPECSIG"><pterms pt1="FB2_17_1" pt2="FB2_17_2"/></macrocell><macrocell id="FB2_MC18" sigUse="13" signal="I_Count12_SPECSIG"><pterms pt1="FB2_18_1" pt2="FB2_18_2"/></macrocell><fbinput id="FB2_I1" signal="ADDR0_SPECSIG"/><fbinput id="FB2_I2" signal="ADDR1_SPECSIG"/><fbinput id="FB2_I3" signal="ADDR2_SPECSIG"/><fbinput id="FB2_I4" signal="ADDR3_SPECSIG"/><fbinput id="FB2_I5" signal="CPU_H_Data_Ready"/><fbinput id="FB2_I6" signal="CPU_L_Data_Ready"/><fbinput id="FB2_I7" signal="DUART_Data_ACK"/><fbinput fbk="LFBK" id="FB2_I8" signal="I_Count10LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I9" signal="I_Count110LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I10" signal="I_Count111LFBK_SPECSIG"/><fbinput id="FB2_I11" signal="I_Count112_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I12" signal="I_Count11LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I13" signal="I_Count12LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I14" signal="I_Count13LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I15" signal="I_Count14LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I16" signal="I_Count15LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I17" signal="I_Count16LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I18" signal="I_Count17LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I19" signal="I_Count18LFBK_SPECSIG"/><fbinput fbk="LFBK" id="FB2_I20" signal="I_Count19LFBK_SPECSIG"/><fbinput id="FB2_I21" signal="CPU_Read_Write"/><fbinput id="FB2_I22" signal="CPU_Add_Valid"/><pterm id="FB2_4_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/><signal id="I_Count16LFBK_SPECSIG"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/></pterm><pterm id="FB2_5_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/></pterm><pterm id="FB2_6_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/></pterm><pterm id="FB2_7_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/></pterm><pterm id="FB2_9_1"><signal id="I_Count10LFBK_SPECSIG"/></pterm><pterm id="FB2_11_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/><signal id="I_Count16LFBK_SPECSIG"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/><signal id="I_Count19LFBK_SPECSIG"/><signal id="I_Count110LFBK_SPECSIG"/></pterm><pterm id="FB2_12_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/><signal id="I_Count16LFBK_SPECSIG"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/><signal id="I_Count19LFBK_SPECSIG"/></pterm><pterm id="FB2_12_2"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG" negated="ON"/><signal id="ADDR0_SPECSIG" negated="ON"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/></pterm><pterm id="FB2_13_1"><signal id="ADDR3_SPECSIG"/><signal id="ADDR2_SPECSIG"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/></pterm><pterm id="FB2_13_2"><signal id="ADDR3_SPECSIG"/><signal id="ADDR2_SPECSIG"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/></pterm><pterm id="FB2_13_3"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="DUART_Data_ACK" negated="ON"/></pterm><pterm id="FB2_13_4"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="DUART_Data_ACK" negated="ON"/></pterm><pterm id="FB2_13_5"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG" negated="ON"/><signal id="ADDR0_SPECSIG" negated="ON"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/></pterm><pterm id="FB2_15_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/><signal id="I_Count16LFBK_SPECSIG"/><signal id="I_Count17LFBK_SPECSIG"/></pterm><pterm id="FB2_15_2"><signal id="I_Count112_SPECSIG"/><signal id="I_Count10LFBK_SPECSIG" negated="ON"/><signal id="I_Count11LFBK_SPECSIG" negated="ON"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG" negated="ON"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG" negated="ON"/><signal id="I_Count16LFBK_SPECSIG" negated="ON"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/><signal id="I_Count19LFBK_SPECSIG" negated="ON"/><signal id="I_Count110LFBK_SPECSIG" negated="ON"/><signal id="I_Count111LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_16_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG"/><signal id="I_Count16LFBK_SPECSIG"/></pterm><pterm id="FB2_16_2"><signal id="I_Count112_SPECSIG"/><signal id="I_Count10LFBK_SPECSIG" negated="ON"/><signal id="I_Count11LFBK_SPECSIG" negated="ON"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG" negated="ON"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG" negated="ON"/><signal id="I_Count16LFBK_SPECSIG" negated="ON"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/><signal id="I_Count19LFBK_SPECSIG" negated="ON"/><signal id="I_Count110LFBK_SPECSIG" negated="ON"/><signal id="I_Count111LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_17_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG"/></pterm><pterm id="FB2_17_2"><signal id="I_Count112_SPECSIG"/><signal id="I_Count10LFBK_SPECSIG" negated="ON"/><signal id="I_Count11LFBK_SPECSIG" negated="ON"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG" negated="ON"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG" negated="ON"/><signal id="I_Count16LFBK_SPECSIG" negated="ON"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/><signal id="I_Count19LFBK_SPECSIG" negated="ON"/><signal id="I_Count110LFBK_SPECSIG" negated="ON"/><signal id="I_Count111LFBK_SPECSIG" negated="ON"/></pterm><pterm id="FB2_18_1"><signal id="I_Count10LFBK_SPECSIG"/><signal id="I_Count11LFBK_SPECSIG"/></pterm><pterm id="FB2_18_2"><signal id="I_Count112_SPECSIG"/><signal id="I_Count10LFBK_SPECSIG" negated="ON"/><signal id="I_Count11LFBK_SPECSIG" negated="ON"/><signal id="I_Count12LFBK_SPECSIG"/><signal id="I_Count13LFBK_SPECSIG" negated="ON"/><signal id="I_Count14LFBK_SPECSIG"/><signal id="I_Count15LFBK_SPECSIG" negated="ON"/><signal id="I_Count16LFBK_SPECSIG" negated="ON"/><signal id="I_Count17LFBK_SPECSIG"/><signal id="I_Count18LFBK_SPECSIG"/><signal id="I_Count19LFBK_SPECSIG" negated="ON"/><signal id="I_Count110LFBK_SPECSIG" negated="ON"/><signal id="I_Count111LFBK_SPECSIG" negated="ON"/></pterm><equation id="I_Count19_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_4_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count16_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_5_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count15_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_6_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count13_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_7_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="CPU_Bus_REQ" userloc="P72"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="I_Count11_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_9_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="CPU_Bus_Grant_ACK" userloc="P75"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="I_Count111_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_11_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count110_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_12_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="CPU_Data_ACK" negated="ON" regUse="D" userloc="P80"><d2><eq_pterm ptindx="FB2_13_1"/><eq_pterm ptindx="FB2_13_2"/><eq_pterm ptindx="FB2_13_3"/><eq_pterm ptindx="FB2_13_4"/><eq_pterm ptindx="FB2_13_5"/><eq_pterm import="1" ptindx="FB2_12_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count10_SPECSIG" regUse="T"><d2><eq_pterm ptindx="VCC"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="VCC"/></equation><equation id="I_Count18_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_15_1"/><eq_pterm ptindx="FB2_15_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count17_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_16_1"/><eq_pterm ptindx="FB2_16_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count14_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_17_1"/><eq_pterm ptindx="FB2_17_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="I_Count12_SPECSIG" regUse="T"><d2><eq_pterm ptindx="FB2_18_1"/><eq_pterm ptindx="FB2_18_2"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB3" inputUse="8" pinUse="7"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN25"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN17"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN31"/><macrocell id="FB3_MC4" pin="FB3_MC4_PIN32"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN19"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN34"/><macrocell id="FB3_MC7" pin="FB3_MC7_PIN35" sigUse="7" signal="ROM_L_Output"><pterms pt1="FB3_7_1"/></macrocell><macrocell id="FB3_MC8" pin="FB3_MC8_PIN21"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN26"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN40" sigUse="7" signal="RAM_H_Output"><pterms pt1="FB3_10_1"/></macrocell><macrocell id="FB3_MC11" pin="FB3_MC11_PIN33" sigUse="7" signal="ROM_L_Enable"><pterms pt1="FB3_11_1"/></macrocell><macrocell id="FB3_MC12" pin="FB3_MC12_PIN41" sigUse="7" signal="RAM_H_Input"><pterms pt1="FB3_12_1"/></macrocell><macrocell id="FB3_MC13" pin="FB3_MC13_PIN43" sigUse="6" signal="RAM_L_Enable"><pterms pt1="FB3_13_1"/></macrocell><macrocell id="FB3_MC14" pin="FB3_MC14_PIN36"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN37"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN45" sigUse="7" signal="RAM_L_Output"><pterms pt1="FB3_16_1"/></macrocell><macrocell id="FB3_MC17" pin="FB3_MC17_PIN39" sigUse="6" signal="RAM_H_Enable"><pterms pt1="FB3_17_1"/></macrocell><macrocell id="FB3_MC18"/><fbinput id="FB3_I1" signal="ADDR0_SPECSIG"/><fbinput id="FB3_I2" signal="ADDR1_SPECSIG"/><fbinput id="FB3_I3" signal="ADDR2_SPECSIG"/><fbinput id="FB3_I4" signal="ADDR3_SPECSIG"/><fbinput id="FB3_I5" signal="CPU_H_Data_Ready"/><fbinput id="FB3_I6" signal="CPU_L_Data_Ready"/><fbinput id="FB3_I7" signal="CPU_Read_Write"/><fbinput id="FB3_I8" signal="CPU_Add_Valid"/><pterm id="FB3_7_1"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG" negated="ON"/><signal id="ADDR0_SPECSIG" negated="ON"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/></pterm><pterm id="FB3_10_1"><signal id="ADDR3_SPECSIG"/><signal id="ADDR2_SPECSIG"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/></pterm><pterm id="FB3_11_1"><signal id="ADDR3_SPECSIG" negated="ON"/><signal id="ADDR2_SPECSIG" negated="ON"/><signal id="ADDR1_SPECSIG" negated="ON"/><signal id="ADDR0_SPECSIG" negated="ON"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/></pterm><pterm id="FB3_12_1"><signal id="ADDR3_SPECSIG"/><signal id="ADDR2_SPECSIG"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write" negated="ON"/></pterm><pterm id="FB3_13_1"><signal id="ADDR3_SPECSIG"/><signal id="ADDR2_SPECSIG"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/></pterm><pterm id="FB3_16_1"><signal id="ADDR3_SPECSIG"/><signal id="ADDR2_SPECSIG"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write"/></pterm><pterm id="FB3_17_1"><signal id="ADDR3_SPECSIG"/><signal id="ADDR2_SPECSIG"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_H_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/></pterm><equation id="ROM_L_Output" negated="ON" regUse="D" userloc="P35"><d2><eq_pterm ptindx="FB3_7_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="RAM_H_Output" negated="ON" regUse="D" userloc="P40"><d2><eq_pterm ptindx="FB3_10_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="ROM_L_Enable" negated="ON" regUse="D" userloc="P33"><d2><eq_pterm ptindx="FB3_11_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="RAM_H_Input" negated="ON" regUse="D" userloc="P41"><d2><eq_pterm ptindx="FB3_12_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="RAM_L_Enable" negated="ON" regUse="D" userloc="P43"><d2><eq_pterm ptindx="FB3_13_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="RAM_L_Output" negated="ON" regUse="D" userloc="P45"><d2><eq_pterm ptindx="FB3_16_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="RAM_H_Enable" negated="ON" regUse="D" userloc="P39"><d2><eq_pterm ptindx="FB3_17_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation></fblock><fblock id="FB4" inputUse="8" pinUse="7"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN46" sigUse="0" signal="CPU_Bus_ERR"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN44" sigUse="7" signal="RAM_L_Input"><pterms pt1="FB4_2_1"/></macrocell><macrocell id="FB4_MC3" pin="FB4_MC3_PIN51" sigUse="1" signal="CPU_Reset"><pterms pt1="FB4_3_1"/></macrocell><macrocell id="FB4_MC4" pin="FB4_MC4_PIN52"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN47" sigUse="0" signal="CPU_Valid_Periph_Add"/><macrocell id="FB4_MC6" pin="FB4_MC6_PIN54"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN55"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN48"/><macrocell id="FB4_MC9" pin="FB4_MC9_PIN50"/><macrocell id="FB4_MC10" pin="FB4_MC10_PIN57"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN53" sigUse="1" signal="CPU_Halt"><pterms pt1="FB4_11_1"/></macrocell><macrocell id="FB4_MC12" pin="FB4_MC12_PIN58"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN61"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN56"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN65"/><macrocell id="FB4_MC16" pin="FB4_MC16_PIN62"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN66"/><macrocell id="FB4_MC18"/><fbinput id="FB4_I1" signal="ADDR0_SPECSIG"/><fbinput id="FB4_I2" signal="ADDR1_SPECSIG"/><fbinput id="FB4_I3" signal="ADDR2_SPECSIG"/><fbinput id="FB4_I4" signal="ADDR3_SPECSIG"/><fbinput id="FB4_I5" signal="CPU_L_Data_Ready"/><fbinput fbk="PIN" id="FB4_I6" signal="DUART_ResetPIN_SPECSIG"/><fbinput id="FB4_I7" signal="CPU_Read_Write"/><fbinput id="FB4_I8" signal="CPU_Add_Valid"/><pterm id="FB4_2_1"><signal id="ADDR3_SPECSIG"/><signal id="ADDR2_SPECSIG"/><signal id="ADDR1_SPECSIG"/><signal id="ADDR0_SPECSIG"/><signal id="CPU_L_Data_Ready" negated="ON"/><signal id="CPU_Add_Valid" negated="ON"/><signal id="CPU_Read_Write" negated="ON"/></pterm><pterm id="FB4_3_1"><signal id="DUART_ResetPIN_SPECSIG" negated="ON"/></pterm><pterm id="FB4_11_1"><signal id="DUART_ResetPIN_SPECSIG" negated="ON"/></pterm><equation id="CPU_Bus_ERR" userloc="P46"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="RAM_L_Input" negated="ON" regUse="D" userloc="P44"><d2><eq_pterm ptindx="FB4_2_1"/></d2><clk><fastsig signal="CPLD_CLK"/></clk><prld ptindx="GND"/></equation><equation id="CPU_Reset" userloc="P51"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB4_3_1"/></oe></equation><equation id="CPU_Valid_Periph_Add" userloc="P47"><d2><eq_pterm ptindx="VCC"/></d2></equation><equation id="CPU_Halt" userloc="P53"><d2><eq_pterm ptindx="GND"/></d2><oe><eq_pterm ptindx="FB4_11_1"/></oe></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'Main_Code.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'CPLD_CLK' based upon the LOC   constraint 'P9'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:936 - The output buffer 'ROM_L_Input_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:936 - The output buffer 'ROM_H_Input_OBUF' is missing an input and   will be deleted.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_Bus_Grant'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_Enable'.  The input(s) are   unused after optimization. Please verify functionality via simulation.</warning><warning>Cpld:1007 - Removing unused input(s) 'CPU_Valid_Memory_Add'.  The   input(s) are unused after optimization. Please verify functionality via   simulation.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="36" keepio="OFF" loc="ON" localfbk="ON" mlopt="ON" optimize="SPEED" part="xc9572-7-PC84" pinfbk="ON" power="STD" prld="LOW" pterms="25" slew="FAST" uim="ON" unused="OFF" wysiwyg="OFF"/><specSig signal="ADDR3_SPECSIG" value="ADDR&lt;3&gt;"/><specSig signal="ADDR2_SPECSIG" value="ADDR&lt;2&gt;"/><specSig signal="ADDR1_SPECSIG" value="ADDR&lt;1&gt;"/><specSig signal="ADDR0_SPECSIG" value="ADDR&lt;0&gt;"/><specSig signal="DUART_ResetPIN_SPECSIG" value="DUART_Reset.PIN"/><specSig signal="LED3_SPECSIG" value="LED&lt;3&gt;"/><specSig signal="LED0_SPECSIG" value="LED&lt;0&gt;"/><specSig signal="LED1_SPECSIG" value="LED&lt;1&gt;"/><specSig signal="LED2_SPECSIG" value="LED&lt;2&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="I_Count24_SPECSIG" value="I_Count2&lt;4&gt;"/><specSig signal="I_Count23_SPECSIG" value="I_Count2&lt;3&gt;"/><specSig signal="IO_SPECSIG" value="I/O"/><specSig signal="I_Count21_SPECSIG" value="I_Count2&lt;1&gt;"/><specSig signal="I_Count20_SPECSIG" value="I_Count2&lt;0&gt;"/><specSig signal="I_Count15_SPECSIG" value="I_Count1&lt;5&gt;"/><specSig signal="I_Count13_SPECSIG" value="I_Count1&lt;3&gt;"/><specSig signal="I_Count11_SPECSIG" value="I_Count1&lt;1&gt;"/><specSig signal="I_Count111_SPECSIG" value="I_Count1&lt;11&gt;"/><specSig signal="I_Count110_SPECSIG" value="I_Count1&lt;10&gt;"/><specSig signal="I_Count22_SPECSIG" value="I_Count2&lt;2&gt;"/><specSig signal="I_Count112_SPECSIG" value="I_Count1&lt;12&gt;"/><specSig signal="DUART_Read_Write_OBUFLFBK_SPECSIG" value="DUART_Read_Write_OBUF.LFBK"/><specSig signal="DUART_Reset_OBUFLFBK_SPECSIG" value="DUART_Reset_OBUF.LFBK"/><specSig signal="I_Count10_SPECSIG" value="I_Count1&lt;0&gt;"/><specSig signal="I_Count112LFBK_SPECSIG" value="I_Count1&lt;12&gt;.LFBK"/><specSig signal="I_Count12_SPECSIG" value="I_Count1&lt;2&gt;"/><specSig signal="I_Count14_SPECSIG" value="I_Count1&lt;4&gt;"/><specSig signal="I_Count16_SPECSIG" value="I_Count1&lt;6&gt;"/><specSig signal="I_Count17_SPECSIG" value="I_Count1&lt;7&gt;"/><specSig signal="I_Count18_SPECSIG" value="I_Count1&lt;8&gt;"/><specSig signal="I_Count19_SPECSIG" value="I_Count1&lt;9&gt;"/><specSig signal="I_Count20LFBK_SPECSIG" value="I_Count2&lt;0&gt;.LFBK"/><specSig signal="I_Count21LFBK_SPECSIG" value="I_Count2&lt;1&gt;.LFBK"/><specSig signal="I_Count22LFBK_SPECSIG" value="I_Count2&lt;2&gt;.LFBK"/><specSig signal="I_Count23LFBK_SPECSIG" value="I_Count2&lt;3&gt;.LFBK"/><specSig signal="I_Count24LFBK_SPECSIG" value="I_Count2&lt;4&gt;.LFBK"/><specSig signal="I_Count10LFBK_SPECSIG" value="I_Count1&lt;0&gt;.LFBK"/><specSig signal="I_Count110LFBK_SPECSIG" value="I_Count1&lt;10&gt;.LFBK"/><specSig signal="I_Count111LFBK_SPECSIG" value="I_Count1&lt;11&gt;.LFBK"/><specSig signal="I_Count11LFBK_SPECSIG" value="I_Count1&lt;1&gt;.LFBK"/><specSig signal="I_Count12LFBK_SPECSIG" value="I_Count1&lt;2&gt;.LFBK"/><specSig signal="I_Count13LFBK_SPECSIG" value="I_Count1&lt;3&gt;.LFBK"/><specSig signal="I_Count14LFBK_SPECSIG" value="I_Count1&lt;4&gt;.LFBK"/><specSig signal="I_Count15LFBK_SPECSIG" value="I_Count1&lt;5&gt;.LFBK"/><specSig signal="I_Count16LFBK_SPECSIG" value="I_Count1&lt;6&gt;.LFBK"/><specSig signal="I_Count17LFBK_SPECSIG" value="I_Count1&lt;7&gt;.LFBK"/><specSig signal="I_Count18LFBK_SPECSIG" value="I_Count1&lt;8&gt;.LFBK"/><specSig signal="I_Count19LFBK_SPECSIG" value="I_Count1&lt;9&gt;.LFBK"/></document>
