<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › char › agp › amd-k7-agp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>amd-k7-agp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * AMD K7 AGPGART routines.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/agp_backend.h&gt;</span>
<span class="cp">#include &lt;linux/page-flags.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &quot;agp.h&quot;</span>

<span class="cp">#define AMD_MMBASE	0x14</span>
<span class="cp">#define AMD_APSIZE	0xac</span>
<span class="cp">#define AMD_MODECNTL	0xb0</span>
<span class="cp">#define AMD_MODECNTL2	0xb2</span>
<span class="cp">#define AMD_GARTENABLE	0x02	</span><span class="cm">/* In mmio region (16-bit register) */</span><span class="cp"></span>
<span class="cp">#define AMD_ATTBASE	0x04	</span><span class="cm">/* In mmio region (32-bit register) */</span><span class="cp"></span>
<span class="cp">#define AMD_TLBFLUSH	0x0c	</span><span class="cm">/* In mmio region (32-bit register) */</span><span class="cp"></span>
<span class="cp">#define AMD_CACHEENTRY	0x10	</span><span class="cm">/* In mmio region (32-bit register) */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">agp_amdk7_pci_table</span><span class="p">[];</span>

<span class="k">struct</span> <span class="n">amd_page_map</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">real</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">remapped</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">_amd_irongate_private</span> <span class="p">{</span>
	<span class="k">volatile</span> <span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">registers</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">amd_page_map</span> <span class="o">**</span><span class="n">gatt_pages</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_tables</span><span class="p">;</span>
<span class="p">}</span> <span class="n">amd_irongate_private</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_create_page_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd_page_map</span> <span class="o">*</span><span class="n">page_map</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">page_map</span><span class="o">-&gt;</span><span class="n">real</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span> <span class="n">__get_free_page</span><span class="p">(</span><span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">page_map</span><span class="o">-&gt;</span><span class="n">real</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">set_memory_uc</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">page_map</span><span class="o">-&gt;</span><span class="n">real</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">page_map</span><span class="o">-&gt;</span><span class="n">remapped</span> <span class="o">=</span> <span class="n">page_map</span><span class="o">-&gt;</span><span class="n">real</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">PAGE_SIZE</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">scratch_page</span><span class="p">,</span> <span class="n">page_map</span><span class="o">-&gt;</span><span class="n">remapped</span><span class="o">+</span><span class="n">i</span><span class="p">);</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">page_map</span><span class="o">-&gt;</span><span class="n">remapped</span><span class="o">+</span><span class="n">i</span><span class="p">);</span>	<span class="cm">/* PCI Posting. */</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd_free_page_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd_page_map</span> <span class="o">*</span><span class="n">page_map</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">set_memory_wb</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">page_map</span><span class="o">-&gt;</span><span class="n">real</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">free_page</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">page_map</span><span class="o">-&gt;</span><span class="n">real</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd_free_gatt_pages</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">amd_page_map</span> <span class="o">**</span><span class="n">tables</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">amd_page_map</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>

	<span class="n">tables</span> <span class="o">=</span> <span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">gatt_pages</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">num_tables</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">entry</span> <span class="o">=</span> <span class="n">tables</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">entry</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">real</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
				<span class="n">amd_free_page_map</span><span class="p">(</span><span class="n">entry</span><span class="p">);</span>
			<span class="n">kfree</span><span class="p">(</span><span class="n">entry</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">tables</span><span class="p">);</span>
	<span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">gatt_pages</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_create_gatt_pages</span><span class="p">(</span><span class="kt">int</span> <span class="n">nr_tables</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">amd_page_map</span> <span class="o">**</span><span class="n">tables</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">amd_page_map</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">tables</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">((</span><span class="n">nr_tables</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd_page_map</span> <span class="o">*</span><span class="p">),</span><span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tables</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">nr_tables</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">entry</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">amd_page_map</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="n">tables</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">entry</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">entry</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="n">amd_create_page_map</span><span class="p">(</span><span class="n">entry</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">num_tables</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">gatt_pages</span> <span class="o">=</span> <span class="n">tables</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">amd_free_gatt_pages</span><span class="p">();</span>

	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Since we don&#39;t need contiguous memory we just try</span>
<span class="cm"> * to get the gatt table once</span>
<span class="cm"> */</span>

<span class="cp">#define GET_PAGE_DIR_OFF(addr) (addr &gt;&gt; 22)</span>
<span class="cp">#define GET_PAGE_DIR_IDX(addr) (GET_PAGE_DIR_OFF(addr) - \</span>
<span class="cp">	GET_PAGE_DIR_OFF(agp_bridge-&gt;gart_bus_addr))</span>
<span class="cp">#define GET_GATT_OFF(addr) ((addr &amp; 0x003ff000) &gt;&gt; 12)</span>
<span class="cp">#define GET_GATT(addr) (amd_irongate_private.gatt_pages[\</span>
<span class="cp">	GET_PAGE_DIR_IDX(addr)]-&gt;remapped)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_create_gatt_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">agp_bridge_data</span> <span class="o">*</span><span class="n">bridge</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aper_size_info_lvl2</span> <span class="o">*</span><span class="n">value</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">amd_page_map</span> <span class="n">page_dir</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cur_gatt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">A_SIZE_LVL2</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">);</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">amd_create_page_map</span><span class="p">(</span><span class="o">&amp;</span><span class="n">page_dir</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">amd_create_gatt_pages</span><span class="p">(</span><span class="n">value</span><span class="o">-&gt;</span><span class="n">num_entries</span> <span class="o">/</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">amd_free_page_map</span><span class="p">(</span><span class="o">&amp;</span><span class="n">page_dir</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_table_real</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">page_dir</span><span class="p">.</span><span class="n">real</span><span class="p">;</span>
	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_table</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">page_dir</span><span class="p">.</span><span class="n">remapped</span><span class="p">;</span>
	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span> <span class="o">=</span> <span class="n">virt_to_phys</span><span class="p">(</span><span class="n">page_dir</span><span class="p">.</span><span class="n">real</span><span class="p">);</span>

	<span class="cm">/* Get the address for the gart region.</span>
<span class="cm">	 * This is a bus address even on the alpha, b/c its</span>
<span class="cm">	 * used to program the agp master not the cpu</span>
<span class="cm">	 */</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AGP_APBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>
	<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>

	<span class="cm">/* Calculate the agp offset */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">value</span><span class="o">-&gt;</span><span class="n">num_entries</span> <span class="o">/</span> <span class="mi">1024</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">addr</span> <span class="o">+=</span> <span class="mh">0x00400000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">virt_to_phys</span><span class="p">(</span><span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">gatt_pages</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">real</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">,</span>
			<span class="n">page_dir</span><span class="p">.</span><span class="n">remapped</span><span class="o">+</span><span class="n">GET_PAGE_DIR_OFF</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">page_dir</span><span class="p">.</span><span class="n">remapped</span><span class="o">+</span><span class="n">GET_PAGE_DIR_OFF</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>	<span class="cm">/* PCI Posting. */</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">value</span><span class="o">-&gt;</span><span class="n">num_entries</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="n">PAGE_SIZE</span><span class="p">)</span> <span class="o">+</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span><span class="p">;</span>
		<span class="n">cur_gatt</span> <span class="o">=</span> <span class="n">GET_GATT</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">scratch_page</span><span class="p">,</span> <span class="n">cur_gatt</span><span class="o">+</span><span class="n">GET_GATT_OFF</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">cur_gatt</span><span class="o">+</span><span class="n">GET_GATT_OFF</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>	<span class="cm">/* PCI Posting. */</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_free_gatt_table</span><span class="p">(</span><span class="k">struct</span> <span class="n">agp_bridge_data</span> <span class="o">*</span><span class="n">bridge</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">amd_page_map</span> <span class="n">page_dir</span><span class="p">;</span>

	<span class="n">page_dir</span><span class="p">.</span><span class="n">real</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_table_real</span><span class="p">;</span>
	<span class="n">page_dir</span><span class="p">.</span><span class="n">remapped</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_table</span><span class="p">;</span>

	<span class="n">amd_free_gatt_pages</span><span class="p">();</span>
	<span class="n">amd_free_page_map</span><span class="p">(</span><span class="o">&amp;</span><span class="n">page_dir</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_irongate_fetch_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">aper_size_info_lvl2</span> <span class="o">*</span><span class="n">values</span><span class="p">;</span>

	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_APSIZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x0000000e</span><span class="p">);</span>
	<span class="n">values</span> <span class="o">=</span> <span class="n">A_SIZE_LVL2</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">aperture_sizes</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">num_aperture_sizes</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">temp</span> <span class="o">==</span> <span class="n">values</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size_value</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">previous_size</span> <span class="o">=</span>
			    <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="p">(</span><span class="n">values</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>

			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">aperture_size_idx</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
			<span class="k">return</span> <span class="n">values</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">size</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_irongate_configure</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aper_size_info_lvl2</span> <span class="o">*</span><span class="n">current_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">enable_reg</span><span class="p">;</span>

	<span class="n">current_size</span> <span class="o">=</span> <span class="n">A_SIZE_LVL2</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Get the memory mapped registers */</span>
		<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_MMBASE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="n">PCI_BASE_ADDRESS_MEM_MASK</span><span class="p">);</span>
		<span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span> <span class="o">=</span> <span class="p">(</span><span class="k">volatile</span> <span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">temp</span><span class="p">,</span> <span class="mi">4096</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Write out the address of the gatt table */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gatt_bus_addr</span><span class="p">,</span> <span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_ATTBASE</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_ATTBASE</span><span class="p">);</span>	<span class="cm">/* PCI Posting. */</span>

	<span class="cm">/* Write the Sync register */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_MODECNTL</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">);</span>

	<span class="cm">/* Set indexing mode */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_MODECNTL2</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>

	<span class="cm">/* Write the enable register */</span>
	<span class="n">enable_reg</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_GARTENABLE</span><span class="p">);</span>
	<span class="n">enable_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">enable_reg</span> <span class="o">|</span> <span class="mh">0x0004</span><span class="p">);</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">enable_reg</span><span class="p">,</span> <span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_GARTENABLE</span><span class="p">);</span>
	<span class="n">readw</span><span class="p">(</span><span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_GARTENABLE</span><span class="p">);</span>	<span class="cm">/* PCI Posting. */</span>

	<span class="cm">/* Write out the size register */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_APSIZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="p">(((</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x0000000e</span><span class="p">))</span> <span class="o">|</span> <span class="n">current_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_APSIZE</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>

	<span class="cm">/* Flush the tlb */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_TLBFLUSH</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_TLBFLUSH</span><span class="p">);</span>	<span class="cm">/* PCI Posting.*/</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd_irongate_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">aper_size_info_lvl2</span> <span class="o">*</span><span class="n">previous_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">enable_reg</span><span class="p">;</span>

	<span class="n">previous_size</span> <span class="o">=</span> <span class="n">A_SIZE_LVL2</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">previous_size</span><span class="p">);</span>

	<span class="n">enable_reg</span> <span class="o">=</span> <span class="n">readw</span><span class="p">(</span><span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_GARTENABLE</span><span class="p">);</span>
	<span class="n">enable_reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">enable_reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x0004</span><span class="p">));</span>
	<span class="n">writew</span><span class="p">(</span><span class="n">enable_reg</span><span class="p">,</span> <span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_GARTENABLE</span><span class="p">);</span>
	<span class="n">readw</span><span class="p">(</span><span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_GARTENABLE</span><span class="p">);</span>	<span class="cm">/* PCI Posting. */</span>

	<span class="cm">/* Write back the previous size and disable gart translation */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_APSIZE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x0000000f</span><span class="p">))</span> <span class="o">|</span> <span class="n">previous_size</span><span class="o">-&gt;</span><span class="n">size_value</span><span class="p">);</span>
	<span class="n">pci_write_config_dword</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">AMD_APSIZE</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span> <span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This routine could be implemented by taking the addresses</span>
<span class="cm"> * written to the GATT, and flushing them individually.  However</span>
<span class="cm"> * currently it just flushes the whole table.  Which is probably</span>
<span class="cm"> * more efficient, since agp_memory blocks can be a large number of</span>
<span class="cm"> * entries.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">amd_irongate_tlbflush</span><span class="p">(</span><span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">temp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_TLBFLUSH</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">amd_irongate_private</span><span class="p">.</span><span class="n">registers</span><span class="o">+</span><span class="n">AMD_TLBFLUSH</span><span class="p">);</span>	<span class="cm">/* PCI Posting. */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_insert_memory</span><span class="p">(</span><span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">mem</span><span class="p">,</span> <span class="kt">off_t</span> <span class="n">pg_start</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">num_entries</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cur_gatt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>

	<span class="n">num_entries</span> <span class="o">=</span> <span class="n">A_SIZE_LVL2</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">current_size</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">num_entries</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">!=</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">||</span>
	    <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">agp_type_to_mask_type</span><span class="p">(</span><span class="n">agp_bridge</span><span class="p">,</span> <span class="n">type</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">pg_start</span> <span class="o">+</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">page_count</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">num_entries</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">j</span> <span class="o">=</span> <span class="n">pg_start</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">j</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">pg_start</span> <span class="o">+</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">page_count</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">j</span> <span class="o">*</span> <span class="n">PAGE_SIZE</span><span class="p">)</span> <span class="o">+</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span><span class="p">;</span>
		<span class="n">cur_gatt</span> <span class="o">=</span> <span class="n">GET_GATT</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">PGE_EMPTY</span><span class="p">(</span><span class="n">agp_bridge</span><span class="p">,</span> <span class="n">readl</span><span class="p">(</span><span class="n">cur_gatt</span><span class="o">+</span><span class="n">GET_GATT_OFF</span><span class="p">(</span><span class="n">addr</span><span class="p">))))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="n">j</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">is_flushed</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">global_cache_flush</span><span class="p">();</span>
		<span class="n">mem</span><span class="o">-&gt;</span><span class="n">is_flushed</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">j</span> <span class="o">=</span> <span class="n">pg_start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">page_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">j</span> <span class="o">*</span> <span class="n">PAGE_SIZE</span><span class="p">)</span> <span class="o">+</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span><span class="p">;</span>
		<span class="n">cur_gatt</span> <span class="o">=</span> <span class="n">GET_GATT</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">agp_generic_mask_memory</span><span class="p">(</span><span class="n">agp_bridge</span><span class="p">,</span>
					       <span class="n">page_to_phys</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">pages</span><span class="p">[</span><span class="n">i</span><span class="p">]),</span>
					       <span class="n">mem</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">),</span>
		       <span class="n">cur_gatt</span><span class="o">+</span><span class="n">GET_GATT_OFF</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">cur_gatt</span><span class="o">+</span><span class="n">GET_GATT_OFF</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>	<span class="cm">/* PCI Posting. */</span>
	<span class="p">}</span>
	<span class="n">amd_irongate_tlbflush</span><span class="p">(</span><span class="n">mem</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">amd_remove_memory</span><span class="p">(</span><span class="k">struct</span> <span class="n">agp_memory</span> <span class="o">*</span><span class="n">mem</span><span class="p">,</span> <span class="kt">off_t</span> <span class="n">pg_start</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">cur_gatt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">!=</span> <span class="n">mem</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">||</span>
	    <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">driver</span><span class="o">-&gt;</span><span class="n">agp_type_to_mask_type</span><span class="p">(</span><span class="n">agp_bridge</span><span class="p">,</span> <span class="n">type</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">pg_start</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">page_count</span> <span class="o">+</span> <span class="n">pg_start</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">i</span> <span class="o">*</span> <span class="n">PAGE_SIZE</span><span class="p">)</span> <span class="o">+</span> <span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">gart_bus_addr</span><span class="p">;</span>
		<span class="n">cur_gatt</span> <span class="o">=</span> <span class="n">GET_GATT</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">scratch_page</span><span class="p">,</span> <span class="n">cur_gatt</span><span class="o">+</span><span class="n">GET_GATT_OFF</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">cur_gatt</span><span class="o">+</span><span class="n">GET_GATT_OFF</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>	<span class="cm">/* PCI Posting. */</span>
	<span class="p">}</span>

	<span class="n">amd_irongate_tlbflush</span><span class="p">(</span><span class="n">mem</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">aper_size_info_lvl2</span> <span class="n">amd_irongate_sizes</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span><span class="mi">2048</span><span class="p">,</span> <span class="mi">524288</span><span class="p">,</span> <span class="mh">0x0000000c</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">1024</span><span class="p">,</span> <span class="mi">262144</span><span class="p">,</span> <span class="mh">0x0000000a</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">512</span><span class="p">,</span> <span class="mi">131072</span><span class="p">,</span> <span class="mh">0x00000008</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">256</span><span class="p">,</span> <span class="mi">65536</span><span class="p">,</span> <span class="mh">0x00000006</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">128</span><span class="p">,</span> <span class="mi">32768</span><span class="p">,</span> <span class="mh">0x00000004</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">64</span><span class="p">,</span> <span class="mi">16384</span><span class="p">,</span> <span class="mh">0x00000002</span><span class="p">},</span>
	<span class="p">{</span><span class="mi">32</span><span class="p">,</span> <span class="mi">8192</span><span class="p">,</span> <span class="mh">0x00000000</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">gatt_mask</span> <span class="n">amd_irongate_masks</span><span class="p">[]</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{.</span><span class="n">mask</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="p">.</span><span class="n">type</span> <span class="o">=</span> <span class="mi">0</span><span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">agp_bridge_driver</span> <span class="n">amd_irongate_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">owner</span>			<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">aperture_sizes</span>		<span class="o">=</span> <span class="n">amd_irongate_sizes</span><span class="p">,</span>
	<span class="p">.</span><span class="n">size_type</span>		<span class="o">=</span> <span class="n">LVL2_APER_SIZE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_aperture_sizes</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_scratch_page</span>	<span class="o">=</span> <span class="nb">true</span><span class="p">,</span>
	<span class="p">.</span><span class="n">configure</span>		<span class="o">=</span> <span class="n">amd_irongate_configure</span><span class="p">,</span>
	<span class="p">.</span><span class="n">fetch_size</span>		<span class="o">=</span> <span class="n">amd_irongate_fetch_size</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cleanup</span>		<span class="o">=</span> <span class="n">amd_irongate_cleanup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tlb_flush</span>		<span class="o">=</span> <span class="n">amd_irongate_tlbflush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask_memory</span>		<span class="o">=</span> <span class="n">agp_generic_mask_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">masks</span>			<span class="o">=</span> <span class="n">amd_irongate_masks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_enable</span>		<span class="o">=</span> <span class="n">agp_generic_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_flush</span>		<span class="o">=</span> <span class="n">global_cache_flush</span><span class="p">,</span>
	<span class="p">.</span><span class="n">create_gatt_table</span>	<span class="o">=</span> <span class="n">amd_create_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_gatt_table</span>	<span class="o">=</span> <span class="n">amd_free_gatt_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">insert_memory</span>		<span class="o">=</span> <span class="n">amd_insert_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove_memory</span>		<span class="o">=</span> <span class="n">amd_remove_memory</span><span class="p">,</span>
	<span class="p">.</span><span class="n">alloc_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">free_by_type</span>		<span class="o">=</span> <span class="n">agp_generic_free_by_type</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_page</span>		<span class="o">=</span> <span class="n">agp_generic_alloc_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_alloc_pages</span>	<span class="o">=</span> <span class="n">agp_generic_alloc_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_page</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_destroy_pages</span>	<span class="o">=</span> <span class="n">agp_generic_destroy_pages</span><span class="p">,</span>
	<span class="p">.</span><span class="n">agp_type_to_mask_type</span>  <span class="o">=</span> <span class="n">agp_generic_type_to_mask_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">agp_device_ids</span> <span class="n">amd_agp_device_ids</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">device_id</span>	<span class="o">=</span> <span class="n">PCI_DEVICE_ID_AMD_FE_GATE_7006</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chipset_name</span>	<span class="o">=</span> <span class="s">&quot;Irongate&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">device_id</span>	<span class="o">=</span> <span class="n">PCI_DEVICE_ID_AMD_FE_GATE_700E</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chipset_name</span>	<span class="o">=</span> <span class="s">&quot;761&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">device_id</span>	<span class="o">=</span> <span class="n">PCI_DEVICE_ID_AMD_FE_GATE_700C</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chipset_name</span>	<span class="o">=</span> <span class="s">&quot;760MP&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">},</span> <span class="cm">/* dummy final entry, always present */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">agp_amdk7_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				     <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">agp_bridge_data</span> <span class="o">*</span><span class="n">bridge</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">cap_ptr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">j</span><span class="p">;</span>

	<span class="n">cap_ptr</span> <span class="o">=</span> <span class="n">pci_find_capability</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_CAP_ID_AGP</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cap_ptr</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">j</span> <span class="o">=</span> <span class="n">ent</span> <span class="o">-</span> <span class="n">agp_amdk7_pci_table</span><span class="p">;</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;AMD %s chipset</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">amd_agp_device_ids</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">chipset_name</span><span class="p">);</span>

	<span class="n">bridge</span> <span class="o">=</span> <span class="n">agp_alloc_bridge</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">bridge</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">driver</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">amd_irongate_driver</span><span class="p">;</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">dev_private_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">amd_irongate_private</span><span class="p">,</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">capndx</span> <span class="o">=</span> <span class="n">cap_ptr</span><span class="p">;</span>

	<span class="cm">/* 751 Errata (22564_B-1.PDF)</span>
<span class="cm">	   erratum 20: strobe glitch with Nvidia NV10 GeForce cards.</span>
<span class="cm">	   system controller may experience noise due to strong drive strengths</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_AMD_FE_GATE_7006</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">gfxcard</span><span class="o">=</span><span class="nb">NULL</span><span class="p">;</span>

		<span class="n">cap_ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">cap_ptr</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">gfxcard</span> <span class="o">=</span> <span class="n">pci_get_class</span><span class="p">(</span><span class="n">PCI_CLASS_DISPLAY_VGA</span><span class="o">&lt;&lt;</span><span class="mi">8</span><span class="p">,</span> <span class="n">gfxcard</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gfxcard</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no AGP VGA controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">cap_ptr</span> <span class="o">=</span> <span class="n">pci_find_capability</span><span class="p">(</span><span class="n">gfxcard</span><span class="p">,</span> <span class="n">PCI_CAP_ID_AGP</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* With so many variants of NVidia cards, it&#39;s simpler just</span>
<span class="cm">		   to blacklist them all, and then whitelist them as needed</span>
<span class="cm">		   (if necessary at all). */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gfxcard</span><span class="o">-&gt;</span><span class="n">vendor</span> <span class="o">==</span> <span class="n">PCI_VENDOR_ID_NVIDIA</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">AGP_ERRATA_1X</span><span class="p">;</span>
			<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;AMD 751 chipset with NVidia GeForce; forcing 1X due to errata</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">pci_dev_put</span><span class="p">(</span><span class="n">gfxcard</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* 761 Errata (23613_F.pdf)</span>
<span class="cm">	 * Revisions B0/B1 were a disaster.</span>
<span class="cm">	 * erratum 44: SYSCLK/AGPCLK skew causes 2X failures -- Force mode to 1X</span>
<span class="cm">	 * erratum 45: Timing problem prevents fast writes -- Disable fast write.</span>
<span class="cm">	 * erratum 46: Setup violation on AGP SBA pins - Disable side band addressing.</span>
<span class="cm">	 * With this lot disabled, we should prevent lockups. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">==</span> <span class="n">PCI_DEVICE_ID_AMD_FE_GATE_700E</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="mh">0x10</span> <span class="o">||</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="mh">0x11</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">AGP_ERRATA_FASTWRITES</span><span class="p">;</span>
			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">AGP_ERRATA_SBA</span><span class="p">;</span>
			<span class="n">agp_bridge</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">AGP_ERRATA_1X</span><span class="p">;</span>
			<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;AMD 761 chipset with errata; disabling AGP fast writes &amp; SBA and forcing to 1X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Fill in the mode register */</span>
	<span class="n">pci_read_config_dword</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span>
			<span class="n">bridge</span><span class="o">-&gt;</span><span class="n">capndx</span><span class="o">+</span><span class="n">PCI_AGP_STATUS</span><span class="p">,</span>
			<span class="o">&amp;</span><span class="n">bridge</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">);</span>

	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">bridge</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">agp_add_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">agp_amdk7_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">agp_bridge_data</span> <span class="o">*</span><span class="n">bridge</span> <span class="o">=</span> <span class="n">pci_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">agp_remove_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
	<span class="n">agp_put_bridge</span><span class="p">(</span><span class="n">bridge</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">agp_amdk7_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pm_message_t</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_save_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">pci_choose_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">state</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">agp_amdk7_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_set_power_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">PCI_D0</span><span class="p">);</span>
	<span class="n">pci_restore_state</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">amd_irongate_driver</span><span class="p">.</span><span class="n">configure</span><span class="p">();</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="cm">/* must be the same order as name table above */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">agp_amdk7_pci_table</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_AMD_FE_GATE_7006</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_AMD_FE_GATE_700E</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
	<span class="p">.</span><span class="n">class</span>		<span class="o">=</span> <span class="p">(</span><span class="n">PCI_CLASS_BRIDGE_HOST</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">),</span>
	<span class="p">.</span><span class="n">class_mask</span>	<span class="o">=</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">vendor</span>		<span class="o">=</span> <span class="n">PCI_VENDOR_ID_AMD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">device</span>		<span class="o">=</span> <span class="n">PCI_DEVICE_ID_AMD_FE_GATE_700C</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subvendor</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">.</span><span class="n">subdevice</span>	<span class="o">=</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>

<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">agp_amdk7_pci_table</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">agp_amdk7_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;agpgart-amdk7&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">agp_amdk7_pci_table</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">agp_amdk7_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">agp_amdk7_remove</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">agp_amdk7_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">agp_amdk7_resume</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">agp_amdk7_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">agp_off</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp_amdk7_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">agp_amdk7_cleanup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">agp_amdk7_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">agp_amdk7_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">agp_amdk7_cleanup</span><span class="p">);</span>

<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL and additional rights&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
