# read design
read_verilog Transaction_c.v
hierarchy -check -top Transaction_c

# the high-level stuff
proc; opt; fsm; opt; memory; opt

# mapping to internal cell library
techmap; opt

# mapping flip-flops to mycells.lib
dfflibmap -liberty cmos_cells.lib

# mapping logic to mycells.lib
abc -liberty cmos_cells.lib

# cleanup
clean

# write synthesized design
write_verilog Transaction_e.v
