    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Generating database for suite: /home/fengde/SAIL/riscv-arch-test/riscv-test-suite
    INFO | Database File Generated: /home/fengde/SAIL/riscv-arch-test/work-zabha/database.yaml
    INFO | Env path set to/home/fengde/SAIL/riscv-arch-test/riscv-test-suite/env
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Input-ISA file
    INFO | ISACheck: Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_isa.yaml
    INFO | ISACheck: Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_isa.yaml
    INFO | ISACheck: Processing Hart:0
    INFO | ISACheck: Initiating Validation for Hart:0
    INFO | ISACheck: No errors for Hart:0
    INFO | ISACheck:  Updating fields node for each CSR in Hart:0
    INFO | ISACheck: Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_isa_checked.yaml
    INFO | Input-Platform file
    INFO | Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_platform.yaml
    INFO | Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_platform.yaml
    INFO | Initiating Validation
    INFO | No Syntax errors in Input Platform Yaml. :)
    INFO | Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_platform_checked.yaml
    INFO | Selecting Tests.
    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Running Build for DUT
    INFO | Running Build for Reference
    INFO | Running Tests on DUT.
    INFO | Running Tests on Reference Model.
    INFO | Initiating signature checking.
    INFO | Following 40 tests have been run :

    INFO | TEST NAME                                          : COMMIT ID                                : STATUS
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-108.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-109.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-110.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-111.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-112.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-113.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-114.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-115.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-116.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-117.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-118.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-119.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-120.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-121.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-122.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-123.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-124.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-125.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-126.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-127.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-128.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-129.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-130.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-131.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-132.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b15/fmsub.d_b15-133.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b16-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b17-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b18-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b2-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b3-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b4-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b5-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b6-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b7-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmsub.d_b8-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b2-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b3-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fmul.d_b4-01.S : -                                        : Passed
    INFO | Test report generated at /home/fengde/SAIL/riscv-arch-test/work-zabha/report.html.
scripts/auto_phase4_loop.sh: line 162: phase4_8_selected=unknown: command not found
scripts/auto_phase4_loop.sh: line 162: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 162: 0: command not found
scripts/auto_phase4_loop.sh: line 162: riscv-arch-test/work-zabha/.auto_stage_state: Permission denied
scripts/auto_phase4_loop.sh: line 162: phase4_8_done: command not found
scripts/auto_phase4_loop.sh: line 162: phase4_9: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_8: command not found
scripts/auto_phase4_loop.sh: line 178: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 178: phase4_8_done: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_9: command not found
[master 14305052] test(riscof): phase4_8 pass in 48-way auto loop
 4 files changed, 73 insertions(+), 3 deletions(-)
[auto-loop] phase4_8 done (40/40), next=phase4_9
    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Generating database for suite: /home/fengde/SAIL/riscv-arch-test/riscv-test-suite
    INFO | Database File Generated: /home/fengde/SAIL/riscv-arch-test/work-zabha/database.yaml
    INFO | Env path set to/home/fengde/SAIL/riscv-arch-test/riscv-test-suite/env
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Input-ISA file
    INFO | ISACheck: Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_isa.yaml
    INFO | ISACheck: Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_isa.yaml
    INFO | ISACheck: Processing Hart:0
    INFO | ISACheck: Initiating Validation for Hart:0
    INFO | ISACheck: No errors for Hart:0
    INFO | ISACheck:  Updating fields node for each CSR in Hart:0
    INFO | ISACheck: Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_isa_checked.yaml
    INFO | Input-Platform file
    INFO | Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_platform.yaml
    INFO | Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_platform.yaml
    INFO | Initiating Validation
    INFO | No Syntax errors in Input Platform Yaml. :)
    INFO | Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_platform_checked.yaml
    INFO | Selecting Tests.
    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Running Build for DUT
    INFO | Running Build for Reference
    INFO | Running Tests on DUT.
    INFO | Running Tests on Reference Model.
    INFO | Initiating signature checking.
    INFO | Following 40 tests have been run :

    INFO | TEST NAME                                          : COMMIT ID                                : STATUS
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-034.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-035.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-036.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-037.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-038.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-039.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-040.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-041.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-042.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-043.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-044.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-045.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-046.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-047.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-048.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-049.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-050.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-051.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-052.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-053.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-054.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-055.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-056.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-057.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-058.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-059.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-060.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-061.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-062.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-063.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-064.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-065.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-066.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-067.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-068.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-069.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-070.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-071.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-072.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-073.S : -                                        : Passed
    INFO | Test report generated at /home/fengde/SAIL/riscv-arch-test/work-zabha/report.html.
scripts/auto_phase4_loop.sh: line 162: phase4_10_selected=unknown: command not found
scripts/auto_phase4_loop.sh: line 162: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 162: 0: command not found
scripts/auto_phase4_loop.sh: line 162: riscv-arch-test/work-zabha/.auto_stage_state: Permission denied
scripts/auto_phase4_loop.sh: line 162: phase4_10_done: command not found
scripts/auto_phase4_loop.sh: line 162: phase4_11: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_10: command not found
scripts/auto_phase4_loop.sh: line 178: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 178: phase4_10_done: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_11: command not found
[master 95d04283] test(riscof): phase4_10 pass in 48-way auto loop
 4 files changed, 73 insertions(+), 3 deletions(-)
[auto-loop] phase4_10 done (40/40), next=phase4_11
    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Generating database for suite: /home/fengde/SAIL/riscv-arch-test/riscv-test-suite
    INFO | Database File Generated: /home/fengde/SAIL/riscv-arch-test/work-zabha/database.yaml
    INFO | Env path set to/home/fengde/SAIL/riscv-arch-test/riscv-test-suite/env
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Input-ISA file
    INFO | ISACheck: Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_isa.yaml
    INFO | ISACheck: Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_isa.yaml
    INFO | ISACheck: Processing Hart:0
    INFO | ISACheck: Initiating Validation for Hart:0
    INFO | ISACheck: No errors for Hart:0
    INFO | ISACheck:  Updating fields node for each CSR in Hart:0
    INFO | ISACheck: Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_isa_checked.yaml
    INFO | Input-Platform file
    INFO | Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_platform.yaml
    INFO | Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_platform.yaml
    INFO | Initiating Validation
    INFO | No Syntax errors in Input Platform Yaml. :)
    INFO | Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_platform_checked.yaml
    INFO | Selecting Tests.
    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Running Build for DUT
    INFO | Running Build for Reference
    INFO | Running Tests on DUT.
    INFO | Running Tests on Reference Model.
    INFO | Initiating signature checking.
    INFO | Following 40 tests have been run :

    INFO | TEST NAME                                          : COMMIT ID                                : STATUS
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-114.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-115.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-116.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-117.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-118.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-119.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-120.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-121.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-122.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-123.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-124.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-125.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-126.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-127.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-128.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-129.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-130.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-131.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-132.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b15/fnmadd.d_b15-133.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b16-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b17-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b18-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b2-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b3-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b4-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b5-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b6-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b7-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmadd.d_b8-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b14-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-001.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-002.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-003.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-004.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-005.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-006.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-007.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-008.S : -                                        : Passed
    INFO | Test report generated at /home/fengde/SAIL/riscv-arch-test/work-zabha/report.html.
scripts/auto_phase4_loop.sh: line 162: phase4_12_selected=unknown: command not found
scripts/auto_phase4_loop.sh: line 162: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 162: 0: command not found
scripts/auto_phase4_loop.sh: line 162: riscv-arch-test/work-zabha/.auto_stage_state: Permission denied
scripts/auto_phase4_loop.sh: line 162: phase4_12_done: command not found
scripts/auto_phase4_loop.sh: line 162: phase4_13: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_12: command not found
scripts/auto_phase4_loop.sh: line 178: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 178: phase4_12_done: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_13: command not found
[master 2130179c] test(riscof): phase4_12 pass in 48-way auto loop
 4 files changed, 73 insertions(+), 3 deletions(-)
[auto-loop] phase4_12 done (40/40), next=phase4_13
    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Generating database for suite: /home/fengde/SAIL/riscv-arch-test/riscv-test-suite
    INFO | Database File Generated: /home/fengde/SAIL/riscv-arch-test/work-zabha/database.yaml
    INFO | Env path set to/home/fengde/SAIL/riscv-arch-test/riscv-test-suite/env
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Input-ISA file
    INFO | ISACheck: Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_isa.yaml
    INFO | ISACheck: Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_isa.yaml
    INFO | ISACheck: Processing Hart:0
    INFO | ISACheck: Initiating Validation for Hart:0
    INFO | ISACheck: No errors for Hart:0
    INFO | ISACheck:  Updating fields node for each CSR in Hart:0
    INFO | ISACheck: Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_isa_checked.yaml
    INFO | Input-Platform file
    INFO | Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_platform.yaml
    INFO | Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_platform.yaml
    INFO | Initiating Validation
    INFO | No Syntax errors in Input Platform Yaml. :)
    INFO | Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_platform_checked.yaml
    INFO | Selecting Tests.
    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Running Build for DUT
    INFO | Running Build for Reference
    INFO | Running Tests on DUT.
    INFO | Running Tests on Reference Model.
    INFO | Initiating signature checking.
    INFO | Following 40 tests have been run :

    INFO | TEST NAME                                          : COMMIT ID                                : STATUS
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-049.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-050.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-051.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-052.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-053.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-054.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-055.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-056.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-057.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-058.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-059.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-060.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-061.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-062.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-063.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-064.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-065.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-066.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-067.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-068.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-069.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-070.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-071.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-072.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-073.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-074.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-075.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-076.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-077.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-078.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-079.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-080.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-081.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-082.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-083.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-084.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-085.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-086.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-087.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-088.S : -                                        : Passed
    INFO | Test report generated at /home/fengde/SAIL/riscv-arch-test/work-zabha/report.html.
scripts/auto_phase4_loop.sh: line 162: phase4_14_selected=unknown: command not found
scripts/auto_phase4_loop.sh: line 162: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 162: 0: command not found
scripts/auto_phase4_loop.sh: line 162: riscv-arch-test/work-zabha/.auto_stage_state: Permission denied
scripts/auto_phase4_loop.sh: line 162: phase4_14_done: command not found
scripts/auto_phase4_loop.sh: line 162: phase4_15: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_14: command not found
scripts/auto_phase4_loop.sh: line 178: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 178: phase4_14_done: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_15: command not found
[master 65be43e9] test(riscof): phase4_14 pass in 48-way auto loop
 4 files changed, 73 insertions(+), 3 deletions(-)
[auto-loop] phase4_14 done (40/40), next=phase4_15
    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Generating database for suite: /home/fengde/SAIL/riscv-arch-test/riscv-test-suite
    INFO | Database File Generated: /home/fengde/SAIL/riscv-arch-test/work-zabha/database.yaml
    INFO | Env path set to/home/fengde/SAIL/riscv-arch-test/riscv-test-suite/env
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Input-ISA file
    INFO | ISACheck: Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_isa.yaml
    INFO | ISACheck: Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_isa.yaml
    INFO | ISACheck: Processing Hart:0
    INFO | ISACheck: Initiating Validation for Hart:0
    INFO | ISACheck: No errors for Hart:0
    INFO | ISACheck:  Updating fields node for each CSR in Hart:0
    INFO | ISACheck: Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_isa_checked.yaml
    INFO | Input-Platform file
    INFO | Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_platform.yaml
    INFO | Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_platform.yaml
    INFO | Initiating Validation
    INFO | No Syntax errors in Input Platform Yaml. :)
    INFO | Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_platform_checked.yaml
    INFO | Selecting Tests.
    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Running Build for DUT
    INFO | Running Build for Reference
    INFO | Running Tests on DUT.
    INFO | Running Tests on Reference Model.
    INFO | Initiating signature checking.
    INFO | Following 40 tests have been run :

    INFO | TEST NAME                                          : COMMIT ID                                : STATUS
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-129.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-130.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-131.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-132.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b15/fnmsub.d_b15-133.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b16-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b17-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b18-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b2-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b3-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b4-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b5-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b6-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b7-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fnmsub.d_b8-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsd-align-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnj.d_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnjn.d_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsgnjx.d_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b2-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b20-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b3-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b4-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b5-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b7-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b8-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fsqrt.d_b9-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b10-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b11-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b12-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b13-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b2-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b3-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b4-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b5-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b7-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D/src/fssub.d_b8-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/D_Zfa/src/fcvtmod.w.d_b1-01.S : -                                        : Passed
    INFO | Test report generated at /home/fengde/SAIL/riscv-arch-test/work-zabha/report.html.
scripts/auto_phase4_loop.sh: line 162: phase4_16_selected=unknown: command not found
scripts/auto_phase4_loop.sh: line 162: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 162: 0: command not found
scripts/auto_phase4_loop.sh: line 162: riscv-arch-test/work-zabha/.auto_stage_state: Permission denied
scripts/auto_phase4_loop.sh: line 162: phase4_16_done: command not found
scripts/auto_phase4_loop.sh: line 162: phase4_17: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_16: command not found
scripts/auto_phase4_loop.sh: line 178: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 178: phase4_16_done: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_17: command not found
[master aaa6a938] test(riscof): phase4_16 pass in 48-way auto loop
 4 files changed, 73 insertions(+), 3 deletions(-)
[auto-loop] phase4_16 done (40/40), next=phase4_17
    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Generating database for suite: /home/fengde/SAIL/riscv-arch-test/riscv-test-suite
    INFO | Database File Generated: /home/fengde/SAIL/riscv-arch-test/work-zabha/database.yaml
    INFO | Env path set to/home/fengde/SAIL/riscv-arch-test/riscv-test-suite/env
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Input-ISA file
    INFO | ISACheck: Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_isa.yaml
    INFO | ISACheck: Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_isa.yaml
    INFO | ISACheck: Processing Hart:0
    INFO | ISACheck: Initiating Validation for Hart:0
    INFO | ISACheck: No errors for Hart:0
    INFO | ISACheck:  Updating fields node for each CSR in Hart:0
    INFO | ISACheck: Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_isa_checked.yaml
    INFO | Input-Platform file
    INFO | Loading input file: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/spike_simple/spike_simple_platform.yaml
    INFO | Load Schema /home/fengde/SAIL/.venv/lib/python3.12/site-packages/riscv_config/schemas/schema_platform.yaml
    INFO | Initiating Validation
    INFO | No Syntax errors in Input Platform Yaml. :)
    INFO | Dumping out Normalized Checked YAML: /home/fengde/SAIL/riscv-arch-test/work-zabha/spike_simple_platform_checked.yaml
    INFO | Selecting Tests.
    INFO | ****** RISCOF: RISC-V Architectural Test Framework 1.25.3 *******
    INFO | using riscv_isac version : 0.18.0
    INFO | using riscv_config version : 3.18.3
    INFO | Reading configuration from: /home/fengde/SAIL/riscv-arch-test/riscof-plugins/rv64/config.runtime.ini
    INFO | Preparing Models
    INFO | Running Build for DUT
    INFO | Running Build for Reference
    INFO | Running Tests on DUT.
    INFO | Running Tests on Reference Model.
    INFO | Initiating signature checking.
    INFO | Following 40 tests have been run :

    INFO | TEST NAME                                          : COMMIT ID                                : STATUS
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.w_b26-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.wu_b25-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.s.wu_b26-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b22-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b23-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b24-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b27-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b28-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.w.s_b29-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b22-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b23-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b24-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b27-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b28-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fcvt.wu.s_b29-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b2-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b20-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b21-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b3-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b4-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b5-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b6-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b7-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b8-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fdiv_b9-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/feq_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/feq_b19-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fle_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fle_b19-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flt_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flt_b19-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/flw-align-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b1-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b14-01.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-001.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-002.S : -                                        : Passed
    INFO | /home/fengde/SAIL/riscv-arch-test/riscv-test-suite/rv32i_m/F/src/fmadd_b15/fmadd_b15-003.S : -                                        : Passed
    INFO | Test report generated at /home/fengde/SAIL/riscv-arch-test/work-zabha/report.html.
scripts/auto_phase4_loop.sh: line 162: phase4_18_selected=unknown: command not found
scripts/auto_phase4_loop.sh: line 162: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 162: 0: command not found
scripts/auto_phase4_loop.sh: line 162: riscv-arch-test/work-zabha/.auto_stage_state: Permission denied
scripts/auto_phase4_loop.sh: line 162: phase4_18_done: command not found
scripts/auto_phase4_loop.sh: line 162: phase4_19: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_18: command not found
scripts/auto_phase4_loop.sh: line 178: 40/40: No such file or directory
scripts/auto_phase4_loop.sh: line 178: phase4_18_done: command not found
scripts/auto_phase4_loop.sh: line 178: phase4_19: command not found
[master 7d15615b] test(riscof): phase4_18 pass in 48-way auto loop
 4 files changed, 73 insertions(+), 3 deletions(-)
[auto-loop] phase4_18 done (40/40), next=phase4_19
[master 41c47300] test(riscof): phase4_19 pass in 48-way auto loop
 4 files changed, 21 insertions(+), 3 deletions(-)
[auto-loop] phase4_19 done (40/40), next=phase4_20
[master ac1f1666] test(riscof): phase4_20 pass in 48-way auto loop
 4 files changed, 21 insertions(+), 3 deletions(-)
[auto-loop] phase4_20 done (40/40), next=phase4_21
[master 19578ba5] test(riscof): phase4_21 pass in 48-way auto loop
 4 files changed, 21 insertions(+), 3 deletions(-)
[auto-loop] phase4_21 done (40/40), next=phase4_22
[master 277d652e] test(riscof): phase4_22 pass in 48-way auto loop
 4 files changed, 21 insertions(+), 3 deletions(-)
[auto-loop] phase4_22 done (40/40), next=phase4_23
