// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that prints the output
module print( input in, output out );
// print the output

// Design a module that prints the input
module print_in( input in, output out );
// print the input

// Design a module that prints the input and output
module print_in_out( input in, output out );
// print the input and output

// Design a module that prints the input and output
module print_in_out_2( input in, output out );
// print the input and output

// Design a module that prints the input and output
module print_in_out_3( input in, output out );
// print the input and output

// Design a module that prints the input and output
module print_in_out_4( input in, output out );
// print the input and output

// Design a module that prints the input andendmodule
