#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1326-g98a87b49)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fbf27c068d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fbf27c06a40 .scope module, "MisterSdram32MBController_testbench" "MisterSdram32MBController_testbench" 3 2;
 .timescale -9 -12;
v0x7fbf27c2a060_0 .var "clk", 0 0;
v0x7fbf27c0af30_0 .net "readport_ack", 0 0, v0x7fbf27c28f10_0;  1 drivers
v0x7fbf27c2a0f0_0 .var "readport_addr", 31 0;
v0x7fbf27c2a1a0_0 .net "readport_data", 15 0, v0x7fbf27c29030_0;  1 drivers
v0x7fbf27c2a250_0 .var "readport_rd", 0 0;
v0x7fbf27c2a320_0 .var "rst", 0 0;
v0x7fbf27c2a3d0_0 .net "sdram_a", 11 0, v0x7fbf27c29400_0;  1 drivers
v0x7fbf27c2a460_0 .net "sdram_ba", 1 0, v0x7fbf27c294a0_0;  1 drivers
v0x7fbf27c2a510_0 .net "sdram_cas", 0 0, v0x7fbf27c29550_0;  1 drivers
v0x7fbf27c2a640_0 .net "sdram_clk", 0 0, v0x7fbf27c295f0_0;  1 drivers
v0x7fbf27c2a6d0_0 .net "sdram_cs1", 0 0, v0x7fbf27c29690_0;  1 drivers
v0x7fbf27c2a760_0 .var "sdram_dq_in", 15 0;
v0x7fbf27c2a810_0 .net "sdram_dq_out", 15 0, v0x7fbf27c297e0_0;  1 drivers
v0x7fbf27c2a8c0_0 .net "sdram_ras", 0 0, v0x7fbf27c29890_0;  1 drivers
v0x7fbf27c2a970_0 .net "sdram_we", 0 0, v0x7fbf27c29a20_0;  1 drivers
v0x7fbf27c2aa20_0 .net "writeport_ack", 0 0, v0x7fbf27c29bf0_0;  1 drivers
v0x7fbf27c2aad0_0 .var "writeport_addr", 31 0;
v0x7fbf27c2ac60_0 .var "writeport_data", 15 0;
v0x7fbf27c2acf0_0 .var "writeport_wr", 0 0;
S_0x7fbf27c19d60 .scope module, "MisterSdram32MBController_0" "MisterSdram32MBController" 3 23, 4 1 0, S_0x7fbf27c06a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "sdram_dq_in";
    .port_info 3 /OUTPUT 16 "sdram_dq_out";
    .port_info 4 /OUTPUT 12 "sdram_a";
    .port_info 5 /OUTPUT 1 "sdram_we";
    .port_info 6 /OUTPUT 1 "sdram_cas";
    .port_info 7 /OUTPUT 1 "sdram_ras";
    .port_info 8 /OUTPUT 1 "sdram_cs1";
    .port_info 9 /OUTPUT 2 "sdram_ba";
    .port_info 10 /OUTPUT 1 "sdram_clk";
    .port_info 11 /INPUT 1 "writeport_wr";
    .port_info 12 /INPUT 32 "writeport_addr";
    .port_info 13 /INPUT 16 "writeport_data";
    .port_info 14 /OUTPUT 1 "writeport_ack";
    .port_info 15 /INPUT 1 "readport_rd";
    .port_info 16 /INPUT 32 "readport_addr";
    .port_info 17 /OUTPUT 16 "readport_data";
    .port_info 18 /OUTPUT 1 "readport_ack";
P_0x7fbf27c10680 .param/l "NOP_SLOTS" 0 4 2, +C4<00000000000000000000000000000101>;
P_0x7fbf27c106c0 .param/l "REFRESH_AT" 0 4 3, +C4<00000000000000000000000100101100>;
v0x7fbf27c19cd0_0 .net "clk", 0 0, v0x7fbf27c2a060_0;  1 drivers
v0x7fbf27c28e70_0 .var "read_state", 3 0;
v0x7fbf27c28f10_0 .var "readport_ack", 0 0;
v0x7fbf27c28fa0_0 .net "readport_addr", 31 0, v0x7fbf27c2a0f0_0;  1 drivers
v0x7fbf27c29030_0 .var "readport_data", 15 0;
v0x7fbf27c29100_0 .net "readport_rd", 0 0, v0x7fbf27c2a250_0;  1 drivers
v0x7fbf27c29190_0 .var "refresh_counter", 31 0;
v0x7fbf27c29240_0 .var "refresh_state", 3 0;
v0x7fbf27c292f0_0 .net "rst", 0 0, v0x7fbf27c2a320_0;  1 drivers
v0x7fbf27c29400_0 .var "sdram_a", 11 0;
v0x7fbf27c294a0_0 .var "sdram_ba", 1 0;
v0x7fbf27c29550_0 .var "sdram_cas", 0 0;
v0x7fbf27c295f0_0 .var "sdram_clk", 0 0;
v0x7fbf27c29690_0 .var "sdram_cs1", 0 0;
v0x7fbf27c29730_0 .net "sdram_dq_in", 15 0, v0x7fbf27c2a760_0;  1 drivers
v0x7fbf27c297e0_0 .var "sdram_dq_out", 15 0;
v0x7fbf27c29890_0 .var "sdram_ras", 0 0;
v0x7fbf27c29a20_0 .var "sdram_we", 0 0;
v0x7fbf27c29ab0_0 .var "wait_counter", 31 0;
v0x7fbf27c29b40_0 .var "write_state", 3 0;
v0x7fbf27c29bf0_0 .var "writeport_ack", 0 0;
v0x7fbf27c29c90_0 .net "writeport_addr", 31 0, v0x7fbf27c2aad0_0;  1 drivers
v0x7fbf27c29d40_0 .net "writeport_data", 15 0, v0x7fbf27c2ac60_0;  1 drivers
v0x7fbf27c29df0_0 .net "writeport_wr", 0 0, v0x7fbf27c2acf0_0;  1 drivers
E_0x7fbf27c0f760 .event posedge, v0x7fbf27c19cd0_0;
    .scope S_0x7fbf27c19d60;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbf27c297e0_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7fbf27c29400_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf27c29a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf27c29550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbf27c29890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf27c29690_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fbf27c294a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf27c295f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf27c29bf0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbf27c29030_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf27c28f10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbf27c29240_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbf27c29b40_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbf27c28e70_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf27c29190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf27c29ab0_0, 0, 32;
    %end;
    .thread T_0, $init;
    .scope S_0x7fbf27c19d60;
T_1 ;
    %wait E_0x7fbf27c0f760;
    %load/vec4 v0x7fbf27c29240_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fbf27c29b40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fbf27c28e70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fbf27c29190_0;
    %cmpi/u 300, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.6, 5;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fbf27c29240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fbf27c29190_0, 0;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x7fbf27c295f0_0;
    %inv;
    %assign/vec4 v0x7fbf27c295f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbf27c06a40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf27c2a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf27c2a320_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbf27c2a760_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf27c2aad0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fbf27c2ac60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbf27c2a250_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbf27c2a0f0_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0x7fbf27c06a40;
T_3 ;
    %vpi_call/w 3 47 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 48 "$dumpvars", 32'sb00000000000000000000000000000101 {0 0 0};
    %delay 10000, 0;
    %delay 1000000, 0;
    %vpi_call/w 3 69 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fbf27c06a40;
T_4 ;
    %delay 1000, 0;
    %load/vec4 v0x7fbf27c2a060_0;
    %inv;
    %store/vec4 v0x7fbf27c2a060_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "MisterSdram32MBController.v";
