

================================================================
== Vitis HLS Report for 'DoCompute_Loop_VITIS_LOOP_268_1_proc9'
================================================================
* Date:           Thu May 29 09:36:58 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_268_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    239|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    117|    -|
|Register         |        -|    -|     428|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     428|    356|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |o_7_fu_119_p2                     |         +|   0|  0|  39|          32|           1|
    |t_22_fu_107_p2                    |         +|   0|  0|  39|          32|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_133                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_135                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op27_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln268_fu_101_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln271_fu_113_p2              |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln282_fu_125_p2              |      icmp|   0|  0|  39|          32|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |o_8_fu_131_p3                     |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 239|         167|          46|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_phi_mux_ei_4_phi_fu_74_p4      |   9|          2|  128|        256|
    |ap_phi_reg_pp0_iter2_ei_4_reg_71  |   9|          2|  128|        256|
    |ap_sig_allocacmp_ei_load          |   9|          2|   96|        192|
    |ap_sig_allocacmp_o_6              |   9|          2|   32|         64|
    |ap_sig_allocacmp_t_21             |   9|          2|   32|         64|
    |ei_fu_40                          |   9|          2|   96|        192|
    |inter6_blk_n                      |   9|          2|    1|          2|
    |o_fu_44                           |   9|          2|   32|         64|
    |real_start                        |   9|          2|    1|          2|
    |t_fu_48                           |   9|          2|   32|         64|
    |wa_in_9_blk_n                     |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 117|         26|  581|       1162|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |    1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg        |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_ei_4_reg_71  |  128|   0|  128|          0|
    |ap_phi_reg_pp0_iter2_ei_4_reg_71  |  128|   0|  128|          0|
    |ei_fu_40                          |   96|   0|   96|          0|
    |icmp_ln268_reg_198                |    1|   0|    1|          0|
    |icmp_ln268_reg_198_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln271_reg_202                |    1|   0|    1|          0|
    |icmp_ln271_reg_202_pp0_iter1_reg  |    1|   0|    1|          0|
    |o_fu_44                           |   32|   0|   32|          0|
    |start_once_reg                    |    1|   0|    1|          0|
    |t_fu_48                           |   32|   0|   32|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  428|   0|  428|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc9|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc9|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc9|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc9|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc9|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc9|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc9|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc9|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc9|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_268_1_proc9|  return value|
|inter6_dout             |   in|  128|     ap_fifo|                                 inter6|       pointer|
|inter6_num_data_valid   |   in|    8|     ap_fifo|                                 inter6|       pointer|
|inter6_fifo_cap         |   in|    8|     ap_fifo|                                 inter6|       pointer|
|inter6_empty_n          |   in|    1|     ap_fifo|                                 inter6|       pointer|
|inter6_read             |  out|    1|     ap_fifo|                                 inter6|       pointer|
|wa_in_9_din             |  out|   32|     ap_fifo|                                wa_in_9|       pointer|
|wa_in_9_num_data_valid  |   in|    3|     ap_fifo|                                wa_in_9|       pointer|
|wa_in_9_fifo_cap        |   in|    3|     ap_fifo|                                wa_in_9|       pointer|
|wa_in_9_full_n          |   in|    1|     ap_fifo|                                wa_in_9|       pointer|
|wa_in_9_write           |  out|    1|     ap_fifo|                                wa_in_9|       pointer|
|p_read                  |   in|   32|     ap_none|                                 p_read|        scalar|
+------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.97>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ei = alloca i32 1" [../streamtools.h:267->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 6 'alloca' 'ei' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%o = alloca i32 1" [../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 7 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%t = alloca i32 1" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 8 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inter6, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa_in_9, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 11 'read' 'p_read_9' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln268 = store i32 0, i32 %t" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 12 'store' 'store_ln268' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln266 = store i32 0, i32 %o" [../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 13 'store' 'store_ln266' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln268 = br void %for.body.i.i145.i" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 15 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%o_6 = load i32 %o" [../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 16 'load' 'o_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%t_21 = load i32 %t" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 17 'load' 't_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%icmp_ln268 = icmp_eq  i32 %t_21, i32 %p_read_9" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 18 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.55ns)   --->   "%t_22 = add i32 %t_21, i32 1" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 19 'add' 't_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln268, void %for.body.i.i145.split.i, void %DoCompute_Loop_VITIS_LOOP_268_1_proc9.exit" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 20 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.55ns)   --->   "%icmp_ln271 = icmp_eq  i32 %o_6, i32 0" [../streamtools.h:271->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 21 'icmp' 'icmp_ln271' <Predicate = (!icmp_ln268)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%o_7 = add i32 %o_6, i32 1" [../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 22 'add' 'o_7' <Predicate = (!icmp_ln268)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln282 = icmp_eq  i32 %o_7, i32 4" [../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 23 'icmp' 'icmp_ln282' <Predicate = (!icmp_ln268)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.69ns)   --->   "%o_8 = select i1 %icmp_ln282, i32 0, i32 %o_7" [../streamtools.h:282->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 24 'select' 'o_8' <Predicate = (!icmp_ln268)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln268 = store i32 %t_22, i32 %t" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 25 'store' 'store_ln268' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln266 = store i32 %o_8, i32 %o" [../streamtools.h:266->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 26 'store' 'store_ln266' <Predicate = (!icmp_ln268)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.11>
ST_2 : Operation 27 [1/1] (3.53ns)   --->   "%ei_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %inter6" [../streamtools.h:272->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 27 'read' 'ei_3' <Predicate = (!icmp_ln268 & icmp_ln271)> <Delay = 3.53> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 81> <FIFO>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln273 = br void %if.end.i.i155.i" [../streamtools.h:273->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 28 'br' 'br_ln273' <Predicate = (!icmp_ln268 & icmp_ln271)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln268)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln267 = store i96 0, i96 %ei" [../streamtools.h:267->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 14 'store' 'store_ln267' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%ei_load = load i96 %ei" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 29 'load' 'ei_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i96 %ei_load" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 30 'zext' 'zext_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln269 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../streamtools.h:269->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 31 'specpipeline' 'specpipeline_ln269' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln268 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 32 'specloopname' 'specloopname_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln271 = br i1 %icmp_ln271, void %if.end.i.i155.i, void %if.then2.i.i146.i" [../streamtools.h:271->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 33 'br' 'br_ln271' <Predicate = (!icmp_ln268)> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%ei_4 = phi i128 %ei_3, void %if.then2.i.i146.i, i128 %zext_ln268, void %for.body.i.i145.split.i"   --->   Operation 34 'phi' 'ei_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%eo = trunc i128 %ei_4" [../streamtools.h:275->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 35 'trunc' 'eo' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.63ns)   --->   "%write_ln276 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %wa_in_9, i32 %eo" [../streamtools.h:276->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 36 'write' 'write_ln276' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %ei_4, i32 32, i32 127" [../streamtools.h:280->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln267 = store i96 %trunc_ln, i96 %ei" [../streamtools.h:267->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 38 'store' 'store_ln267' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln268 = br void %for.body.i.i145.i" [../streamtools.h:268->../streamtools.h:720->../convlayer.h:113->../top.cpp:138]   --->   Operation 39 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wa_in_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inter6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ei                 (alloca       ) [ 0111]
o                  (alloca       ) [ 0100]
t                  (alloca       ) [ 0100]
specinterface_ln0  (specinterface) [ 0000]
specinterface_ln0  (specinterface) [ 0000]
p_read_9           (read         ) [ 0000]
store_ln268        (store        ) [ 0000]
store_ln266        (store        ) [ 0000]
store_ln267        (store        ) [ 0000]
br_ln268           (br           ) [ 0000]
o_6                (load         ) [ 0000]
t_21               (load         ) [ 0000]
icmp_ln268         (icmp         ) [ 0111]
t_22               (add          ) [ 0000]
br_ln268           (br           ) [ 0000]
icmp_ln271         (icmp         ) [ 0111]
o_7                (add          ) [ 0000]
icmp_ln282         (icmp         ) [ 0000]
o_8                (select       ) [ 0000]
store_ln268        (store        ) [ 0000]
store_ln266        (store        ) [ 0000]
ei_3               (read         ) [ 0111]
br_ln273           (br           ) [ 0111]
ei_load            (load         ) [ 0000]
zext_ln268         (zext         ) [ 0000]
specpipeline_ln269 (specpipeline ) [ 0000]
specloopname_ln268 (specloopname ) [ 0000]
br_ln271           (br           ) [ 0000]
ei_4               (phi          ) [ 0101]
eo                 (trunc        ) [ 0000]
write_ln276        (write        ) [ 0000]
trunc_ln           (partselect   ) [ 0000]
store_ln267        (store        ) [ 0000]
br_ln268           (br           ) [ 0000]
ret_ln0            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wa_in_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wa_in_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="ei_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ei/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="o_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="t_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read_9_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="ei_3_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="128" slack="0"/>
<pin id="60" dir="0" index="1" bw="128" slack="0"/>
<pin id="61" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ei_3/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln276_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln276/3 "/>
</bind>
</comp>

<comp id="71" class="1005" name="ei_4_reg_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="73" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="ei_4 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="ei_4_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="128" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="96" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ei_4/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="store_ln268_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln266_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln266/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln267_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="96" slack="2"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="o_6_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="t_21_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_21/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln268_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln268/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="t_22_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_22/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="icmp_ln271_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln271/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="o_7_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_7/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="icmp_ln282_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln282/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="o_8_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_8/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln268_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln268/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln266_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln266/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="ei_load_load_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="96" slack="2"/>
<pin id="151" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ei_load/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln268_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="96" slack="0"/>
<pin id="154" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln268/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="eo_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="128" slack="0"/>
<pin id="159" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="eo/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="96" slack="0"/>
<pin id="164" dir="0" index="1" bw="128" slack="0"/>
<pin id="165" dir="0" index="2" bw="7" slack="0"/>
<pin id="166" dir="0" index="3" bw="8" slack="0"/>
<pin id="167" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln267_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="96" slack="0"/>
<pin id="174" dir="0" index="1" bw="96" slack="2"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln267/3 "/>
</bind>
</comp>

<comp id="177" class="1005" name="ei_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="96" slack="2"/>
<pin id="179" dir="1" index="1" bw="96" slack="2"/>
</pin_list>
<bind>
<opset="ei "/>
</bind>
</comp>

<comp id="184" class="1005" name="o_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="191" class="1005" name="t_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="198" class="1005" name="icmp_ln268_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln268 "/>
</bind>
</comp>

<comp id="202" class="1005" name="icmp_ln271_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln271 "/>
</bind>
</comp>

<comp id="206" class="1005" name="ei_3_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="128" slack="1"/>
<pin id="208" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="ei_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="94"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="52" pin="2"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="98" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="95" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="95" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="119" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="119" pin="2"/><net_sink comp="131" pin=2"/></net>

<net id="143"><net_src comp="107" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="131" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="160"><net_src comp="74" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="74" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="36" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="176"><net_src comp="162" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="40" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="187"><net_src comp="44" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="194"><net_src comp="48" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="197"><net_src comp="191" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="201"><net_src comp="101" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="113" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="58" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wa_in_9 | {3 }
 - Input state : 
	Port: DoCompute_Loop_VITIS_LOOP_268_1_proc9 : p_read | {1 }
	Port: DoCompute_Loop_VITIS_LOOP_268_1_proc9 : inter6 | {2 }
  - Chain level:
	State 1
		store_ln268 : 1
		store_ln266 : 1
		o_6 : 1
		t_21 : 1
		icmp_ln268 : 2
		t_22 : 2
		br_ln268 : 3
		icmp_ln271 : 2
		o_7 : 2
		icmp_ln282 : 3
		o_8 : 4
		store_ln268 : 3
		store_ln266 : 5
	State 2
	State 3
		zext_ln268 : 1
		ei_4 : 2
		eo : 3
		write_ln276 : 4
		trunc_ln : 3
		store_ln267 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln268_fu_101    |    0    |    39   |
|   icmp   |    icmp_ln271_fu_113    |    0    |    39   |
|          |    icmp_ln282_fu_125    |    0    |    39   |
|----------|-------------------------|---------|---------|
|    add   |       t_22_fu_107       |    0    |    39   |
|          |        o_7_fu_119       |    0    |    39   |
|----------|-------------------------|---------|---------|
|  select  |        o_8_fu_131       |    0    |    32   |
|----------|-------------------------|---------|---------|
|   read   |   p_read_9_read_fu_52   |    0    |    0    |
|          |     ei_3_read_fu_58     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln276_write_fu_64 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln268_fu_152    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |        eo_fu_157        |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     trunc_ln_fu_162     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   227   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|   ei_3_reg_206   |   128  |
|    ei_4_reg_71   |   128  |
|    ei_reg_177    |   96   |
|icmp_ln268_reg_198|    1   |
|icmp_ln271_reg_202|    1   |
|     o_reg_184    |   32   |
|     t_reg_191    |   32   |
+------------------+--------+
|       Total      |   418  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   227  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   418  |    -   |
+-----------+--------+--------+
|   Total   |   418  |   227  |
+-----------+--------+--------+
