{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "# determing the packet length for each rank\n",
    "import math\n",
    "import os\n",
    "import numpy as np\n",
    "# file_name = 'GCN_matrices/Cora_A.txt'\n",
    "num_rank = 96\n",
    "def get_packetLength_per_rank(num_rank): # This is the number of elements\n",
    "    directory = 'GCN_matrices'\n",
    "    dict_packet_length = {}\n",
    "    dict_ratio = {}\n",
    "    for filenm in os.listdir(directory): # iterate over all files\n",
    "        file_name = os.path.join(directory, filenm)\n",
    "        if os.path.isfile(file_name): # if it is a file\n",
    "            splitted_file_name = file_name.split(\"/\")[1].split(\"_\")\n",
    "            dataset = splitted_file_name[0]\n",
    "#             print(file_name)\n",
    "            bucket_list = [0 for g in range(num_rank)] # total: both diagonal and off-diagonal\n",
    "            bucket_list_diagonal = [0 for g in range(num_rank)] # only diagonal\n",
    "            with open(file_name) as f:\n",
    "                line1 = f.readline() \n",
    "                line2 = int(f.readline())\n",
    "                lines = f.readlines()\n",
    "                num_row = int(line1.split()[0])\n",
    "                num_col = int(line1.split()[1])\n",
    "                bucket_length = int(num_row/num_rank)\n",
    "                for i in range(line2):\n",
    "#                     print(lines[i])\n",
    "#                     print(i)\n",
    "#                     print(row)\n",
    "                    row = int(lines[i].split()[0])\n",
    "                    col = int(lines[i].split()[1])\n",
    "                    bucket = int(row/bucket_length)\n",
    "                    if bucket > num_rank - 1: # if we are out of range as a result of rounding bucket_length \\\\\n",
    "                        # just add these outliers to the last rank\n",
    "                        bucket = num_rank - 1\n",
    "                    bucket_list[bucket] += 1\n",
    "                    if col >= bucket*bucket_length and col < (bucket +1) * bucket_length:\n",
    "                        bucket_list_diagonal[bucket] += 1\n",
    "            ratio_diag = np.array(bucket_list_diagonal)/np.array(bucket_list)\n",
    "            # ratio of diag over total (both diagonal and off-diagonal)\n",
    "            if splitted_file_name[1] == 'A.txt': # A matrix is being used for both layers\n",
    "                key1 = dataset + '_L1_AXW'\n",
    "                key2 = dataset + '_L2_AXW'\n",
    "                dict_packet_length[key1] = bucket_list\n",
    "                dict_packet_length[key2] = bucket_list\n",
    "                dict_ratio[key1] = ratio_diag\n",
    "                dict_ratio[key2] = ratio_diag\n",
    "            elif splitted_file_name[1] == 'feat': \n",
    "                if splitted_file_name[2] == 'L1.txt':\n",
    "                    key = dataset + '_L1_XW'\n",
    "                    dict_packet_length[key] = bucket_list\n",
    "                    dict_ratio[key] = ratio_diag\n",
    "                elif splitted_file_name[2] == 'L2.txt':\n",
    "                    key = dataset + '_L2_XW'\n",
    "                    dict_packet_length[key] = bucket_list\n",
    "                    dict_ratio[key] = ratio_diag\n",
    "                else:\n",
    "                    print('unsupported file name')\n",
    "            else:\n",
    "                print('unsupported file name')\n",
    "    return dict_packet_length, dict_ratio\n",
    "#     return dict_packet_length\n",
    "# print(get_packetLength_per_rank(file_name, num_rank))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'Pubmed_L1_AXW': [195, 191, 185, 191, 187, 260, 324, 296, 188, 290, 223, 229, 319, 302, 198, 169, 225, 182, 183, 297, 191, 208, 187, 213, 160, 172, 189, 229, 219, 380, 331, 348, 273, 230, 220, 247, 396, 282, 237, 261, 212, 249, 272, 252, 221, 238, 261, 678, 344, 255, 414, 232, 285, 203, 267, 284, 355, 259, 366, 455, 299, 526, 727, 281, 594, 576, 616, 632, 665, 639, 730, 754, 592, 423, 664, 647, 766, 958, 1362, 693, 1313, 1164, 1115, 1031, 344, 401, 377, 907, 1086, 1037, 1278, 1284, 692, 1118, 697, 512, 1257, 1025, 875, 1069, 807, 1071, 808, 764, 440, 536, 392, 380, 418, 690, 542, 507, 372, 389, 590, 595, 555, 349, 426, 639, 825, 1561, 1731, 1052, 712, 1281, 1313, 554, 1412, 1789, 817, 658, 827, 792, 869, 550, 551, 590, 1017, 2575, 1935, 2703, 1695, 2137], 'Pubmed_L2_AXW': [195, 191, 185, 191, 187, 260, 324, 296, 188, 290, 223, 229, 319, 302, 198, 169, 225, 182, 183, 297, 191, 208, 187, 213, 160, 172, 189, 229, 219, 380, 331, 348, 273, 230, 220, 247, 396, 282, 237, 261, 212, 249, 272, 252, 221, 238, 261, 678, 344, 255, 414, 232, 285, 203, 267, 284, 355, 259, 366, 455, 299, 526, 727, 281, 594, 576, 616, 632, 665, 639, 730, 754, 592, 423, 664, 647, 766, 958, 1362, 693, 1313, 1164, 1115, 1031, 344, 401, 377, 907, 1086, 1037, 1278, 1284, 692, 1118, 697, 512, 1257, 1025, 875, 1069, 807, 1071, 808, 764, 440, 536, 392, 380, 418, 690, 542, 507, 372, 389, 590, 595, 555, 349, 426, 639, 825, 1561, 1731, 1052, 712, 1281, 1313, 554, 1412, 1789, 817, 658, 827, 792, 869, 550, 551, 590, 1017, 2575, 1935, 2703, 1695, 2137], 'Citeseer_L1_AXW': [47, 38, 44, 40, 44, 31, 39, 28, 32, 36, 30, 30, 28, 32, 26, 37, 28, 27, 33, 30, 31, 29, 32, 38, 27, 30, 41, 40, 42, 31, 37, 29, 46, 41, 27, 26, 50, 40, 61, 34, 28, 34, 25, 35, 32, 29, 34, 35, 24, 32, 43, 35, 43, 47, 31, 38, 46, 54, 80, 55, 42, 37, 58, 56, 112, 43, 58, 49, 69, 87, 50, 39, 70, 67, 47, 67, 52, 49, 39, 57, 70, 67, 73, 127, 71, 48, 81, 56, 40, 63, 111, 92, 91, 76, 73, 110, 58, 69, 64, 91, 188, 87, 159, 197, 76, 65, 65, 51, 116, 129, 96, 87, 212, 65, 84, 102, 78, 128, 133, 105, 114, 76, 180, 71, 80, 80, 57, 92, 96, 57, 61, 88, 108, 123, 82, 63, 62, 95, 92, 74, 52, 108, 92, 131], 'Citeseer_L2_AXW': [47, 38, 44, 40, 44, 31, 39, 28, 32, 36, 30, 30, 28, 32, 26, 37, 28, 27, 33, 30, 31, 29, 32, 38, 27, 30, 41, 40, 42, 31, 37, 29, 46, 41, 27, 26, 50, 40, 61, 34, 28, 34, 25, 35, 32, 29, 34, 35, 24, 32, 43, 35, 43, 47, 31, 38, 46, 54, 80, 55, 42, 37, 58, 56, 112, 43, 58, 49, 69, 87, 50, 39, 70, 67, 47, 67, 52, 49, 39, 57, 70, 67, 73, 127, 71, 48, 81, 56, 40, 63, 111, 92, 91, 76, 73, 110, 58, 69, 64, 91, 188, 87, 159, 197, 76, 65, 65, 51, 116, 129, 96, 87, 212, 65, 84, 102, 78, 128, 133, 105, 114, 76, 180, 71, 80, 80, 57, 92, 96, 57, 61, 88, 108, 123, 82, 63, 62, 95, 92, 74, 52, 108, 92, 131], 'Reddit_L2_XW': [17029, 15933, 11429, 19013, 10320, 25693, 13838, 22510, 25871, 15592, 13900, 17717, 6074, 3773, 9206, 6590, 3910, 17336, 24091, 15710, 6238, 5412, 4119, 3985, 3839, 3420, 6025, 3169, 2976, 2881, 4359, 3363, 3871, 6499, 2860, 4975, 4305, 5382, 4490, 2233, 1992, 1425, 3480, 2347, 3655, 2712, 2536, 2038, 2419, 2894, 4593, 2107, 2364, 1939, 2558, 1823, 4086, 4987, 1671, 5699, 1544, 762, 3077, 2022, 1015, 4050, 3680, 5900, 1426, 824, 3990, 4411, 3484, 3763, 2226, 1435, 1193, 6167, 4668, 3266, 1912, 1990, 3163, 562, 5463, 853, 2145, 1551, 1369, 2623, 3167, 1749, 1108, 2281, 1952, 591, 1140, 1669, 285, 4450, 983, 3522, 658, 2548, 3787, 592, 5097, 439, 512, 246, 1379, 1400, 451, 289, 855, 2325, 581, 1002, 1876, 1281, 243, 1696, 977, 1442, 5904, 322, 1315, 682, 906, 1039, 4862, 919, 1606, 3106, 6424, 1106, 918, 1294, 565, 1582, 672, 790, 89, 579], 'Citeseer_L1_XW': [789, 702, 741, 708, 741, 763, 767, 733, 706, 767, 715, 682, 728, 718, 723, 730, 747, 697, 708, 677, 733, 707, 713, 720, 665, 764, 709, 742, 753, 674, 727, 744, 682, 649, 703, 746, 724, 687, 670, 714, 750, 663, 698, 679, 716, 751, 730, 725, 682, 652, 698, 687, 655, 719, 740, 714, 737, 793, 736, 721, 723, 693, 717, 719, 824, 774, 769, 729, 757, 704, 721, 721, 716, 712, 714, 752, 757, 686, 710, 702, 711, 723, 711, 703, 697, 724, 723, 744, 738, 725, 750, 738, 737, 769, 695, 746, 766, 745, 742, 731, 760, 768, 791, 697, 719, 764, 737, 727, 714, 714, 764, 780, 766, 731, 706, 729, 742, 711, 745, 728, 683, 698, 773, 722, 764, 747, 734, 772, 781, 734, 723, 710, 795, 794, 730, 666, 763, 722, 805, 756, 707, 715, 713, 1133], 'Pubmed_L2_XW': [1730, 1756, 1741, 1739, 1725, 1747, 1737, 1714, 1719, 1746, 1745, 1748, 1737, 1738, 1752, 1753, 1764, 1746, 1755, 1742, 1743, 1708, 1735, 1742, 1752, 1721, 1735, 1724, 1756, 1748, 1758, 1734, 1715, 1720, 1691, 1648, 1723, 1739, 1722, 1702, 1717, 1744, 1756, 1754, 1740, 1741, 1736, 1752, 1709, 1693, 1742, 1702, 1701, 1700, 1718, 1693, 1697, 1651, 1736, 1727, 1728, 1676, 1678, 1709, 1731, 1732, 1700, 1733, 1705, 1700, 1674, 1717, 1612, 1724, 1701, 1721, 1720, 1732, 1720, 1680, 1647, 1621, 1555, 1619, 1709, 1698, 1727, 1693, 1657, 1686, 1719, 1700, 1696, 1669, 1712, 1685, 1577, 1608, 1637, 1530, 1667, 1699, 1670, 1691, 1699, 1690, 1636, 1739, 1720, 1711, 1693, 1706, 1673, 1640, 1703, 1692, 1720, 1690, 1722, 1663, 1634, 1571, 1599, 1649, 1731, 1693, 1654, 1626, 1490, 1614, 1642, 1696, 1714, 1687, 1642, 1638, 1657, 1555, 1514, 1635, 1627, 1569, 1648, 3191], 'Cora_L2_XW': [248, 222, 247, 215, 236, 252, 248, 197, 250, 244, 238, 250, 248, 243, 245, 248, 243, 237, 243, 226, 247, 243, 228, 231, 250, 245, 252, 231, 247, 239, 241, 234, 238, 229, 228, 251, 246, 251, 249, 245, 248, 245, 232, 244, 247, 242, 240, 248, 247, 252, 250, 237, 248, 251, 240, 243, 252, 249, 243, 251, 247, 239, 252, 250, 247, 246, 226, 233, 211, 236, 244, 243, 249, 243, 237, 249, 238, 246, 232, 232, 244, 240, 238, 245, 249, 243, 251, 249, 244, 249, 248, 248, 241, 235, 245, 252, 249, 239, 225, 249, 249, 246, 250, 248, 248, 245, 253, 248, 246, 246, 204, 233, 239, 251, 249, 245, 247, 253, 247, 249, 248, 250, 248, 250, 247, 245, 252, 247, 250, 252, 256, 255, 254, 209, 226, 246, 252, 252, 244, 239, 239, 247, 248, 1829], 'Cora_L1_XW': [292, 216, 321, 329, 271, 331, 294, 339, 256, 331, 316, 322, 289, 319, 352, 302, 304, 343, 336, 363, 281, 373, 366, 323, 294, 318, 314, 321, 319, 353, 358, 330, 347, 270, 315, 337, 329, 312, 330, 347, 372, 342, 328, 322, 361, 314, 257, 347, 334, 307, 304, 352, 327, 321, 356, 281, 334, 336, 313, 354, 314, 364, 313, 365, 332, 341, 319, 334, 341, 374, 307, 345, 348, 333, 344, 341, 361, 299, 319, 279, 341, 295, 316, 354, 308, 250, 287, 320, 338, 368, 344, 366, 374, 378, 329, 377, 298, 334, 300, 342, 354, 367, 363, 327, 364, 313, 314, 343, 345, 371, 295, 352, 343, 375, 310, 320, 349, 321, 288, 338, 352, 359, 306, 334, 365, 323, 325, 351, 332, 345, 345, 294, 367, 358, 349, 334, 292, 332, 224, 241, 283, 351, 320, 2365], 'Pubmed_L1_XW': [5614, 6145, 5649, 6037, 6036, 6079, 6004, 5954, 6076, 6540, 6045, 7002, 6150, 6185, 6533, 6178, 6253, 6991, 6008, 5674, 7392, 6850, 6460, 6891, 7598, 6325, 7200, 6433, 6476, 6323, 6213, 6343, 6162, 5984, 6292, 6538, 7290, 6180, 7477, 7055, 7290, 6842, 6374, 6909, 7270, 6829, 7442, 6389, 7309, 6959, 7403, 7364, 6567, 6841, 6244, 6122, 6703, 5924, 6333, 7254, 7802, 7257, 6953, 7203, 6673, 6340, 6996, 6764, 6869, 7241, 6652, 6906, 6637, 6372, 6108, 6910, 6222, 6089, 6381, 6252, 6440, 5836, 5988, 6513, 7499, 7618, 7849, 6099, 7566, 7137, 6884, 6804, 6706, 6993, 7461, 7333, 6418, 6736, 6396, 6049, 6238, 6976, 8157, 7658, 7631, 7201, 7106, 7490, 6925, 7126, 6983, 7203, 7296, 8141, 8073, 7982, 8282, 8137, 8807, 7683, 6063, 6211, 5834, 6617, 6622, 6392, 6191, 6593, 6236, 6896, 8287, 8132, 7590, 7758, 7655, 7611, 7265, 6401, 5960, 7742, 7275, 6761, 7859, 13030], 'Citeseer_L2_XW': [241, 248, 251, 249, 240, 227, 242, 238, 251, 241, 253, 253, 249, 253, 251, 250, 239, 249, 246, 248, 253, 250, 253, 252, 248, 245, 239, 240, 247, 243, 252, 253, 253, 253, 253, 253, 253, 242, 249, 250, 247, 251, 249, 253, 253, 250, 242, 253, 251, 253, 248, 248, 244, 246, 247, 237, 252, 240, 251, 246, 252, 247, 252, 248, 238, 252, 246, 249, 247, 247, 250, 253, 244, 250, 245, 241, 250, 250, 247, 243, 244, 251, 248, 251, 252, 252, 241, 252, 247, 247, 247, 245, 251, 251, 252, 249, 245, 245, 249, 246, 252, 244, 251, 248, 238, 251, 251, 233, 245, 249, 252, 253, 237, 250, 249, 245, 250, 250, 251, 245, 244, 230, 249, 244, 244, 242, 247, 240, 249, 246, 236, 240, 243, 244, 238, 243, 241, 246, 240, 240, 251, 249, 244, 401], 'Reddit_L1_AXW': [14841, 31207, 31819, 77017, 79679, 143415, 75311, 171477, 241497, 140388, 163263, 168375, 100310, 108264, 336990, 100403, 114905, 223917, 278981, 250483, 177043, 155052, 255359, 238232, 200811, 265891, 234867, 154827, 209737, 227353, 229420, 241099, 235990, 541186, 262777, 273282, 308978, 283222, 354767, 293859, 304970, 505445, 400296, 443164, 301859, 428509, 499623, 461742, 428965, 318807, 621967, 407403, 451297, 506209, 550042, 610056, 513638, 436212, 653872, 563361, 516671, 632168, 425285, 561496, 517756, 618022, 781769, 650698, 671806, 868464, 606445, 618185, 945023, 759022, 630229, 929588, 1028481, 835808, 645287, 1167609, 967847, 674717, 970331, 1120391, 842010, 998140, 857019, 996476, 860024, 908100, 765724, 1110668, 1244924, 905806, 865348, 1091424, 1240387, 1202121, 1376797, 1412523, 1112362, 1072892, 1085831, 1014204, 1106959, 1671370, 848015, 1162934, 1090951, 1007657, 1214557, 1307409, 937878, 1175570, 1212202, 1118377, 1188037, 1225715, 923893, 1185524, 909026, 1320981, 1214931, 1357039, 1346302, 1477230, 1191264, 1140367, 1651124, 1299965, 1395145, 1138473, 1601956, 1414497, 1322256, 1335167, 1442608, 1403714, 1425597, 1252904, 1366273, 6980397, 3700808, 1041211], 'Reddit_L2_AXW': [14841, 31207, 31819, 77017, 79679, 143415, 75311, 171477, 241497, 140388, 163263, 168375, 100310, 108264, 336990, 100403, 114905, 223917, 278981, 250483, 177043, 155052, 255359, 238232, 200811, 265891, 234867, 154827, 209737, 227353, 229420, 241099, 235990, 541186, 262777, 273282, 308978, 283222, 354767, 293859, 304970, 505445, 400296, 443164, 301859, 428509, 499623, 461742, 428965, 318807, 621967, 407403, 451297, 506209, 550042, 610056, 513638, 436212, 653872, 563361, 516671, 632168, 425285, 561496, 517756, 618022, 781769, 650698, 671806, 868464, 606445, 618185, 945023, 759022, 630229, 929588, 1028481, 835808, 645287, 1167609, 967847, 674717, 970331, 1120391, 842010, 998140, 857019, 996476, 860024, 908100, 765724, 1110668, 1244924, 905806, 865348, 1091424, 1240387, 1202121, 1376797, 1412523, 1112362, 1072892, 1085831, 1014204, 1106959, 1671370, 848015, 1162934, 1090951, 1007657, 1214557, 1307409, 937878, 1175570, 1212202, 1118377, 1188037, 1225715, 923893, 1185524, 909026, 1320981, 1214931, 1357039, 1346302, 1477230, 1191264, 1140367, 1651124, 1299965, 1395145, 1138473, 1601956, 1414497, 1322256, 1335167, 1442608, 1403714, 1425597, 1252904, 1366273, 6980397, 3700808, 1041211], 'Cora_L1_AXW': [70, 46, 35, 42, 18, 18, 40, 58, 24, 19, 22, 19, 29, 41, 31, 41, 53, 49, 55, 51, 46, 44, 65, 39, 28, 49, 30, 37, 40, 51, 52, 46, 53, 45, 41, 45, 52, 37, 45, 74, 63, 53, 67, 73, 74, 61, 52, 51, 65, 47, 58, 67, 39, 46, 48, 57, 53, 49, 71, 71, 63, 58, 92, 69, 59, 57, 63, 62, 89, 71, 64, 75, 59, 119, 70, 44, 79, 149, 209, 113, 86, 72, 65, 54, 40, 37, 50, 50, 83, 76, 75, 85, 78, 64, 73, 66, 54, 119, 94, 64, 64, 77, 76, 58, 79, 66, 95, 157, 83, 81, 118, 161, 110, 56, 130, 96, 237, 75, 92, 94, 51, 76, 59, 166, 82, 118, 79, 88, 66, 94, 77, 45, 26, 129, 60, 114, 79, 52, 56, 62, 107, 94, 106, 771], 'Cora_L2_AXW': [70, 46, 35, 42, 18, 18, 40, 58, 24, 19, 22, 19, 29, 41, 31, 41, 53, 49, 55, 51, 46, 44, 65, 39, 28, 49, 30, 37, 40, 51, 52, 46, 53, 45, 41, 45, 52, 37, 45, 74, 63, 53, 67, 73, 74, 61, 52, 51, 65, 47, 58, 67, 39, 46, 48, 57, 53, 49, 71, 71, 63, 58, 92, 69, 59, 57, 63, 62, 89, 71, 64, 75, 59, 119, 70, 44, 79, 149, 209, 113, 86, 72, 65, 54, 40, 37, 50, 50, 83, 76, 75, 85, 78, 64, 73, 66, 54, 119, 94, 64, 64, 77, 76, 58, 79, 66, 95, 157, 83, 81, 118, 161, 110, 56, 130, 96, 237, 75, 92, 94, 51, 76, 59, 166, 82, 118, 79, 88, 66, 94, 77, 45, 26, 129, 60, 114, 79, 52, 56, 62, 107, 94, 106, 771]}\n",
      "-------------------------------------------\n",
      "{'Pubmed_L1_AXW': array([0.45128205, 0.04188482, 0.03243243, 0.09424084, 0.06417112,\n",
      "       0.03846154, 0.02469136, 0.12162162, 0.03191489, 0.03448276,\n",
      "       0.01793722, 0.02620087, 0.02821317, 0.09271523, 0.01010101,\n",
      "       0.        , 0.04444444, 0.        , 0.        , 0.02020202,\n",
      "       0.        , 0.00961538, 0.        , 0.02816901, 0.        ,\n",
      "       0.01162791, 0.        , 0.00873362, 0.02739726, 0.04736842,\n",
      "       0.03625378, 0.06321839, 0.01465201, 0.00869565, 0.04545455,\n",
      "       0.00809717, 0.03030303, 0.04964539, 0.02531646, 0.01532567,\n",
      "       0.        , 0.02409639, 0.02205882, 0.03174603, 0.        ,\n",
      "       0.01680672, 0.00766284, 0.12979351, 0.01162791, 0.03137255,\n",
      "       0.05797101, 0.        , 0.01403509, 0.        , 0.01498127,\n",
      "       0.        , 0.02253521, 0.03088803, 0.04371585, 0.04835165,\n",
      "       0.00668896, 0.02661597, 0.01650619, 0.00711744, 0.04713805,\n",
      "       0.03472222, 0.02272727, 0.0664557 , 0.02406015, 0.01564945,\n",
      "       0.03013699, 0.00795756, 0.02027027, 0.01891253, 0.04216867,\n",
      "       0.02472952, 0.06005222, 0.07515658, 0.09251101, 0.03174603,\n",
      "       0.08377761, 0.0395189 , 0.12914798, 0.05625606, 0.01744186,\n",
      "       0.03491272, 0.00530504, 0.10363837, 0.04788214, 0.01735776,\n",
      "       0.09859155, 0.03271028, 0.00867052, 0.04830054, 0.02295552,\n",
      "       0.01953125, 0.06205251, 0.0204878 , 0.048     , 0.09915809,\n",
      "       0.05452292, 0.04295051, 0.11386139, 0.12041885, 0.01363636,\n",
      "       0.03731343, 0.01530612, 0.05789474, 0.03827751, 0.05217391,\n",
      "       0.04428044, 0.05522682, 0.01075269, 0.01028278, 0.0440678 ,\n",
      "       0.04369748, 0.01441441, 0.        , 0.00469484, 0.04694836,\n",
      "       0.03393939, 0.13709161, 0.10629694, 0.07794677, 0.03370787,\n",
      "       0.0952381 , 0.05940594, 0.02707581, 0.14872521, 0.06260481,\n",
      "       0.07833537, 0.01823708, 0.02902056, 0.02020202, 0.01611047,\n",
      "       0.01818182, 0.0508167 , 0.02711864, 0.0806293 , 0.03029126,\n",
      "       0.0248062 , 0.05845357, 0.0979351 , 0.12821713]), 'Pubmed_L2_AXW': array([0.45128205, 0.04188482, 0.03243243, 0.09424084, 0.06417112,\n",
      "       0.03846154, 0.02469136, 0.12162162, 0.03191489, 0.03448276,\n",
      "       0.01793722, 0.02620087, 0.02821317, 0.09271523, 0.01010101,\n",
      "       0.        , 0.04444444, 0.        , 0.        , 0.02020202,\n",
      "       0.        , 0.00961538, 0.        , 0.02816901, 0.        ,\n",
      "       0.01162791, 0.        , 0.00873362, 0.02739726, 0.04736842,\n",
      "       0.03625378, 0.06321839, 0.01465201, 0.00869565, 0.04545455,\n",
      "       0.00809717, 0.03030303, 0.04964539, 0.02531646, 0.01532567,\n",
      "       0.        , 0.02409639, 0.02205882, 0.03174603, 0.        ,\n",
      "       0.01680672, 0.00766284, 0.12979351, 0.01162791, 0.03137255,\n",
      "       0.05797101, 0.        , 0.01403509, 0.        , 0.01498127,\n",
      "       0.        , 0.02253521, 0.03088803, 0.04371585, 0.04835165,\n",
      "       0.00668896, 0.02661597, 0.01650619, 0.00711744, 0.04713805,\n",
      "       0.03472222, 0.02272727, 0.0664557 , 0.02406015, 0.01564945,\n",
      "       0.03013699, 0.00795756, 0.02027027, 0.01891253, 0.04216867,\n",
      "       0.02472952, 0.06005222, 0.07515658, 0.09251101, 0.03174603,\n",
      "       0.08377761, 0.0395189 , 0.12914798, 0.05625606, 0.01744186,\n",
      "       0.03491272, 0.00530504, 0.10363837, 0.04788214, 0.01735776,\n",
      "       0.09859155, 0.03271028, 0.00867052, 0.04830054, 0.02295552,\n",
      "       0.01953125, 0.06205251, 0.0204878 , 0.048     , 0.09915809,\n",
      "       0.05452292, 0.04295051, 0.11386139, 0.12041885, 0.01363636,\n",
      "       0.03731343, 0.01530612, 0.05789474, 0.03827751, 0.05217391,\n",
      "       0.04428044, 0.05522682, 0.01075269, 0.01028278, 0.0440678 ,\n",
      "       0.04369748, 0.01441441, 0.        , 0.00469484, 0.04694836,\n",
      "       0.03393939, 0.13709161, 0.10629694, 0.07794677, 0.03370787,\n",
      "       0.0952381 , 0.05940594, 0.02707581, 0.14872521, 0.06260481,\n",
      "       0.07833537, 0.01823708, 0.02902056, 0.02020202, 0.01611047,\n",
      "       0.01818182, 0.0508167 , 0.02711864, 0.0806293 , 0.03029126,\n",
      "       0.0248062 , 0.05845357, 0.0979351 , 0.12821713]), 'Citeseer_L1_AXW': array([1.        , 0.94736842, 0.95454545, 0.95      , 0.93181818,\n",
      "       0.96774194, 1.        , 0.96428571, 0.9375    , 0.94444444,\n",
      "       0.93333333, 0.93333333, 0.92857143, 0.9375    , 0.92307692,\n",
      "       0.97297297, 1.        , 1.        , 0.96969697, 0.96666667,\n",
      "       0.96774194, 0.96551724, 0.90625   , 0.89473684, 0.96296296,\n",
      "       1.        , 0.97560976, 0.95      , 0.95238095, 0.90322581,\n",
      "       0.91891892, 0.89655172, 0.86956522, 0.87804878, 0.96296296,\n",
      "       0.96153846, 0.96      , 0.95      , 0.96721311, 0.94117647,\n",
      "       0.92857143, 0.94117647, 0.92      , 0.94285714, 0.9375    ,\n",
      "       0.96551724, 0.91176471, 0.91428571, 0.91666667, 0.9375    ,\n",
      "       0.97674419, 0.8       , 0.69767442, 0.55319149, 0.09677419,\n",
      "       0.13157895, 0.13043478, 0.12962963, 0.35      , 0.18181818,\n",
      "       0.28571429, 0.13513514, 0.27586207, 0.26785714, 0.26785714,\n",
      "       0.04651163, 0.13793103, 0.18367347, 0.11594203, 0.11494253,\n",
      "       0.12      , 0.        , 0.05714286, 0.10447761, 0.06382979,\n",
      "       0.05970149, 0.07692308, 0.10204082, 0.12820513, 0.1754386 ,\n",
      "       0.11428571, 0.04477612, 0.08219178, 0.1023622 , 0.07042254,\n",
      "       0.04166667, 0.14814815, 0.17857143, 0.125     , 0.        ,\n",
      "       0.16216216, 0.07608696, 0.04395604, 0.05263158, 0.02739726,\n",
      "       0.15454545, 0.0862069 , 0.07246377, 0.125     , 0.23076923,\n",
      "       0.09574468, 0.16091954, 0.11320755, 0.04060914, 0.05263158,\n",
      "       0.18461538, 0.2       , 0.11764706, 0.10344828, 0.06976744,\n",
      "       0.08333333, 0.16091954, 0.30660377, 0.15384615, 0.16666667,\n",
      "       0.17647059, 0.05128205, 0.0625    , 0.18045113, 0.06666667,\n",
      "       0.10526316, 0.09210526, 0.17777778, 0.05633803, 0.075     ,\n",
      "       0.175     , 0.0877193 , 0.14130435, 0.125     , 0.10526316,\n",
      "       0.04918033, 0.02272727, 0.27777778, 0.04878049, 0.12195122,\n",
      "       0.06349206, 0.        , 0.06315789, 0.0326087 , 0.08108108,\n",
      "       0.03846154, 0.12037037, 0.09782609, 0.51145038]), 'Citeseer_L2_AXW': array([1.        , 0.94736842, 0.95454545, 0.95      , 0.93181818,\n",
      "       0.96774194, 1.        , 0.96428571, 0.9375    , 0.94444444,\n",
      "       0.93333333, 0.93333333, 0.92857143, 0.9375    , 0.92307692,\n",
      "       0.97297297, 1.        , 1.        , 0.96969697, 0.96666667,\n",
      "       0.96774194, 0.96551724, 0.90625   , 0.89473684, 0.96296296,\n",
      "       1.        , 0.97560976, 0.95      , 0.95238095, 0.90322581,\n",
      "       0.91891892, 0.89655172, 0.86956522, 0.87804878, 0.96296296,\n",
      "       0.96153846, 0.96      , 0.95      , 0.96721311, 0.94117647,\n",
      "       0.92857143, 0.94117647, 0.92      , 0.94285714, 0.9375    ,\n",
      "       0.96551724, 0.91176471, 0.91428571, 0.91666667, 0.9375    ,\n",
      "       0.97674419, 0.8       , 0.69767442, 0.55319149, 0.09677419,\n",
      "       0.13157895, 0.13043478, 0.12962963, 0.35      , 0.18181818,\n",
      "       0.28571429, 0.13513514, 0.27586207, 0.26785714, 0.26785714,\n",
      "       0.04651163, 0.13793103, 0.18367347, 0.11594203, 0.11494253,\n",
      "       0.12      , 0.        , 0.05714286, 0.10447761, 0.06382979,\n",
      "       0.05970149, 0.07692308, 0.10204082, 0.12820513, 0.1754386 ,\n",
      "       0.11428571, 0.04477612, 0.08219178, 0.1023622 , 0.07042254,\n",
      "       0.04166667, 0.14814815, 0.17857143, 0.125     , 0.        ,\n",
      "       0.16216216, 0.07608696, 0.04395604, 0.05263158, 0.02739726,\n",
      "       0.15454545, 0.0862069 , 0.07246377, 0.125     , 0.23076923,\n",
      "       0.09574468, 0.16091954, 0.11320755, 0.04060914, 0.05263158,\n",
      "       0.18461538, 0.2       , 0.11764706, 0.10344828, 0.06976744,\n",
      "       0.08333333, 0.16091954, 0.30660377, 0.15384615, 0.16666667,\n",
      "       0.17647059, 0.05128205, 0.0625    , 0.18045113, 0.06666667,\n",
      "       0.10526316, 0.09210526, 0.17777778, 0.05633803, 0.075     ,\n",
      "       0.175     , 0.0877193 , 0.14130435, 0.125     , 0.10526316,\n",
      "       0.04918033, 0.02272727, 0.27777778, 0.04878049, 0.12195122,\n",
      "       0.06349206, 0.        , 0.06315789, 0.0326087 , 0.08108108,\n",
      "       0.03846154, 0.12037037, 0.09782609, 0.51145038]), 'Reddit_L2_XW': array([1., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0.]), 'Citeseer_L1_XW': array([0.00633714, 0.00712251, 0.00809717, 0.00282486, 0.00404858,\n",
      "       0.00917431, 0.00391134, 0.02728513, 0.00424929, 0.        ,\n",
      "       0.00699301, 0.00733138, 0.00412088, 0.00557103, 0.        ,\n",
      "       0.00273973, 0.00267738, 0.0071736 , 0.00282486, 0.00295421,\n",
      "       0.00682128, 0.00565771, 0.0056101 , 0.00972222, 0.01654135,\n",
      "       0.0065445 , 0.01833568, 0.01212938, 0.        , 0.00148368,\n",
      "       0.        , 0.01075269, 0.01026393, 0.00616333, 0.00142248,\n",
      "       0.02144772, 0.01243094, 0.01746725, 0.00298507, 0.00560224,\n",
      "       0.00133333, 0.00754148, 0.00143266, 0.01178203, 0.00139665,\n",
      "       0.02396804, 0.00821918, 0.01103448, 0.00293255, 0.        ,\n",
      "       0.01146132, 0.        , 0.00305344, 0.00278164, 0.00810811,\n",
      "       0.00560224, 0.00814111, 0.0037831 , 0.00543478, 0.        ,\n",
      "       0.00138313, 0.002886  , 0.0013947 , 0.        , 0.00242718,\n",
      "       0.00258398, 0.        , 0.00411523, 0.00528402, 0.00710227,\n",
      "       0.01664355, 0.00693481, 0.00139665, 0.00561798, 0.00280112,\n",
      "       0.00797872, 0.001321  , 0.00145773, 0.00704225, 0.00569801,\n",
      "       0.00562588, 0.        , 0.00421941, 0.00711238, 0.00286944,\n",
      "       0.00276243, 0.01521438, 0.        , 0.00813008, 0.00551724,\n",
      "       0.01466667, 0.00271003, 0.00135685, 0.00780234, 0.        ,\n",
      "       0.00938338, 0.00913838, 0.00939597, 0.00673854, 0.00683995,\n",
      "       0.00394737, 0.01302083, 0.00126422, 0.00573888, 0.0069541 ,\n",
      "       0.0039267 , 0.0027137 , 0.00275103, 0.00840336, 0.00980392,\n",
      "       0.0104712 , 0.02307692, 0.00130548, 0.00820793, 0.00141643,\n",
      "       0.00548697, 0.00808625, 0.00421941, 0.02281879, 0.01785714,\n",
      "       0.00439239, 0.01002865, 0.00129366, 0.00415512, 0.0065445 ,\n",
      "       0.00535475, 0.00544959, 0.00906736, 0.00512164, 0.00953678,\n",
      "       0.00414938, 0.01126761, 0.00503145, 0.00251889, 0.00547945,\n",
      "       0.0045045 , 0.00524246, 0.00554017, 0.        , 0.00529101,\n",
      "       0.00565771, 0.01118881, 0.00981767, 0.0070609 ]), 'Pubmed_L2_XW': array([1., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0.]), 'Cora_L2_XW': array([1., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0.]), 'Cora_L1_XW': array([0.01712329, 0.01851852, 0.00623053, 0.01519757, 0.00738007,\n",
      "       0.01812689, 0.0170068 , 0.00589971, 0.0078125 , 0.0060423 ,\n",
      "       0.00632911, 0.02173913, 0.02076125, 0.00940439, 0.00568182,\n",
      "       0.00662252, 0.        , 0.00291545, 0.00892857, 0.00550964,\n",
      "       0.00355872, 0.01340483, 0.01639344, 0.00309598, 0.        ,\n",
      "       0.01572327, 0.00636943, 0.00934579, 0.02821317, 0.01699717,\n",
      "       0.01396648, 0.        , 0.00288184, 0.0037037 , 0.02539683,\n",
      "       0.00593472, 0.00607903, 0.00641026, 0.01818182, 0.00864553,\n",
      "       0.01612903, 0.02339181, 0.00914634, 0.02484472, 0.        ,\n",
      "       0.00636943, 0.01167315, 0.00864553, 0.01796407, 0.00325733,\n",
      "       0.01315789, 0.01420455, 0.00611621, 0.00623053, 0.01123596,\n",
      "       0.00355872, 0.00898204, 0.        , 0.        , 0.02542373,\n",
      "       0.00636943, 0.        , 0.01597444, 0.01369863, 0.00903614,\n",
      "       0.05865103, 0.00626959, 0.04191617, 0.01466276, 0.01604278,\n",
      "       0.07491857, 0.02318841, 0.01724138, 0.01501502, 0.01453488,\n",
      "       0.03519062, 0.0166205 , 0.02006689, 0.00626959, 0.00716846,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        ]), 'Pubmed_L1_XW': array([0.4754186 , 0.27371847, 0.17171181, 0.07122743, 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        , 0.        ,\n",
      "       0.        , 0.        , 0.        , 0.        ]), 'Citeseer_L2_XW': array([1., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0., 0.,\n",
      "       0., 0., 0., 0., 0., 0., 0., 0.]), 'Reddit_L1_AXW': array([0.09568088, 0.08805717, 0.10999717, 0.11426049, 0.1540933 ,\n",
      "       0.16956385, 0.1018178 , 0.19453338, 0.23469443, 0.13106533,\n",
      "       0.11168483, 0.20147884, 0.09085834, 0.07433681, 0.24769874,\n",
      "       0.1413902 , 0.11230147, 0.13561275, 0.24371552, 0.19312289,\n",
      "       0.11423214, 0.08203699, 0.13767284, 0.11387219, 0.09755442,\n",
      "       0.10902212, 0.19040563, 0.05067592, 0.06377511, 0.08274357,\n",
      "       0.07828437, 0.09501491, 0.05334124, 0.34769562, 0.06256255,\n",
      "       0.09098294, 0.09925626, 0.13604875, 0.09669445, 0.0703943 ,\n",
      "       0.04969013, 0.1596969 , 0.10566681, 0.09752146, 0.04400068,\n",
      "       0.07267059, 0.13828026, 0.09686795, 0.08433788, 0.0541958 ,\n",
      "       0.19117413, 0.0578199 , 0.08581488, 0.08277214, 0.08215736,\n",
      "       0.09437494, 0.13842044, 0.0993737 , 0.10606051, 0.17180813,\n",
      "       0.04932733, 0.07473646, 0.05513479, 0.05655962, 0.06750284,\n",
      "       0.07212041, 0.14087537, 0.16263766, 0.07249712, 0.12245297,\n",
      "       0.12135973, 0.12729523, 0.34338212, 0.10739346, 0.12889918,\n",
      "       0.12728219, 0.19370509, 0.19538698, 0.10971862, 0.38316423,\n",
      "       0.08131657, 0.08141487, 0.08394043, 0.12447083, 0.29441456,\n",
      "       0.17046907, 0.07286186, 0.08475066, 0.04954048, 0.07139963,\n",
      "       0.09828868, 0.17650819, 0.07532187, 0.15514139, 0.10976162,\n",
      "       0.06603117, 0.05950078, 0.18613434, 0.08922158, 0.16722135,\n",
      "       0.11873473, 0.12598286, 0.10629094, 0.14338338, 0.09485627,\n",
      "       0.08833113, 0.13876641, 0.07260429, 0.12642181, 0.20467282,\n",
      "       0.07118151, 0.07529855, 0.11811771, 0.11192017, 0.08914521,\n",
      "       0.12714317, 0.08137289, 0.06521581, 0.14068729, 0.07500987,\n",
      "       0.09923369, 0.07596476, 0.11041615, 0.10958418, 0.08057776,\n",
      "       0.07700493, 0.08759939, 0.08835577, 0.06402184, 0.11406461,\n",
      "       0.07194091, 0.06414206, 0.0744752 , 0.06595136, 0.07086827,\n",
      "       0.07035075, 0.05745566, 0.06596215, 0.05397458, 0.06077082,\n",
      "       0.04947913, 0.09939836, 0.08060726, 0.06536523]), 'Reddit_L2_AXW': array([0.09568088, 0.08805717, 0.10999717, 0.11426049, 0.1540933 ,\n",
      "       0.16956385, 0.1018178 , 0.19453338, 0.23469443, 0.13106533,\n",
      "       0.11168483, 0.20147884, 0.09085834, 0.07433681, 0.24769874,\n",
      "       0.1413902 , 0.11230147, 0.13561275, 0.24371552, 0.19312289,\n",
      "       0.11423214, 0.08203699, 0.13767284, 0.11387219, 0.09755442,\n",
      "       0.10902212, 0.19040563, 0.05067592, 0.06377511, 0.08274357,\n",
      "       0.07828437, 0.09501491, 0.05334124, 0.34769562, 0.06256255,\n",
      "       0.09098294, 0.09925626, 0.13604875, 0.09669445, 0.0703943 ,\n",
      "       0.04969013, 0.1596969 , 0.10566681, 0.09752146, 0.04400068,\n",
      "       0.07267059, 0.13828026, 0.09686795, 0.08433788, 0.0541958 ,\n",
      "       0.19117413, 0.0578199 , 0.08581488, 0.08277214, 0.08215736,\n",
      "       0.09437494, 0.13842044, 0.0993737 , 0.10606051, 0.17180813,\n",
      "       0.04932733, 0.07473646, 0.05513479, 0.05655962, 0.06750284,\n",
      "       0.07212041, 0.14087537, 0.16263766, 0.07249712, 0.12245297,\n",
      "       0.12135973, 0.12729523, 0.34338212, 0.10739346, 0.12889918,\n",
      "       0.12728219, 0.19370509, 0.19538698, 0.10971862, 0.38316423,\n",
      "       0.08131657, 0.08141487, 0.08394043, 0.12447083, 0.29441456,\n",
      "       0.17046907, 0.07286186, 0.08475066, 0.04954048, 0.07139963,\n",
      "       0.09828868, 0.17650819, 0.07532187, 0.15514139, 0.10976162,\n",
      "       0.06603117, 0.05950078, 0.18613434, 0.08922158, 0.16722135,\n",
      "       0.11873473, 0.12598286, 0.10629094, 0.14338338, 0.09485627,\n",
      "       0.08833113, 0.13876641, 0.07260429, 0.12642181, 0.20467282,\n",
      "       0.07118151, 0.07529855, 0.11811771, 0.11192017, 0.08914521,\n",
      "       0.12714317, 0.08137289, 0.06521581, 0.14068729, 0.07500987,\n",
      "       0.09923369, 0.07596476, 0.11041615, 0.10958418, 0.08057776,\n",
      "       0.07700493, 0.08759939, 0.08835577, 0.06402184, 0.11406461,\n",
      "       0.07194091, 0.06414206, 0.0744752 , 0.06595136, 0.07086827,\n",
      "       0.07035075, 0.05745566, 0.06596215, 0.05397458, 0.06077082,\n",
      "       0.04947913, 0.09939836, 0.08060726, 0.06536523]), 'Cora_L1_AXW': array([0.97142857, 0.91304348, 0.91428571, 0.95238095, 0.88888889,\n",
      "       0.88888889, 0.85      , 0.89655172, 0.91666667, 0.94736842,\n",
      "       1.        , 0.94736842, 0.27586207, 0.14634146, 0.12903226,\n",
      "       0.09756098, 0.11320755, 0.16326531, 0.10909091, 0.11764706,\n",
      "       0.04347826, 0.18181818, 0.15384615, 0.15384615, 0.        ,\n",
      "       0.16326531, 0.13333333, 0.        , 0.1       , 0.19607843,\n",
      "       0.07692308, 0.08695652, 0.0754717 , 0.22222222, 0.14634146,\n",
      "       0.22222222, 0.11538462, 0.10810811, 0.04444444, 0.05405405,\n",
      "       0.06349206, 0.        , 0.02985075, 0.05479452, 0.02702703,\n",
      "       0.13114754, 0.        , 0.07843137, 0.12307692, 0.21276596,\n",
      "       0.10344828, 0.17910448, 0.15384615, 0.08695652, 0.        ,\n",
      "       0.        , 0.03773585, 0.12244898, 0.02816901, 0.33802817,\n",
      "       0.0952381 , 0.06896552, 0.10869565, 0.17391304, 0.13559322,\n",
      "       0.03508772, 0.19047619, 0.22580645, 0.08988764, 0.16901408,\n",
      "       0.0625    , 0.02666667, 0.03389831, 0.16806723, 0.05714286,\n",
      "       0.04545455, 0.07594937, 0.        , 0.10526316, 0.01769912,\n",
      "       0.04651163, 0.02777778, 0.06153846, 0.        , 0.05      ,\n",
      "       0.05405405, 0.16      , 0.36      , 0.        , 0.05263158,\n",
      "       0.05333333, 0.09411765, 0.02564103, 0.0625    , 0.46575342,\n",
      "       0.06060606, 0.03703704, 0.05042017, 0.08510638, 0.15625   ,\n",
      "       0.09375   , 0.        , 0.10526316, 0.03448276, 0.02531646,\n",
      "       0.15151515, 0.02105263, 0.05095541, 0.24096386, 0.12345679,\n",
      "       0.16949153, 0.04968944, 0.03636364, 0.10714286, 0.03076923,\n",
      "       0.0625    , 0.02531646, 0.02666667, 0.06521739, 0.08510638,\n",
      "       0.        , 0.05263158, 0.06779661, 0.02409639, 0.26829268,\n",
      "       0.03389831, 0.10126582, 0.09090909, 0.03030303, 0.0212766 ,\n",
      "       0.05194805, 0.        , 0.        , 0.03100775, 0.        ,\n",
      "       0.0877193 , 0.        , 0.        , 0.32142857, 0.12903226,\n",
      "       0.11214953, 0.19148936, 0.05660377, 0.05188067]), 'Cora_L2_AXW': array([0.97142857, 0.91304348, 0.91428571, 0.95238095, 0.88888889,\n",
      "       0.88888889, 0.85      , 0.89655172, 0.91666667, 0.94736842,\n",
      "       1.        , 0.94736842, 0.27586207, 0.14634146, 0.12903226,\n",
      "       0.09756098, 0.11320755, 0.16326531, 0.10909091, 0.11764706,\n",
      "       0.04347826, 0.18181818, 0.15384615, 0.15384615, 0.        ,\n",
      "       0.16326531, 0.13333333, 0.        , 0.1       , 0.19607843,\n",
      "       0.07692308, 0.08695652, 0.0754717 , 0.22222222, 0.14634146,\n",
      "       0.22222222, 0.11538462, 0.10810811, 0.04444444, 0.05405405,\n",
      "       0.06349206, 0.        , 0.02985075, 0.05479452, 0.02702703,\n",
      "       0.13114754, 0.        , 0.07843137, 0.12307692, 0.21276596,\n",
      "       0.10344828, 0.17910448, 0.15384615, 0.08695652, 0.        ,\n",
      "       0.        , 0.03773585, 0.12244898, 0.02816901, 0.33802817,\n",
      "       0.0952381 , 0.06896552, 0.10869565, 0.17391304, 0.13559322,\n",
      "       0.03508772, 0.19047619, 0.22580645, 0.08988764, 0.16901408,\n",
      "       0.0625    , 0.02666667, 0.03389831, 0.16806723, 0.05714286,\n",
      "       0.04545455, 0.07594937, 0.        , 0.10526316, 0.01769912,\n",
      "       0.04651163, 0.02777778, 0.06153846, 0.        , 0.05      ,\n",
      "       0.05405405, 0.16      , 0.36      , 0.        , 0.05263158,\n",
      "       0.05333333, 0.09411765, 0.02564103, 0.0625    , 0.46575342,\n",
      "       0.06060606, 0.03703704, 0.05042017, 0.08510638, 0.15625   ,\n",
      "       0.09375   , 0.        , 0.10526316, 0.03448276, 0.02531646,\n",
      "       0.15151515, 0.02105263, 0.05095541, 0.24096386, 0.12345679,\n",
      "       0.16949153, 0.04968944, 0.03636364, 0.10714286, 0.03076923,\n",
      "       0.0625    , 0.02531646, 0.02666667, 0.06521739, 0.08510638,\n",
      "       0.        , 0.05263158, 0.06779661, 0.02409639, 0.26829268,\n",
      "       0.03389831, 0.10126582, 0.09090909, 0.03030303, 0.0212766 ,\n",
      "       0.05194805, 0.        , 0.        , 0.03100775, 0.        ,\n",
      "       0.0877193 , 0.        , 0.        , 0.32142857, 0.12903226,\n",
      "       0.11214953, 0.19148936, 0.05660377, 0.05188067])}\n"
     ]
    }
   ],
   "source": [
    "dict_packet_length, ratio_diag = get_packetLength_per_rank(144)\n",
    "print(dict_packet_length)\n",
    "print('-------------------------------------------')\n",
    "print(ratio_diag)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "from constant import *\n",
    "import math\n",
    "import random as ra\n",
    "\n",
    "\n",
    "def sweep(sweep_threshold, sweep_step, payload_length, num_port):\n",
    "    # payload_length is a list and is in Bytes\n",
    "    ra.seed(1)\n",
    "    results = []\n",
    "    time_stamp = [0 for j in range(num_port)]\n",
    "    sweep_num = int(sweep_threshold/sweep_step)\n",
    "    num_expr = sweep_num ** num_port\n",
    "    verbose_freq = 100 # showing the progress for each segment\n",
    "    verbose_segment = int(num_expr/verbose_freq)\n",
    "    verbose_num = 0\n",
    "    for i in range(num_expr):\n",
    "        # print(i)\n",
    "        if i%verbose_segment == 0:\n",
    "            print(verbose_num, \" percent\")\n",
    "            verbose_num += 1\n",
    "        # print(time_stamp)\n",
    "        delay = comp_delay(time_stamp, payload_length, num_port, 'default', 0)\n",
    "        results.append(delay)\n",
    "        # print(delay)\n",
    "        time_stamp[0] += sweep_step\n",
    "        for k in range(num_port):\n",
    "            if time_stamp[k] == sweep_threshold:\n",
    "                time_stamp[k] = 0\n",
    "                if k != num_port - 1:\n",
    "                    time_stamp[k+1] += sweep_step\n",
    "    return results\n",
    "\n",
    "def sweepRand(num_expr, sweep_threshold, sweep_step, payload_length, num_port):\n",
    "    # payload_length is a list and is in Bytes\n",
    "    ra.seed(1)\n",
    "    results = []\n",
    "    sweep_num = int(sweep_threshold/sweep_step)\n",
    "    verbose_freq = 100 # showing the progress for each segment\n",
    "    verbose_segment = int(num_expr/verbose_freq)\n",
    "    verbose_num = 0\n",
    "    for i in range(num_expr):\n",
    "        # print(i)\n",
    "        if i%verbose_segment == 0:\n",
    "            print(verbose_num, \" percent\")\n",
    "            verbose_num += 1\n",
    "        # print(time_stamp)\n",
    "        # time_stamp[0] += sweep_step\n",
    "        time_stamp = [ra.randrange(0, sweep_threshold, sweep_step) for j in range(num_port)]\n",
    "        delay = comp_delay(time_stamp, payload_length, num_port, 'default', [0 for j in range(num_port)])\n",
    "        results.append(delay)\n",
    "        # print(delay)\n",
    "    print('finished')\n",
    "    return results\n",
    "\n",
    "def comp_delay(time_stamp, payload_length, num_port, op_type, inp_packet_delay):\n",
    "    # time is considered as ns\n",
    "    # time_stamp is a list\n",
    "    # payload_length is a list and is in Bytes\n",
    "    # inp_packet_delay is a list\n",
    "    mytime = 0\n",
    "    end_time_port = [0 for i in range(num_port)]\n",
    "    curr_queue = 0 # pointer to which queue\n",
    "    num_beats = [math.ceil((payload_length[k] + HEADER_LENGTH)/PHIT_SIZE) for k in range(num_port)]\n",
    "    if op_type == 'default':\n",
    "        packet_delay = [num_beats[k] * PERIOD_CLK for k in range(num_port)]\n",
    "    else:\n",
    "        packet_delay = inp_packet_delay\n",
    "    queuefinished = [False for i in range(num_port)]\n",
    "    # num_finished = 0\n",
    "    \n",
    "    while all(queuefinished) == False:\n",
    "        if mytime >= time_stamp[curr_queue] and queuefinished[curr_queue] == False: #schedule an consume the packet\n",
    "            queuefinished[curr_queue] = True\n",
    "            mytime += packet_delay[curr_queue]\n",
    "            end_time_port[curr_queue] = mytime + SWITCH_LATENCY\n",
    "            # print(\"queue id \", curr_queue, \" is finished\", \"num_queue finished is: \", num_finished, \"out of: \", num_port)\n",
    "            # num_finished += 1\n",
    "        \n",
    "        # round-robin\n",
    "        if (curr_queue == num_port - 1):\n",
    "            curr_queue = 0\n",
    "        else:\n",
    "            curr_queue += 1\n",
    "        \n",
    "        # one clock delay for checking the next queue\n",
    "        mytime += PERIOD_CLK \n",
    "    \n",
    "    end_time_global = mytime + SWITCH_LATENCY\n",
    "    return end_time_global, end_time_port\n",
    "               \n",
    "def analysis(results):\n",
    "    # print(results)\n",
    "    print('max: ', max(results))\n",
    "    print('min: ', min(results))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "# num_port = 16\n",
    "# results = sweepRand(num_expr = 1000000, sweep_threshold = 100, sweep_step = 10,\n",
    "#                     payload_length = [1000 for k in range(num_port)], num_port = num_port)\n",
    "# analysis(results)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "from constant import *\n",
    "def instruction_count(instr, vlen):\n",
    "    if instr == 'vse32_v':\n",
    "        return vlen + 6\n",
    "    elif instr == 'vle32_v':\n",
    "        return vlen + 6\n",
    "    elif instr == 'vmacc_xv': # dense\n",
    "        return vlen + PE_latency\n",
    "    elif instr == 'vmacc_vx': # dense\n",
    "        return vlen + PE_latency\n",
    "    elif instr == 'spvmacc_xv': # sparse\n",
    "        #     return vlen + PE_latency # lets factor out vlen and lump it with all off-diag nnz and instead only measure the overhead\n",
    "        return 1 + PE_LATENCY # 1 is b/c of packet_length at the begining of packet\n",
    "    elif instr == 'spvmacc_vx': # spearse\n",
    "#         return vlen + PE_LATENCY # lets factor out vlen and lump it with all off-diag nnz and instead only measure the overhead\n",
    "        return 1 + PE_LATENCY # 1 is b/c of packet_length at the begining of packet   \n",
    "    elif instr == 'vstreamout_v':\n",
    "        return vlen * NUM_COL\n",
    "    elif instr == 'vsetivli':\n",
    "        return 1\n",
    "    elif instr == 'wfi':\n",
    "        return 1\n",
    "    elif (instr == 'addi' or instr == 'lui' or instr == 'add' or instr == 'bne'): # scalar\n",
    "        return 1\n",
    "    else:\n",
    "        print('unsupported instruction')\n",
    "\n",
    "def gcn_FPGA_time_cgra(instruction, packet_length, SIMD_under_utilization):\n",
    "    num_rank = len(packet_length)\n",
    "    cgra_time = [0 for i in range(num_rank)]\n",
    "    for i in range(num_rank):\n",
    "        if packet_length[i] == 0:\n",
    "            cgra_time[i] = 0 # we should bypass cgra\n",
    "        else:\n",
    "            time_instr = 0 # init to zero\n",
    "            for key in instruction:\n",
    "                instr_vlen = instruction[key][0]\n",
    "                instr_cnt = instruction[key][1] # instruction count\n",
    "                instr_name = key.split('-')[0]\n",
    "                time_instr += (instruction_count(instr_name, instr_vlen))*instr_cnt\n",
    "            cgra_time[i] = (int(packet_length[i]/(SIMD_DEGREE*SIMD_under_utilization)) + time_instr) *PERIOD_CLK *1e-9 # in ns\n",
    "    return cgra_time"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "def get_results(d,total_rank, num_iter, TM, TK, vmacc_unroll_factor, vmacc_vlen, SIMD_under_utilization, fpga_comm):\n",
    " \n",
    "    instruction = {'addi-0':[0, 5],\n",
    "                   'lui-0':[0, 1],\n",
    "                   'wfi-0':[0, 1],\n",
    "                   # outer loop\n",
    "                   'vsetivli-0':[0, 2*TM],\n",
    "                   'vle32_v-0':[vmacc_unroll_factor, TM],\n",
    "                   'addi-1':[0, 2*TM],\n",
    "                   'bne-0':[0, TM],\n",
    "                   'vstreamout_v-0':[vmacc_unroll_factor, TM],\n",
    "                   # inner loop\n",
    "                   'vsetivli-1':[0, 2*TM*TK],\n",
    "                   'vle32_v-1':[vmacc_vlen, TM*TK],\n",
    "                   'add-0':[0, TM*TK],\n",
    "                   'addi-2':[0, TM*TK],\n",
    "                   'bne-1':[0, TM*TK],\n",
    "                   'spvmacc_xv-0':[vmacc_vlen, TM*TK*vmacc_unroll_factor]}\n",
    "    \n",
    "    # This is the raw data, storing all of the ranks\n",
    "    my_dict_cpu_unroll = {d + '_L1_XW': [[] for i in range(3 * num_iter)],\n",
    "                          d + '_L1_AXW': [[] for i in range(3 * num_iter)],\n",
    "                          d + '_L2_XW': [[] for i in range(3 * num_iter)],\n",
    "                          d + '_L2_AXW': [[] for i in range(3 * num_iter)]}\n",
    "    \n",
    "    # This is the actual cpu result (max of all ranks)\n",
    "    my_dict_cpu = {d + '_L1_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L1_AXW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_AXW': [0 for i in range(num_iter)]}\n",
    "   \n",
    "\n",
    "    my_dict_fpga = {d + '_L1_AXW':[0 for i in range(num_iter)],\n",
    "                    d + '_L2_AXW':[0 for i in range(num_iter)]}\n",
    "    \n",
    "    DIRECTORY = './GCN_results/new_results/' + str(total_rank) + '/'\n",
    "    \n",
    "    cpu_breakdown_comp = {d + '_L1_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L1_AXW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_AXW': [0 for i in range(num_iter)]}\n",
    "    \n",
    "    cpu_breakdown_comm = {d + '_L1_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L1_AXW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_XW': [0 for i in range(num_iter)],\n",
    "                   d + '_L2_AXW': [0 for i in range(num_iter)]}\n",
    "    \n",
    "    for filenm in os.listdir(DIRECTORY):\n",
    "        split = filenm.split('_')\n",
    "        dataset = split[1]\n",
    "        if dataset != d:\n",
    "            continue\n",
    "        layer = split[2]\n",
    "        iteration = int(split[3])\n",
    "        tot_rank = int(split[4].split('.')[0])\n",
    "        if tot_rank != total_rank:\n",
    "            continue\n",
    "        file_name = os.path.join(DIRECTORY, filenm)\n",
    "        \n",
    "        if iteration != 1:\n",
    "            with open(file_name) as f:\n",
    "                f.readline()\n",
    "                f.readline()\n",
    "                lines = f.readlines()\n",
    "                for i in range(tot_rank): #xW\n",
    "                    split_lines = lines[i].split(\" \")\n",
    "                    rank = int(split_lines[0])\n",
    "                    tot_time = float(split_lines[2])\n",
    "                    comm_time = float(split_lines[3])\n",
    "                    comp_time = float(split_lines[4].strip())\n",
    "                    key = dataset +  '_'  + layer + '_' + 'XW'\n",
    "                    my_dict_cpu_unroll[key][(iteration - 2)].append(tot_time) # -2 b/c first valid iter is offset by 2\n",
    "                    my_dict_cpu_unroll[key][(iteration-2) + num_iter].append(comm_time)\n",
    "                    my_dict_cpu_unroll[key][(iteration-2) + num_iter*2].append(comp_time)\n",
    "                    \n",
    "                for i in range(tot_rank): #A(xW)\n",
    "                    j = i + tot_rank\n",
    "                    split_lines = lines[j].split(\" \")\n",
    "                    rank = int(split_lines[0])\n",
    "                    tot_time = float(split_lines[2])\n",
    "                    comm_time = float(split_lines[3])\n",
    "                    comp_time = float(split_lines[4].strip())\n",
    "                    key = dataset + '_' + layer + '_' + 'AXW' \n",
    "                    my_dict_cpu_unroll[key][(iteration-2)].append(tot_time) # -2 b/c the first valid iteration is 2\n",
    "                    my_dict_cpu_unroll[key][(iteration-2) + num_iter].append(comm_time)\n",
    "                    my_dict_cpu_unroll[key][(iteration-2) + num_iter*2].append(comp_time)\n",
    "        \n",
    "        \n",
    "    for key in my_dict_cpu_unroll:\n",
    "        result_list = my_dict_cpu_unroll[key]\n",
    "        max_idx = [0 for i in range(num_iter)]\n",
    "        for j in range(3 * num_iter):\n",
    "            if j < num_iter:\n",
    "                max_idx[j] = (np.argmax(result_list[j]))\n",
    "            elif j >= num_iter and j < 2 * num_iter:\n",
    "                cpu_breakdown_comm[key][j% num_iter] = result_list[j][max_idx[j%num_iter]] * 1000.0\n",
    "            elif j >= 2 * num_iter and j < 3 * num_iter:\n",
    "                cpu_breakdown_comp[key][j% num_iter] = result_list[j][max_idx[j%num_iter]] * 1000.0\n",
    "\n",
    "        \n",
    "    fpga_breakdown_comp = {d + '_L1_AXW':[0 for i in range(num_iter)],\n",
    "                    d + '_L2_AXW':[0 for i in range(num_iter)]}\n",
    "    fpga_breakdown_comm = {d + '_L1_AXW':[0 for i in range(num_iter)],\n",
    "                    d + '_L2_AXW':[0 for i in range(num_iter)]}\n",
    "    # Lets calculate my_dict_cpu and my_dict_fpga\n",
    "    dict_packet_length, ratio_diag = get_packetLength_per_rank(total_rank) # This is the number of elements\n",
    "    for key in my_dict_cpu_unroll:\n",
    "        result_list = my_dict_cpu_unroll[key]\n",
    "        time_stamp = [[0 for h in range(total_rank)] for g in range(num_iter)]\n",
    "        for j in range(3*num_iter):\n",
    "            if key[-3:] == 'AXW': # otherwise if its XW we will not accelerate it\n",
    "                if j < num_iter: # tot time calculate max(tot_time)\n",
    "                    max_result = max(result_list[j])\n",
    "                    my_dict_cpu[key][j%num_iter] = max_result * 1000.0 # in ms\n",
    "                elif j >= num_iter and j < 2*num_iter: # comm (we get the timestamp from here)\n",
    "                    max_result = max(result_list[j])\n",
    "                    time_stamp[j%num_iter] = max_result - np.array(result_list[j]) # save time_stamp for later\n",
    "                elif j >= 2*num_iter and j < 3*num_iter: # comp\n",
    "                    this_ratio_diag = np.array(ratio_diag[key])\n",
    "                    this_packet_length = np.array(dict_packet_length[key])\n",
    "                    this_result_list = np.array(result_list[j])\n",
    "                    result_comp_eff = this_result_list * this_ratio_diag # only diagonal\n",
    "                    max_result = max(result_comp_eff * 1000.0) # in ms \n",
    "                    min_result = min(result_comp_eff * 1000.0) # in ms\n",
    "                    packet_length = this_packet_length * (1.0 - this_ratio_diag) # only off-diagonal # This is the number of elements\n",
    "    #                 time_stamp = np.array(result_list[j]) - min_result\n",
    "                    gcn_fpga_time = gcn_FPGA_time_cgra(instruction, packet_length, SIMD_under_utilization)# depends on the rank b/c different ranks have different packet length\n",
    "                    # gcn_fpga_time is a list but switch_time_global is a single time\n",
    "                    switch_time_global, switch_time_port = comp_delay(time_stamp[j%num_iter], packet_length, total_rank, 'gcn', gcn_fpga_time)\n",
    "                    tot_fpga_time = max((result_comp_eff * 1000.0) + (np.array(switch_time_port) * 1e-6)) # in ms\n",
    "                    \n",
    "                    # [1,-2,3,4,5]\n",
    "                    # [10,3,4,5,1]\n",
    "                    # [11 , 1, 7, 9, 6]\n",
    "                    # breakdown\n",
    "                    max_idx = np.argmax((result_comp_eff * 1000.0) + (np.array(switch_time_port) * 1e-6))\n",
    "                    fpga_breakdown_comp[key][j % num_iter] = result_comp_eff[max_idx] * 1000.0 # in ms\n",
    "                    fpga_breakdown_comm[key][j % num_iter] = np.array(switch_time_port)[max_idx] * 1e-6 # in ms\n",
    "                    \n",
    "                    # 1000 and 1e-6 are for converting sec to ms and ns to ms respectively\n",
    "                    my_dict_fpga[key][j%num_iter] = tot_fpga_time # ms\n",
    "    #                 if verbose == True:\n",
    "    #                     print('max comp fpga: ', max_result)\n",
    "    #                     print('min comp fpga: ', min_result)\n",
    "            else: # XW\n",
    "                if j < num_iter: # tot time calculate max(tot_time)\n",
    "                    max_result = max(result_list[j])\n",
    "                    my_dict_cpu[key][j%num_iter] = max_result * 1000.0 # in ms\n",
    "                \n",
    " \n",
    "    # now my_dict_cpu and my_dict_fpga are ready\n",
    "    if d == 'Reddit':\n",
    "        print('--------- final result -----------')\n",
    "        print('cpu results: ', my_dict_cpu)\n",
    "        print('cpu-comp: ', cpu_breakdown_comp)\n",
    "        print('cpu-comm: ', cpu_breakdown_comm)\n",
    "        my_dict_fpga['Reddit_L2_AXW'] = [2 * item for item in my_dict_fpga['Reddit_L2_AXW']]\n",
    "        fpga_breakdown_comp['Reddit_L2_AXW'] = [2 * item for item in fpga_breakdown_comp['Reddit_L2_AXW']]\n",
    "        fpga_breakdown_comm['Reddit_L2_AXW'] = [2 * item for item in fpga_breakdown_comm['Reddit_L2_AXW']]\n",
    "        \n",
    "        \n",
    "        my_dict_fpga['Reddit_L1_AXW'] = [2 * item for item in my_dict_fpga['Reddit_L1_AXW']]\n",
    "        fpga_breakdown_comp['Reddit_L1_AXW'] = [2 * item for item in fpga_breakdown_comp['Reddit_L1_AXW']]\n",
    "        fpga_breakdown_comm['Reddit_L1_AXW'] = [2 * item for item in fpga_breakdown_comm['Reddit_L1_AXW']]\n",
    "\n",
    "        print('fpga results: ', my_dict_fpga)\n",
    "        print('fpga-comp: ', fpga_breakdown_comp)\n",
    "        print('fpga-comm: ', fpga_breakdown_comm)\n",
    "        print('----------------------------------')\n",
    "        \n",
    "        return my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm\n",
    "\n",
    "    else:    \n",
    "        print('--------- final result -----------')\n",
    "        print('cpu results: ', my_dict_cpu)\n",
    "        print('cpu-comp: ', cpu_breakdown_comp)\n",
    "        print('cpu-comm: ', cpu_breakdown_comm)\n",
    "        print('fpga results: ', my_dict_fpga)\n",
    "        print('fpga-comp: ', fpga_breakdown_comp)\n",
    "        print('fpga-comm: ', fpga_breakdown_comm)\n",
    "        print('----------------------------------')\n",
    "        return my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm\n",
    "\n",
    "\n",
    "    "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "total_ranks = [12, 24, 48, 96, 144]\n",
    "TM = {'Cora': [1], 'Citeseer': [1], 'Pubmed' : [3,3,1,1,1], 'Reddit': [40,19,10,5,3]} \n",
    "TK = {'Cora': 2, 'Citeseer': 3, 'Pubmed' : 10, 'Reddit': 155}\n",
    "vmacc_unroll_factor = {'Cora': [14,7,4,2,1], 'Citeseer': [17,9,5,2,1], 'Pubmed' : [32,16,25,13,7], 'Reddit': [32,32,32,32,32]}\n",
    "vmacc_vlen = {'Cora': 1354, 'Citeseer': 1109, 'Pubmed' : 2048, 'Reddit': 1503} \n",
    "SIMD_under_utilization = {'Cora': [1,1,14/16,15/16,13/16], 'Citeseer': [1,15/16, 14/16, 1,1], 'Pubmed' : [1,1,1,1,15/16], 'Reddit': [1,1,15/16,15/16,13/16]}\n",
    "num_iter = 5\n",
    "\n",
    "fpga_comm = {'Cora': [0.001036, 0.001, 0.001075, 0.000934, 0.000754],\n",
    "             'Citeseer': [0.001159, 0.001194, 0.001003, 0.000986, 0.000833],\n",
    "             'Pubmed': [0.00456, 0.002228, 0.001422, 0.00116, 0.000784],\n",
    "             'Reddit': [0.005332, 0.02666, 0.02211, 0.006873, 0.004554]}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Cora >> Rank 12 Num Iter 5 TM 1 VUF 14 VmV 1354 SIMD 1\n",
      "--------- final result -----------\n",
      "cpu results:  {'Cora_L1_XW': [0.5792320000000001, 0.5826680000000001, 0.6284150000000001, 0.586771, 0.9863649999999999], 'Cora_L1_AXW': [0.364327, 0.375083, 0.371476, 0.421115, 0.419948], 'Cora_L2_XW': [0.709005, 0.730065, 0.760005, 0.745062, 0.751631], 'Cora_L2_AXW': [0.208686, 0.215598, 0.20919100000000002, 0.197624, 0.230847]}\n",
      "cpu-comp:  {'Cora_L1_XW': [0.08656499999999999, 0.085678, 0.086337, 0.084494, 0.08656], 'Cora_L1_AXW': [0.022397, 0.022049, 0.021778000000000002, 0.02232, 0.021757], 'Cora_L2_XW': [0.029818, 0.030202, 0.029421, 0.029873, 0.030432], 'Cora_L2_AXW': [0.010584000000000001, 0.012065000000000001, 0.012378, 0.012413, 0.012501]}\n",
      "cpu-comm:  {'Cora_L1_XW': [0.492667, 0.49699, 0.542078, 0.502277, 0.8998050000000001], 'Cora_L1_AXW': [0.34193, 0.353034, 0.349698, 0.398795, 0.398191], 'Cora_L2_XW': [0.6791870000000001, 0.699863, 0.730584, 0.715189, 0.7211989999999999], 'Cora_L2_AXW': [0.198102, 0.203533, 0.196813, 0.18521100000000001, 0.218346]}\n",
      "fpga results:  {'Cora_L1_AXW': [0.017303959127016766, 0.017144986198386742, 0.017809896780831367, 0.017337393909625458, 0.0181183799637682], 'Cora_L2_AXW': [0.009261316797238258, 0.009186246247607412, 0.009459402113070909, 0.009164797519141458, 0.00917804526319396]}\n",
      "fpga-comp:  {'Cora_L1_AXW': [0.017088958982772767, 0.016929986054142743, 0.01759489663658737, 0.01712239376538146, 0.017903379819524202], 'Cora_L2_AXW': [0.009046316652994258, 0.008971246103363412, 0.009244401968826909, 0.008949797374897457, 0.00896304511894996]}\n",
      "fpga-comm:  {'Cora_L1_AXW': [0.000215000144244, 0.000215000144244, 0.000215000144244, 0.000215000144244, 0.000215000144244], 'Cora_L2_AXW': [0.000215000144244, 0.000215000144244, 0.000215000144244, 0.000215000144244, 0.000215000144244]}\n",
      "----------------------------------\n",
      "Cora >> Rank 24 Num Iter 5 TM 1 VUF 7 VmV 1354 SIMD 1\n",
      "--------- final result -----------\n",
      "cpu results:  {'Cora_L1_XW': [0.599271, 0.586192, 0.6129669999999999, 1.34944, 0.648046], 'Cora_L1_AXW': [0.447646, 0.8988820000000001, 0.400922, 0.419027, 0.425897], 'Cora_L2_XW': [0.33380699999999996, 0.736439, 0.750964, 1.16718, 0.7228990000000001], 'Cora_L2_AXW': [0.250515, 0.244709, 0.251274, 0.289908, 0.673131]}\n",
      "cpu-comp:  {'Cora_L1_XW': [0.043217000000000005, 0.045465, 0.04558, 0.043841000000000005, 0.049499], 'Cora_L1_AXW': [0.01802, 0.007237, 0.009895, 0.016385999999999998, 0.016363], 'Cora_L2_XW': [0.028444, 0.025164000000000002, 0.024596999999999997, 0.015838, 0.025211], 'Cora_L2_AXW': [0.0055910000000000005, 0.005660999999999999, 0.004686, 0.004182, 0.00588]}\n",
      "cpu-comm:  {'Cora_L1_XW': [0.556054, 0.540727, 0.5673870000000001, 1.3056, 0.5985469999999999], 'Cora_L1_AXW': [0.429626, 0.891645, 0.391027, 0.402641, 0.409534], 'Cora_L2_XW': [0.305363, 0.711275, 0.726367, 1.15135, 0.697688], 'Cora_L2_AXW': [0.24492399999999998, 0.239048, 0.246588, 0.285726, 0.667251]}\n",
      "fpga results:  {'Cora_L1_AXW': [0.008863817141611125, 0.009057572082322588, 0.00881124797165065, 0.008779706469674367, 0.008737651133705986], 'Cora_L2_AXW': [0.004868560224615078, 0.004808481173231679, 0.004881076693653286, 0.020203806463584904, 0.0048009712918087545]}\n",
      "fpga-comp:  {'Cora_L1_AXW': [0.008600816864295126, 0.008794571805006588, 0.00854824769433465, 0.008516706192358368, 0.008474650856389987], 'Cora_L2_AXW': [0.004605559947299078, 0.004545480895915679, 0.004618076416337285, 0.020028806451612903, 0.004537971014492754]}\n",
      "fpga-comm:  {'Cora_L1_AXW': [0.00026300027731599997, 0.00026300027731599997, 0.00026300027731599997, 0.00026300027731599997, 0.00026300027731599997], 'Cora_L2_AXW': [0.00026300027731599997, 0.00026300027731599997, 0.00026300027731599997, 0.000175000011972, 0.00026300027731599997]}\n",
      "----------------------------------\n",
      "Cora >> Rank 48 Num Iter 5 TM 1 VUF 4 VmV 1354 SIMD 0.875\n",
      "--------- final result -----------\n",
      "cpu results:  {'Cora_L1_XW': [1.30704, 1.07081, 1.32484, 1.10838, 1.1587800000000001], 'Cora_L1_AXW': [0.434386, 1.07033, 0.426896, 0.887571, 0.448921], 'Cora_L2_XW': [1.23708, 0.815486, 0.7881, 0.803173, 0.7570260000000001], 'Cora_L2_AXW': [0.317255, 0.841233, 0.268991, 0.280003, 0.669311]}\n",
      "cpu-comp:  {'Cora_L1_XW': [0.024208, 0.026426, 0.021548, 0.022821, 0.021234], 'Cora_L1_AXW': [0.008606, 0.017155, 0.006686999999999999, 0.004719, 0.012719], 'Cora_L2_XW': [0.008773000000000001, 0.014846, 0.007985, 0.008029000000000001, 0.008253], 'Cora_L2_AXW': [0.001603, 0.002684, 0.002534, 0.00315, 0.002638]}\n",
      "cpu-comm:  {'Cora_L1_XW': [1.28283, 1.0443799999999999, 1.3032899999999998, 1.0855599999999999, 1.13755], 'Cora_L1_AXW': [0.42578, 1.05317, 0.420209, 0.8828520000000001, 0.43620200000000003], 'Cora_L2_XW': [1.22831, 0.80064, 0.780115, 0.795144, 0.748773], 'Cora_L2_AXW': [0.315652, 0.838549, 0.266457, 0.27685299999999996, 0.666673]}\n",
      "fpga results:  {'Cora_L1_AXW': [0.005090303782658451, 0.005236355395561677, 0.005453942492335871, 0.005271129589110065, 0.005110174750400387], 'Cora_L2_AXW': [0.0029154263633036125, 0.0027976566967195583, 0.0029571553955616775, 0.0030137876536261935, 0.0032681360407229676]}\n",
      "fpga-comp:  {'Cora_L1_AXW': [0.004727303225806451, 0.004873354838709677, 0.005090941935483871, 0.004908129032258065, 0.004747174193548387], 'Cora_L2_AXW': [0.0025524258064516126, 0.0024386561514195583, 0.0025941548387096777, 0.0026507870967741936, 0.0029051354838709677]}\n",
      "fpga-comm:  {'Cora_L1_AXW': [0.00036300055685200004, 0.00036300055685200004, 0.00036300055685200004, 0.00036300055685200004, 0.00036300055685200004], 'Cora_L2_AXW': [0.00036300055685200004, 0.00035900054530000003, 0.00036300055685200004, 0.00036300055685200004, 0.00036300055685200004]}\n",
      "----------------------------------\n",
      "Cora >> Rank 96 Num Iter 5 TM 1 VUF 2 VmV 1354 SIMD 0.9375\n",
      "--------- final result -----------\n",
      "cpu results:  {'Cora_L1_XW': [0.866783, 1.32001, 1.4583199999999998, 1.42252, 1.31544], 'Cora_L1_AXW': [1.3628799999999999, 0.9995229999999999, 1.0075699999999999, 1.12729, 1.04519], 'Cora_L2_XW': [0.9440769999999999, 1.19659, 1.13597, 0.91341, 0.9586640000000001], 'Cora_L2_AXW': [0.299278, 0.769089, 0.9577840000000001, 0.6960430000000001, 0.28787799999999997]}\n",
      "cpu-comp:  {'Cora_L1_XW': [0.010336999999999999, 0.014433999999999999, 0.012062999999999999, 0.010716, 0.011745], 'Cora_L1_AXW': [0.005249, 0.002266, 0.004047, 0.0024549999999999997, 0.002098], 'Cora_L2_XW': [0.004396, 0.004188000000000001, 0.0043549999999999995, 0.004214, 0.00453], 'Cora_L2_AXW': [0.001637, 0.001475, 0.001153, 0.001917, 0.0014529999999999999]}\n",
      "cpu-comm:  {'Cora_L1_XW': [0.8564459999999999, 1.30558, 1.44626, 1.4118, 1.30369], 'Cora_L1_AXW': [1.3576300000000001, 0.9972570000000001, 1.00352, 1.12484, 1.04309], 'Cora_L2_XW': [0.9396810000000001, 1.1924100000000002, 1.13162, 0.909196, 0.954134], 'Cora_L2_AXW': [0.29764100000000004, 0.767614, 0.956631, 0.694126, 0.286425]}\n",
      "fpga results:  {'Cora_L1_AXW': [0.0034890010617760004, 0.003460001061776, 0.003561001061776, 0.003582001061776, 0.003610001061776], 'Cora_L2_AXW': [0.002350001061776, 0.002275001061776, 0.0025020010617760003, 0.0025020010617760003, 0.003632793250080276]}\n",
      "fpga-comp:  {'Cora_L1_AXW': [0.0029340000000000004, 0.002905, 0.003006, 0.003027, 0.003055], 'Cora_L2_AXW': [0.001795, 0.00172, 0.0019470000000000002, 0.0019470000000000002, 0.003405793103448276]}\n",
      "fpga-comm:  {'Cora_L1_AXW': [0.0005550010617760001, 0.0005550010617760001, 0.0005550010617760001, 0.0005550010617760001, 0.0005550010617760001], 'Cora_L2_AXW': [0.0005550010617760001, 0.0005550010617760001, 0.0005550010617760001, 0.0005550010617760001, 0.00022700014663200001]}\n",
      "----------------------------------\n",
      "Cora >> Rank 144 Num Iter 5 TM 1 VUF 1 VmV 1354 SIMD 0.8125\n",
      "--------- final result -----------\n",
      "cpu results:  {'Cora_L1_XW': [1.41114, 1.6813900000000002, 1.8188499999999999, 1.59179, 1.24319], 'Cora_L1_AXW': [0.607493, 0.613814, 0.9578059999999999, 0.588819, 0.5832879999999999], 'Cora_L2_XW': [0.657462, 0.886426, 0.72641, 1.1058400000000002, 1.1516199999999999], 'Cora_L2_AXW': [0.763431, 0.6988219999999999, 0.74368, 0.98752, 1.066]}\n",
      "cpu-comp:  {'Cora_L1_XW': [0.007862000000000001, 0.009619, 0.007487, 0.008583, 0.008022999999999999], 'Cora_L1_AXW': [0.001993, 0.001297, 0.0023120000000000003, 0.0018780000000000001, 0.0038299999999999996], 'Cora_L2_XW': [0.002903, 0.0029330000000000003, 0.002888, 0.0029579999999999997, 0.002927], 'Cora_L2_AXW': [0.001967, 0.001771, 0.001579, 0.0027140000000000003, 0.001593]}\n",
      "cpu-comm:  {'Cora_L1_XW': [1.40328, 1.67177, 1.8113599999999999, 1.58321, 1.23517], 'Cora_L1_AXW': [0.6055, 0.612517, 0.955494, 0.586941, 0.579458], 'Cora_L2_XW': [0.654559, 0.883493, 0.723522, 1.10288, 1.1486999999999998], 'Cora_L2_AXW': [0.761464, 0.697051, 0.742101, 0.984806, 1.06441]}\n",
      "fpga results:  {'Cora_L1_AXW': [0.0034281444516268576, 0.0033611158801982862, 0.0035796873087697145, 0.003138658737341143, 0.0033611158801982862], 'Cora_L2_AXW': [0.002231344451626857, 0.002308087308769714, 0.0022876873087697143, 0.002169173023055429, 0.016938478272001567]}\n",
      "fpga-comp:  {'Cora_L1_AXW': [0.002681142857142857, 0.002614114285714286, 0.0028326857142857145, 0.002391657142857143, 0.002614114285714286], 'Cora_L2_AXW': [0.0014843428571428572, 0.0015610857142857142, 0.001540685714285714, 0.0014221714285714286, 0.016763478260869567]}\n",
      "fpga-comm:  {'Cora_L1_AXW': [0.0007470015944840002, 0.0007470015944840002, 0.0007470015944840002, 0.0007470015944840002, 0.0007470015944840002], 'Cora_L2_AXW': [0.0007470015944840002, 0.0007470015944840002, 0.0007470015944840002, 0.0007470015944840002, 0.000175000011132]}\n",
      "----------------------------------\n",
      "Citeseer >> Rank 12 Num Iter 5 TM 1 VUF 17 VmV 1109 SIMD 1\n",
      "--------- final result -----------\n",
      "cpu results:  {'Citeseer_L1_XW': [1.28715, 1.61304, 0.944724, 0.9346209999999999, 1.58397], 'Citeseer_L1_AXW': [0.400864, 0.410054, 0.421176, 0.411987, 0.390554], 'Citeseer_L2_XW': [0.7537849999999999, 1.12765, 0.727128, 0.755126, 1.11462], 'Citeseer_L2_AXW': [0.20762, 0.204948, 0.231973, 0.215063, 0.208676]}\n",
      "cpu-comp:  {'Citeseer_L1_XW': [0.197766, 0.182607, 0.194965, 0.177055, 0.182807], 'Citeseer_L1_AXW': [0.022135000000000002, 0.009847999999999999, 0.010641, 0.010438000000000001, 0.021834000000000003], 'Citeseer_L2_XW': [0.02734, 0.030221, 0.02701, 0.027056, 0.026785], 'Citeseer_L2_AXW': [0.011869, 0.010605999999999999, 0.011828, 0.010835999999999998, 0.009567]}\n",
      "cpu-comm:  {'Citeseer_L1_XW': [1.08938, 1.4304299999999999, 0.7497590000000001, 0.757566, 1.40117], 'Citeseer_L1_AXW': [0.37872900000000004, 0.400206, 0.41053500000000004, 0.401549, 0.36872], 'Citeseer_L2_XW': [0.726445, 1.09743, 0.700118, 0.72807, 1.0878400000000001], 'Citeseer_L2_AXW': [0.195751, 0.194342, 0.22014499999999998, 0.204227, 0.19910899999999998]}\n",
      "fpga results:  {'Citeseer_L1_AXW': [0.018677621831144773, 0.018759995217440702, 0.02256407664743077, 0.018822755892713792, 0.01848149472091637], 'Citeseer_L2_AXW': [0.009228217660340404, 0.009265874065504259, 0.009404732059545966, 0.009555357680201377, 0.009229786677222232]}\n",
      "fpga-comp:  {'Citeseer_L1_AXW': [0.018462621648460773, 0.018544995034756703, 0.02234907646474677, 0.018607755710029792, 0.01826649453823237], 'Citeseer_L2_AXW': [0.009013217477656404, 0.009050873882820259, 0.009189731876861966, 0.009340357497517377, 0.009014786494538232]}\n",
      "fpga-comm:  {'Citeseer_L1_AXW': [0.000215000182684, 0.000215000182684, 0.000215000182684, 0.000215000182684, 0.000215000182684], 'Citeseer_L2_AXW': [0.000215000182684, 0.000215000182684, 0.000215000182684, 0.000215000182684, 0.000215000182684]}\n",
      "----------------------------------\n",
      "Citeseer >> Rank 24 Num Iter 5 TM 1 VUF 9 VmV 1109 SIMD 0.9375\n",
      "--------- final result -----------\n",
      "cpu results:  {'Citeseer_L1_XW': [0.976872, 1.7983, 0.910586, 0.961162, 1.32481], 'Citeseer_L1_AXW': [0.39791499999999996, 0.422125, 0.402019, 0.429787, 0.410907], 'Citeseer_L2_XW': [0.356548, 0.652299, 0.7913030000000001, 0.717342, 0.6914990000000001], 'Citeseer_L2_AXW': [0.6594990000000001, 0.277939, 0.270113, 0.7399009999999999, 0.290651]}\n",
      "cpu-comp:  {'Citeseer_L1_XW': [0.100787, 0.094743, 0.089792, 0.08631000000000001, 0.08948700000000001], 'Citeseer_L1_AXW': [0.005914, 0.008817, 0.013029, 0.005337, 0.007299], 'Citeseer_L2_XW': [0.023183000000000002, 0.023268, 0.023034, 0.023148, 0.013994], 'Citeseer_L2_AXW': [0.0035039999999999997, 0.005641, 0.006691, 0.003111, 0.006739]}\n",
      "cpu-comm:  {'Citeseer_L1_XW': [0.876085, 1.70356, 0.820794, 0.874852, 1.23533], 'Citeseer_L1_AXW': [0.392001, 0.41330799999999995, 0.38898999999999995, 0.42445, 0.403608], 'Citeseer_L2_XW': [0.333365, 0.6290309999999999, 0.768269, 0.694194, 0.677505], 'Citeseer_L2_AXW': [0.655995, 0.272298, 0.26342200000000005, 0.73679, 0.283912]}\n",
      "fpga results:  {'Citeseer_L1_AXW': [0.009753186141021728, 0.009427940239382381, 0.009719612370529923, 0.00939996209730588, 0.009776268108234842], 'Citeseer_L2_AXW': [0.005025579583644678, 0.005012989419710252, 0.018476750120768, 0.005033973026267629, 0.005010191605502601]}\n",
      "fpga-comp:  {'Citeseer_L1_AXW': [0.009490185792349727, 0.009164939890710381, 0.009456612021857923, 0.00913696174863388, 0.009513267759562842], 'Citeseer_L2_AXW': [0.004762579234972678, 0.004749989071038251, 0.01827375, 0.004770972677595629, 0.004747191256830601]}\n",
      "fpga-comm:  {'Citeseer_L1_AXW': [0.00026300034867199996, 0.00026300034867199996, 0.00026300034867199996, 0.00026300034867199996, 0.00026300034867199996], 'Citeseer_L2_AXW': [0.00026300034867199996, 0.00026300034867199996, 0.00020300012076799999, 0.00026300034867199996, 0.00026300034867199996]}\n",
      "----------------------------------\n",
      "Citeseer >> Rank 48 Num Iter 5 TM 1 VUF 5 VmV 1109 SIMD 0.875\n",
      "--------- final result -----------\n",
      "cpu results:  {'Citeseer_L1_XW': [1.56836, 1.20415, 1.643, 0.91254, 0.91005], 'Citeseer_L1_AXW': [0.43396599999999996, 0.43938499999999997, 0.731093, 1.00525, 0.42207300000000003], 'Citeseer_L2_XW': [0.819409, 0.8409869999999999, 0.8442919999999999, 1.10889, 0.835006], 'Citeseer_L2_AXW': [0.31232299999999996, 0.283224, 0.932351, 0.276325, 0.278906]}\n",
      "cpu-comp:  {'Citeseer_L1_XW': [0.060744, 0.046948, 0.062565, 0.053465, 0.059434], 'Citeseer_L1_AXW': [0.00432, 0.003903, 0.0029909999999999997, 0.005509, 0.009956], 'Citeseer_L2_XW': [0.00723, 0.007005, 0.00699, 0.007762, 0.0070940000000000005], 'Citeseer_L2_AXW': [0.001427, 0.0026850000000000003, 0.0018780000000000001, 0.00149, 0.0018419999999999999]}\n",
      "cpu-comm:  {'Citeseer_L1_XW': [1.50761, 1.15721, 1.58043, 0.859075, 0.850616], 'Citeseer_L1_AXW': [0.429646, 0.435482, 0.728102, 0.999745, 0.412117], 'Citeseer_L2_XW': [0.812179, 0.833982, 0.837302, 1.1011300000000002, 0.827912], 'Citeseer_L2_AXW': [0.310896, 0.280539, 0.930473, 0.274835, 0.277064]}\n",
      "fpga results:  {'Citeseer_L1_AXW': [0.005508420603273039, 0.010185225323874914, 0.005436387370644641, 0.0054956713585600486, 0.005429375286052496], 'Citeseer_L2_AXW': [0.0030382544401310455, 0.019279, 0.0030261426576537044, 0.003054190996022284, 0.0030216804220041574]}\n",
      "fpga-comp:  {'Citeseer_L1_AXW': [0.005149419939577039, 0.009966225165562915, 0.005077386706948641, 0.0051366706948640485, 0.005070374622356496], 'Citeseer_L2_AXW': [0.0026792537764350455, 0.019104, 0.0026671419939577044, 0.002695190332326284, 0.0026626797583081574]}\n",
      "fpga-comm:  {'Citeseer_L1_AXW': [0.0003590006636959999, 0.000219000158312, 0.0003590006636959999, 0.0003590006636959999, 0.0003590006636959999], 'Citeseer_L2_AXW': [0.0003590006636959999, 0.000175, 0.0003590006636959999, 0.0003590006636959999, 0.0003590006636959999]}\n",
      "----------------------------------\n",
      "Citeseer >> Rank 96 Num Iter 5 TM 1 VUF 2 VmV 1109 SIMD 1\n",
      "--------- final result -----------\n",
      "cpu results:  {'Citeseer_L1_XW': [1.69954, 1.16484, 1.50805, 2.01343, 2.08926], 'Citeseer_L1_AXW': [0.519471, 0.942544, 0.508562, 0.914797, 0.51388], 'Citeseer_L2_XW': [0.894871, 1.2333100000000001, 0.9625499999999999, 1.11568, 1.16528], 'Citeseer_L2_AXW': [0.677958, 0.303556, 0.707342, 0.3095, 0.295932]}\n",
      "cpu-comp:  {'Citeseer_L1_XW': [0.025519, 0.027124, 0.023399, 0.034910000000000004, 0.021336], 'Citeseer_L1_AXW': [0.0014470000000000002, 0.001961, 0.001439, 0.002261, 0.0019309999999999998], 'Citeseer_L2_XW': [0.0037519999999999997, 0.003701, 0.00359, 0.003714, 0.003801], 'Citeseer_L2_AXW': [0.000986, 0.001462, 0.001152, 0.001126, 0.000977]}\n",
      "cpu-comm:  {'Citeseer_L1_XW': [1.67402, 1.13772, 1.4846499999999998, 1.97852, 2.06792], 'Citeseer_L1_AXW': [0.5180239999999999, 0.9405830000000001, 0.507123, 0.912536, 0.511949], 'Citeseer_L2_XW': [0.891119, 1.2296099999999999, 0.95896, 1.1119599999999998, 1.16148], 'Citeseer_L2_AXW': [0.676972, 0.302094, 0.70619, 0.308374, 0.294955]}\n",
      "fpga results:  {'Citeseer_L1_AXW': [0.003239001276968, 0.003222001276968, 0.003355001276968, 0.003153001276968, 0.003440001276968], 'Citeseer_L2_AXW': [0.001966001276968, 0.01711362324196367, 0.001980001276968, 0.0021150012769680002, 0.0019350012769680002]}\n",
      "fpga-comp:  {'Citeseer_L1_AXW': [0.002684, 0.002667, 0.0028, 0.002598, 0.002885], 'Citeseer_L2_AXW': [0.001411, 0.016846622950819668, 0.0014249999999999998, 0.0015600000000000002, 0.00138]}\n",
      "fpga-comm:  {'Citeseer_L1_AXW': [0.0005550012769680001, 0.0005550012769680001, 0.0005550012769680001, 0.0005550012769680001, 0.0005550012769680001], 'Citeseer_L2_AXW': [0.0005550012769680001, 0.000267000291144, 0.0005550012769680001, 0.0005550012769680001, 0.0005550012769680001]}\n",
      "----------------------------------\n",
      "Citeseer >> Rank 144 Num Iter 5 TM 1 VUF 1 VmV 1109 SIMD 1\n",
      "--------- final result -----------\n",
      "cpu results:  {'Citeseer_L1_XW': [1.66886, 1.6186399999999999, 1.94666, 1.5655700000000001, 1.39154], 'Citeseer_L1_AXW': [0.908182, 0.561521, 0.513813, 0.523725, 0.8756659999999999], 'Citeseer_L2_XW': [0.666749, 1.1373, 0.856402, 0.6484009999999999, 0.8588260000000001], 'Citeseer_L2_AXW': [0.7194039999999999, 0.375285, 0.40937500000000004, 1.0018900000000002, 0.370697]}\n",
      "cpu-comp:  {'Citeseer_L1_XW': [0.018754, 0.019979, 0.016168, 0.019063, 0.018627], 'Citeseer_L1_AXW': [0.002267, 0.0020150000000000003, 0.001081, 0.001514, 0.00188], 'Citeseer_L2_XW': [0.002611, 0.002769, 0.002506, 0.002508, 0.0025399999999999997], 'Citeseer_L2_AXW': [0.0009519999999999999, 0.000892, 0.000821, 0.0008309999999999999, 0.0007589999999999999]}\n",
      "cpu-comm:  {'Citeseer_L1_XW': [1.65011, 1.59866, 1.93049, 1.54651, 1.37291], 'Citeseer_L1_AXW': [0.905915, 0.559506, 0.512732, 0.522211, 0.873786], 'Citeseer_L2_XW': [0.664138, 1.1345299999999998, 0.853896, 0.645893, 0.8562860000000001], 'Citeseer_L2_AXW': [0.718452, 0.374393, 0.408554, 1.00106, 0.369938]}\n",
      "fpga results:  {'Citeseer_L1_AXW': [0.0026280019040640003, 0.005970304731090088, 0.002868001904064, 0.002786001904064, 0.002927001904064], 'Citeseer_L2_AXW': [0.001904001904064, 0.002009001904064, 0.001985001904064, 0.0018270019040640003, 0.0020500019040640004]}\n",
      "fpga-comp:  {'Citeseer_L1_AXW': [0.001881, 0.005671304347826088, 0.002121, 0.002039, 0.00218], 'Citeseer_L2_AXW': [0.001157, 0.0012619999999999999, 0.001238, 0.00108, 0.0013030000000000001]}\n",
      "fpga-comm:  {'Citeseer_L1_AXW': [0.0007470019040640002, 0.00029900038326399997, 0.0007470019040640002, 0.0007470019040640002, 0.0007470019040640002], 'Citeseer_L2_AXW': [0.0007470019040640002, 0.0007470019040640002, 0.0007470019040640002, 0.0007470019040640002, 0.0007470019040640002]}\n",
      "----------------------------------\n",
      "Pubmed >> Rank 12 Num Iter 5 TM 3 VUF 32 VmV 2048 SIMD 1\n",
      "--------- final result -----------\n",
      "cpu results:  {'Pubmed_L1_XW': [2.23648, 2.32631, 2.1470399999999996, 2.16758, 2.1473199999999997], 'Pubmed_L1_AXW': [1.0276599999999998, 1.01466, 1.04141, 1.10511, 1.03391], 'Pubmed_L2_XW': [0.409079, 0.4129, 0.390245, 0.79714, 0.394789], 'Pubmed_L2_AXW': [0.445461, 0.49311600000000005, 0.455984, 0.455813, 0.438282]}\n",
      "cpu-comp:  {'Pubmed_L1_XW': [1.68791, 1.87189, 1.78239, 1.73836, 1.87673], 'Pubmed_L1_AXW': [0.384967, 0.384105, 0.401368, 0.372896, 0.391242], 'Pubmed_L2_XW': [0.112516, 0.102226, 0.102104, 0.102396, 0.113124], 'Pubmed_L2_AXW': [0.050855, 0.06871400000000001, 0.089298, 0.09131299999999999, 0.06952399999999999]}\n",
      "cpu-comm:  {'Pubmed_L1_XW': [0.548571, 0.45441699999999996, 0.364652, 0.429222, 0.27059099999999997], 'Pubmed_L1_AXW': [0.642688, 0.6305510000000001, 0.6400429999999999, 0.7322160000000001, 0.642667], 'Pubmed_L2_XW': [0.296563, 0.310674, 0.288141, 0.6947439999999999, 0.281665], 'Pubmed_L2_AXW': [0.39460599999999996, 0.424402, 0.366686, 0.36450000000000005, 0.36875800000000003]}\n",
      "fpga results:  {'Pubmed_L1_AXW': [0.15072635446321273, 0.15223917188818853, 0.15120221086850474, 0.1482857298100988, 0.15027305049419046], 'Pubmed_L2_AXW': [0.040233850300579604, 0.04082517517957283, 0.0404927522689565, 0.041401615450628, 0.04169975865811429]}\n",
      "fpga-comp:  {'Pubmed_L1_AXW': [0.15051135127460472, 0.15202416869958052, 0.15098720767989673, 0.1480707266214908, 0.15005804730558245], 'Pubmed_L2_AXW': [0.0400188471119716, 0.040610171990964825, 0.0402777490803485, 0.04118661226202, 0.041484755469506286]}\n",
      "fpga-comm:  {'Pubmed_L1_AXW': [0.00021500318860799997, 0.00021500318860799997, 0.00021500318860799997, 0.00021500318860799997, 0.00021500318860799997], 'Pubmed_L2_AXW': [0.00021500318860799997, 0.00021500318860799997, 0.00021500318860799997, 0.00021500318860799997, 0.00021500318860799997]}\n",
      "----------------------------------\n",
      "Pubmed >> Rank 24 Num Iter 5 TM 3 VUF 16 VmV 2048 SIMD 1\n",
      "--------- final result -----------\n",
      "cpu results:  {'Pubmed_L1_XW': [1.3763200000000002, 1.5059500000000001, 1.42124, 1.41542, 1.48606], 'Pubmed_L1_AXW': [1.95015, 1.20484, 1.24606, 1.2121499999999998, 1.49891], 'Pubmed_L2_XW': [0.46094, 0.354159, 0.510038, 0.466679, 0.370489], 'Pubmed_L2_AXW': [0.49108500000000005, 0.506988, 0.479756, 0.505354, 0.538036]}\n",
      "cpu-comp:  {'Pubmed_L1_XW': [0.935987, 0.943636, 0.944659, 0.934193, 1.01129], 'Pubmed_L1_AXW': [0.054147999999999995, 0.24510200000000001, 0.076163, 0.24507, 0.060783], 'Pubmed_L2_XW': [0.05337, 0.05294, 0.053009, 0.054147999999999995, 0.053001000000000006], 'Pubmed_L2_AXW': [0.040205, 0.039927, 0.017807, 0.040146, 0.046918]}\n",
      "cpu-comm:  {'Pubmed_L1_XW': [0.44033700000000003, 0.562312, 0.476582, 0.48122600000000004, 0.474767], 'Pubmed_L1_AXW': [1.896, 0.959741, 1.1699, 0.96708, 1.43813], 'Pubmed_L2_XW': [0.40757, 0.30121899999999996, 0.457029, 0.412531, 0.317488], 'Pubmed_L2_AXW': [0.45088, 0.467061, 0.461949, 0.465208, 0.491118]}\n",
      "fpga results:  {'Pubmed_L1_AXW': [0.0749032788086226, 0.07420608961464564, 0.0734196022807218, 0.0741964357616784, 0.07269646835689542], 'Pubmed_L2_AXW': [0.01884878492022578, 0.01870458049152782, 0.018696133370181493, 0.018776381022971574, 0.018838527701448102]}\n",
      "fpga-comp:  {'Pubmed_L1_AXW': [0.0746402726306466, 0.07394308343666964, 0.07315659610274579, 0.0739334295837024, 0.07243346217891941], 'Pubmed_L2_AXW': [0.01858577874224978, 0.01844157431355182, 0.01843312719220549, 0.018513374844995573, 0.0185755215234721]}\n",
      "fpga-comm:  {'Pubmed_L1_AXW': [0.00026300617797599997, 0.00026300617797599997, 0.00026300617797599997, 0.00026300617797599997, 0.00026300617797599997], 'Pubmed_L2_AXW': [0.00026300617797599997, 0.00026300617797599997, 0.00026300617797599997, 0.00026300617797599997, 0.00026300617797599997]}\n",
      "----------------------------------\n",
      "Pubmed >> Rank 48 Num Iter 5 TM 1 VUF 25 VmV 2048 SIMD 1\n",
      "--------- final result -----------\n",
      "cpu results:  {'Pubmed_L1_XW': [1.03361, 1.0550799999999998, 1.1290600000000002, 1.07146, 1.0234400000000001], 'Pubmed_L1_AXW': [1.68219, 2.1792700000000003, 1.601, 2.25589, 2.28859], 'Pubmed_L2_XW': [0.577611, 0.36214, 0.875887, 0.45043, 0.440067], 'Pubmed_L2_AXW': [0.538436, 0.505404, 0.5311870000000001, 0.546491, 0.541135]}\n",
      "cpu-comp:  {'Pubmed_L1_XW': [0.5138, 0.5079079999999999, 0.459442, 0.5118520000000001, 0.5078889999999999], 'Pubmed_L1_AXW': [0.147824, 0.035063, 0.031261, 0.036555, 0.0376], 'Pubmed_L2_XW': [0.027087999999999997, 0.027639, 0.026212, 0.027153, 0.028203000000000002], 'Pubmed_L2_AXW': [0.011367, 0.019360000000000002, 0.01545, 0.00891, 0.013281999999999999]}\n",
      "cpu-comm:  {'Pubmed_L1_XW': [0.519806, 0.547173, 0.669622, 0.559605, 0.515555], 'Pubmed_L1_AXW': [1.53436, 2.14421, 1.56974, 2.2193400000000003, 2.25099], 'Pubmed_L2_XW': [0.550523, 0.334501, 0.8496750000000001, 0.423277, 0.411864], 'Pubmed_L2_AXW': [0.527069, 0.486044, 0.515737, 0.537581, 0.527853]}\n",
      "fpga results:  {'Pubmed_L1_AXW': [0.027730158796950257, 0.027841531446126014, 0.028034518444036396, 0.02795938610133846, 0.028627621996393023], 'Pubmed_L2_AXW': [0.0079199698022904, 0.00785397128859143, 0.007875774306585733, 0.007897872054438067, 0.007803882966906141]}\n",
      "fpga-comp:  {'Pubmed_L1_AXW': [0.027371154399814256, 0.027482527048990013, 0.027675514046900395, 0.02760038170420246, 0.028268617599257022], 'Pubmed_L2_AXW': [0.007560965405154399, 0.00749496679823543, 0.007516769909449732, 0.007538867657302066, 0.007444878569770141]}\n",
      "fpga-comm:  {'Pubmed_L1_AXW': [0.00035900439713599993, 0.00035900439713599993, 0.00035900439713599993, 0.00035900439713599993, 0.00035900439713599993], 'Pubmed_L2_AXW': [0.00035900439713599993, 0.000359004490356, 0.00035900439713599993, 0.00035900439713599993, 0.00035900439713599993]}\n",
      "----------------------------------\n",
      "Pubmed >> Rank 96 Num Iter 5 TM 1 VUF 13 VmV 2048 SIMD 1\n",
      "--------- final result -----------\n",
      "cpu results:  {'Pubmed_L1_XW': [1.02907, 0.856459, 1.1712, 1.19806, 0.841814], 'Pubmed_L1_AXW': [1.96796, 2.04575, 1.8727399999999998, 2.6511299999999998, 1.9011099999999999], 'Pubmed_L2_XW': [0.423852, 0.861761, 0.907647, 0.846754, 0.9731059999999999], 'Pubmed_L2_AXW': [0.596916, 1.0018399999999998, 0.621921, 0.594955, 0.571989]}\n",
      "cpu-comp:  {'Pubmed_L1_XW': [0.24653899999999998, 0.232572, 0.245224, 0.254408, 0.277219], 'Pubmed_L1_AXW': [0.023479, 0.08327799999999999, 0.007957, 0.019731000000000002, 0.008906], 'Pubmed_L2_XW': [0.013753, 0.014817, 0.013447, 0.013318, 0.01385], 'Pubmed_L2_AXW': [0.007951000000000001, 0.007839, 0.012006, 0.016239, 0.003555]}\n",
      "cpu-comm:  {'Pubmed_L1_XW': [0.782528, 0.6238870000000001, 0.925975, 0.94365, 0.564595], 'Pubmed_L1_AXW': [1.94448, 1.96247, 1.8647900000000002, 2.6313999999999997, 1.8921999999999999], 'Pubmed_L2_XW': [0.410099, 0.8469439999999999, 0.8942000000000001, 0.833436, 0.959256], 'Pubmed_L2_AXW': [0.588965, 0.994001, 0.6099150000000001, 0.578716, 0.568434]}\n",
      "fpga results:  {'Pubmed_L1_AXW': [0.009137557098112719, 0.009131823764779385, 0.009334695559651178, 0.009356526328881948, 0.009051116072471693], 'Pubmed_L2_AXW': [0.003022075046830667, 0.003125936585292205, 0.0032064237647793843, 0.00307786479042041, 0.0030851417134973333]}\n",
      "fpga-comp:  {'Pubmed_L1_AXW': [0.008586548717948719, 0.008580815384615385, 0.008783687179487179, 0.008805517948717949, 0.008500107692307694], 'Pubmed_L2_AXW': [0.002471066666666667, 0.002574928205128205, 0.002655415384615384, 0.00252685641025641, 0.002534133333333333]}\n",
      "fpga-comm:  {'Pubmed_L1_AXW': [0.000551008380164, 0.000551008380164, 0.000551008380164, 0.000551008380164, 0.000551008380164], 'Pubmed_L2_AXW': [0.000551008380164, 0.000551008380164, 0.000551008380164, 0.000551008380164, 0.000551008380164]}\n",
      "----------------------------------\n",
      "Pubmed >> Rank 144 Num Iter 5 TM 1 VUF 7 VmV 2048 SIMD 0.9375\n",
      "--------- final result -----------\n",
      "cpu results:  {'Pubmed_L1_XW': [0.765619, 0.68727, 1.27568, 0.7141339999999999, 0.6663020000000001], 'Pubmed_L1_AXW': [2.48256, 2.85101, 2.28421, 2.6747, 2.52171], 'Pubmed_L2_XW': [0.699018, 0.868789, 0.756732, 0.837686, 0.80052], 'Pubmed_L2_AXW': [0.8254710000000001, 0.856879, 0.787813, 0.882705, 0.825013]}\n",
      "cpu-comp:  {'Pubmed_L1_XW': [0.265035, 0.169581, 0.146909, 0.178622, 0.17861600000000002], 'Pubmed_L1_AXW': [0.035345, 0.005713, 0.0061920000000000005, 0.047046000000000004, 0.056514], 'Pubmed_L2_XW': [0.009314, 0.009737, 0.009375999999999999, 0.009184000000000001, 0.009510000000000001], 'Pubmed_L2_AXW': [0.007566, 0.00474, 0.005638, 0.010395, 0.005766]}\n",
      "cpu-comm:  {'Pubmed_L1_XW': [0.500584, 0.517689, 1.1287800000000001, 0.535512, 0.48768599999999995], 'Pubmed_L1_AXW': [2.4472199999999997, 2.8453, 2.27801, 2.62765, 2.4652], 'Pubmed_L2_XW': [0.689704, 0.859052, 0.747356, 0.828502, 0.79101], 'Pubmed_L2_AXW': [0.817905, 0.852139, 0.782175, 0.8723099999999999, 0.8192470000000001]}\n",
      "fpga results:  {'Pubmed_L1_AXW': [0.006732547100216012, 0.006814477844249704, 0.006935899463341891, 0.006775115271774024, 0.006732162448835573], 'Pubmed_L2_AXW': [0.0025081774230985582, 0.0024803543065800744, 0.002565618695910912, 0.0025171526219754884, 0.0025198451816385676]}\n",
      "fpga-comp:  {'Pubmed_L1_AXW': [0.005989534861956012, 0.0060714656059897044, 0.006192887225081891, 0.006032102948058025, 0.005989150210575573], 'Pubmed_L2_AXW': [0.0017651651848385585, 0.0017373420683200747, 0.0018226064576509124, 0.0017741403837154889, 0.0017768329433785679]}\n",
      "fpga-comm:  {'Pubmed_L1_AXW': [0.0007430122382599998, 0.0007430122382599998, 0.0007430122382599998, 0.0007430123237159998, 0.0007430122382599998], 'Pubmed_L2_AXW': [0.0007430122382599998, 0.0007430122382599998, 0.0007430122382599998, 0.0007430122382599998, 0.0007430122382599998]}\n",
      "----------------------------------\n",
      "Reddit >> Rank 12 Num Iter 5 TM 40 VUF 32 VmV 1503 SIMD 1\n",
      "--------- final result -----------\n",
      "cpu results:  {'Reddit_L1_XW': [2.32357, 2.17081, 2.15369, 2.5085900000000003, 2.36666], 'Reddit_L1_AXW': [519.775, 522.815, 525.8340000000001, 535.106, 522.318], 'Reddit_L2_XW': [11.752, 11.7576, 11.6241, 11.7031, 11.7028], 'Reddit_L2_AXW': [1317.1, 1315.05, 1315.2299999999998, 1311.32, 1312.36]}\n",
      "cpu-comp:  {'Reddit_L1_XW': [1.84014, 1.75172, 1.77656, 1.86864, 1.88035], 'Reddit_L1_AXW': [513.591, 517.351, 519.737, 528.773, 516.064], 'Reddit_L2_XW': [11.4099, 11.4342, 11.2923, 11.3675, 11.1875], 'Reddit_L2_AXW': [1301.76, 1299.99, 1300.19, 1296.18, 1297.24]}\n",
      "cpu-comm:  {'Reddit_L1_XW': [0.483433, 0.419089, 0.377134, 0.639953, 0.486306], 'Reddit_L1_AXW': [6.18335, 5.46426, 6.09762, 6.33269, 6.25406], 'Reddit_L2_XW': [0.342096, 0.32340599999999997, 0.33176100000000003, 0.335657, 0.5152979999999999], 'Reddit_L2_AXW': [15.339, 15.0541, 15.0389, 15.1387, 15.1248]}\n",
      "fpga results:  {'Reddit_L1_AXW': [358.2095181852275, 360.8319671138744, 362.4961062478508, 368.79835319446056, 359.9343363236699], 'Reddit_L2_AXW': [907.9257281965673, 906.6912243126033, 906.8307162768929, 904.033902392884, 904.7732098036195]}\n",
      "fpga-comp:  {'Reddit_L1_AXW': [358.2090871576197, 360.83153608626657, 362.49567522024296, 368.79792216685274, 359.9339052960621], 'Reddit_L2_AXW': [907.9252971689594, 906.6907932849954, 906.830285249285, 904.0334713652761, 904.7727787760116]}\n",
      "fpga-comm:  {'Reddit_L1_AXW': [0.00043102760783999996, 0.00043102760783999996, 0.00043102760783999996, 0.00043102760783999996, 0.00043102760783999996], 'Reddit_L2_AXW': [0.00043102760783999996, 0.00043102760783999996, 0.00043102760783999996, 0.00043102760783999996, 0.00043102760783999996]}\n",
      "----------------------------------\n",
      "Reddit >> Rank 24 Num Iter 5 TM 19 VUF 32 VmV 1503 SIMD 1\n",
      "--------- final result -----------\n",
      "cpu results:  {'Reddit_L1_XW': [1.37999, 1.37683, 1.41159, 1.3698899999999998, 1.48453], 'Reddit_L1_AXW': [341.69, 341.748, 390.66, 342.526, 336.32099999999997], 'Reddit_L2_XW': [6.51871, 6.48272, 6.54465, 6.59431, 6.51778], 'Reddit_L2_AXW': [866.0870000000001, 863.381, 861.2729999999999, 877.287, 850.885]}\n",
      "cpu-comp:  {'Reddit_L1_XW': [0.9403050000000001, 0.93748, 0.936943, 0.9377129999999999, 1.00161], 'Reddit_L1_AXW': [335.57300000000004, 335.80199999999996, 381.647, 336.384, 330.10499999999996], 'Reddit_L2_XW': [6.30419, 6.29614, 6.332660000000001, 6.37149, 6.319], 'Reddit_L2_AXW': [850.9590000000001, 846.972, 845.311, 861.3199999999999, 836.215]}\n",
      "cpu-comm:  {'Reddit_L1_XW': [0.43968399999999996, 0.439353, 0.474646, 0.432178, 0.482922], 'Reddit_L1_AXW': [6.11732, 5.9456999999999995, 9.0138, 6.14175, 6.21588], 'Reddit_L2_XW': [0.21452600000000002, 0.186577, 0.21199, 0.222813, 0.198779], 'Reddit_L2_AXW': [15.1274, 16.4089, 15.961599999999999, 15.9667, 14.6698]}\n",
      "fpga results:  {'Reddit_L1_AXW': [170.9376931845492, 171.05434324593813, 194.407278024871, 171.35080759409695, 168.15235460081695], 'Reddit_L2_AXW': [433.46960820200115, 431.4386746004392, 430.5925796136837, 438.74738674370735, 425.95917804864564]}\n",
      "fpga-comp:  {'Reddit_L1_AXW': [170.93716615925032, 171.05381622063925, 194.40675099957213, 171.35028056879807, 168.15182757551807], 'Reddit_L2_AXW': [433.4690811767023, 431.4381475751403, 430.59205258838483, 438.7468597184085, 425.95865102334676]}\n",
      "fpga-comm:  {'Reddit_L1_AXW': [0.0005270252988879999, 0.0005270252988879999, 0.0005270252988879999, 0.0005270252988879999, 0.0005270252988879999], 'Reddit_L2_AXW': [0.0005270252988879999, 0.0005270252988879999, 0.0005270252988879999, 0.0005270252988879999, 0.0005270252988879999]}\n",
      "----------------------------------\n",
      "Reddit >> Rank 48 Num Iter 5 TM 10 VUF 32 VmV 1503 SIMD 0.9375\n",
      "--------- final result -----------\n",
      "cpu results:  {'Reddit_L1_XW': [1.02937, 1.04658, 1.03666, 1.0286799999999998, 1.0686300000000002], 'Reddit_L1_AXW': [254.80000000000004, 252.954, 251.929, 254.199, 252.695], 'Reddit_L2_XW': [3.85807, 3.9024799999999997, 3.89844, 3.8741000000000003, 3.87596], 'Reddit_L2_AXW': [642.205, 639.787, 635.347, 624.171, 633.6709999999999]}\n",
      "cpu-comp:  {'Reddit_L1_XW': [0.50806, 0.507829, 0.458037, 0.507773, 0.44725800000000004], 'Reddit_L1_AXW': [247.88, 245.842, 245.279, 247.562, 246.06300000000002], 'Reddit_L2_XW': [3.53229, 3.55564, 3.54124, 3.51663, 3.51654], 'Reddit_L2_AXW': [625.204, 623.0250000000001, 618.278, 607.607, 617.0459999999999]}\n",
      "cpu-comm:  {'Reddit_L1_XW': [0.5213089999999999, 0.538751, 0.578628, 0.520904, 0.6213679999999999], 'Reddit_L1_AXW': [6.92049, 7.11169, 6.64964, 6.63659, 6.63228], 'Reddit_L2_XW': [0.325779, 0.34684, 0.357195, 0.357468, 0.359419], 'Reddit_L2_AXW': [17.0013, 16.7626, 17.069399999999998, 16.5645, 16.6252]}\n",
      "fpga results:  {'Reddit_L1_AXW': [101.89355724523885, 101.05582284096933, 100.82439768414707, 101.7628410820604, 101.1466664638072], 'Reddit_L2_AXW': [256.99527282747437, 256.09957936972006, 254.1482912357321, 249.7619007411491, 253.64186886769477]}\n",
      "fpga-comp:  {'Reddit_L1_AXW': [101.89283814049607, 101.05510373622654, 100.82367857940429, 101.76212197731762, 101.14594735906441], 'Reddit_L2_AXW': [256.9945537227316, 256.0988602649773, 254.14757213098932, 249.76118163640632, 253.64114976295198]}\n",
      "fpga-comm:  {'Reddit_L1_AXW': [0.0007191047427839999, 0.0007191047427839999, 0.0007191047427839999, 0.0007191047427839999, 0.0007191047427839999], 'Reddit_L2_AXW': [0.0007191047427839999, 0.0007191047427839999, 0.0007191047427839999, 0.0007191047427839999, 0.0007191047427839999]}\n",
      "----------------------------------\n",
      "Reddit >> Rank 96 Num Iter 5 TM 5 VUF 32 VmV 1503 SIMD 0.9375\n",
      "--------- final result -----------\n",
      "cpu results:  {'Reddit_L1_XW': [0.874807, 1.16767, 0.847494, 0.855254, 1.20184], 'Reddit_L1_AXW': [203.817, 205.516, 233.57500000000002, 203.475, 205.807], 'Reddit_L2_XW': [2.38295, 2.4457, 2.33865, 2.4508799999999997, 2.3069599999999997], 'Reddit_L2_AXW': [508.53499999999997, 506.17500000000007, 507.69699999999995, 501.50899999999996, 497.953]}\n",
      "cpu-comp:  {'Reddit_L1_XW': [0.224276, 0.232637, 0.23947700000000002, 0.224417, 0.240265], 'Reddit_L1_AXW': [195.992, 197.346, 225.274, 195.463, 197.489], 'Reddit_L2_XW': [2.08629, 2.0903699999999996, 1.98558, 2.13789, 1.96709], 'Reddit_L2_AXW': [489.848, 487.812, 489.456, 482.75800000000004, 479.671]}\n",
      "cpu-comm:  {'Reddit_L1_XW': [0.650531, 0.9350310000000001, 0.608017, 0.630837, 0.9615710000000001], 'Reddit_L1_AXW': [7.82518, 8.16965, 8.30101, 8.01195, 8.31778], 'Reddit_L2_XW': [0.296667, 0.355331, 0.353069, 0.31298699999999996, 0.33986900000000003], 'Reddit_L2_AXW': [18.686899999999998, 18.363500000000002, 18.2412, 18.7508, 18.2819]}\n",
      "fpga results:  {'Reddit_L1_AXW': [58.22694819128886, 58.62919830904269, 66.92612688262399, 58.06979138752831, 58.671681150134866], 'Reddit_L2_AXW': [145.52651289045474, 144.92165229979977, 145.41005643095733, 143.42019580413665, 142.50310118559452]}\n",
      "fpga-comp:  {'Reddit_L1_AXW': [58.225853086269865, 58.628103204023695, 66.92503177760499, 58.068696282509315, 58.67058604511587], 'Reddit_L2_AXW': [145.52541778543574, 144.92055719478077, 145.40896132593832, 143.41910069911765, 142.5020060805755]}\n",
      "fpga-comm:  {'Reddit_L1_AXW': [0.0010951050189999998, 0.0010951050189999998, 0.0010951050189999998, 0.0010951050189999998, 0.0010951050189999998], 'Reddit_L2_AXW': [0.0010951050189999998, 0.0010951050189999998, 0.0010951050189999998, 0.0010951050189999998, 0.0010951050189999998]}\n",
      "----------------------------------\n",
      "Reddit >> Rank 144 Num Iter 5 TM 3 VUF 32 VmV 1503 SIMD 0.8125\n",
      "--------- final result -----------\n",
      "cpu results:  {'Reddit_L1_XW': [0.7004640000000001, 0.7694139999999999, 0.647816, 1.14926, 0.690513], 'Reddit_L1_AXW': [157.864, 156.03900000000002, 175.831, 157.004, 160.54], 'Reddit_L2_XW': [1.75796, 1.80781, 1.76074, 1.73729, 1.84535], 'Reddit_L2_AXW': [400.748, 388.041, 389.83299999999997, 386.724, 395.708]}\n",
      "cpu-comp:  {'Reddit_L1_XW': [0.159554, 0.151792, 0.167023, 0.16555199999999998, 0.155038], 'Reddit_L1_AXW': [149.208, 147.74499999999998, 167.44400000000002, 148.779, 151.91199999999998], 'Reddit_L2_XW': [1.43386, 1.42165, 1.40873, 1.40425, 1.4422899999999998], 'Reddit_L2_AXW': [382.05699999999996, 369.781, 371.55899999999997, 368.44300000000004, 376.88100000000003]}\n",
      "cpu-comm:  {'Reddit_L1_XW': [0.54091, 0.617622, 0.48079299999999997, 0.9837030000000001, 0.535475], 'Reddit_L1_AXW': [8.65608, 8.29373, 8.38737, 8.22489, 8.62742], 'Reddit_L2_XW': [0.3241, 0.386158, 0.352003, 0.333037, 0.403057], 'Reddit_L2_AXW': [18.6908, 18.2599, 18.2734, 18.281599999999997, 18.827099999999998]}\n",
      "fpga results:  {'Reddit_L1_AXW': [29.66353140877563, 29.372691813262648, 33.28878832181367, 29.578247617610167, 30.201077728848826], 'Reddit_L2_AXW': [75.95314793345179, 73.51271944779404, 73.86618000884808, 73.24672944178148, 74.92417613141818]}\n",
      "fpga-comp:  {'Reddit_L1_AXW': [29.66206040143562, 29.37122080592264, 33.28731731447366, 29.57677661027016, 30.199606721508818], 'Reddit_L2_AXW': [75.95167692611179, 73.51124844045404, 73.86470900150807, 73.24525843444148, 74.92270512407818]}\n",
      "fpga-comm:  {'Reddit_L1_AXW': [0.001471007340008, 0.001471007340008, 0.001471007340008, 0.001471007340008, 0.001471007340008], 'Reddit_L2_AXW': [0.001471007340008, 0.001471007340008, 0.001471007340008, 0.001471007340008, 0.001471007340008]}\n",
      "----------------------------------\n"
     ]
    }
   ],
   "source": [
    "datasets = ['Cora', 'Citeseer', 'Pubmed', 'Reddit']\n",
    "d_result = [[],[],[],[]]\n",
    "for d in datasets:\n",
    "    if d == 'Cora':\n",
    "        for (rank,vuf,simd) in zip(total_ranks, vmacc_unroll_factor['Cora'], SIMD_under_utilization['Cora']):\n",
    "            print('Cora >> Rank ' + str(rank) + ' Num Iter '\\\n",
    "                    + str(num_iter) + ' TM ' + str(TM['Cora'][0]) + ' VUF ' + str(vuf) + ' VmV ' + str(vmacc_vlen['Cora']) + ' SIMD ' + str(simd))\n",
    "            my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm = get_results(d,rank, num_iter, TM['Cora'][0], TK['Cora'], vuf, vmacc_vlen['Cora'], simd, fpga_comm['Cora'])\n",
    "            d_result[0].append([my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm])\n",
    "    if d == 'Citeseer':\n",
    "        for (rank,vuf,simd) in  zip(total_ranks, vmacc_unroll_factor['Citeseer'], SIMD_under_utilization['Citeseer']):\n",
    "            print('Citeseer >> Rank ' + str(rank) + ' Num Iter '\\\n",
    "                    + str(num_iter) + ' TM ' + str(TM['Citeseer'][0]) + ' VUF ' + str(vuf) + ' VmV ' + str(vmacc_vlen['Citeseer']) + ' SIMD ' + str(simd))\n",
    "            my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm = get_results(d,rank, num_iter, TM['Citeseer'][0], TK['Citeseer'], vuf, vmacc_vlen['Citeseer'], simd, fpga_comm['Citeseer'])  \n",
    "            d_result[1].append([my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm])\n",
    "\n",
    "    if d == 'Pubmed':\n",
    "        for (rank, tm, vuf,simd) in  zip(total_ranks, TM['Pubmed'], vmacc_unroll_factor['Pubmed'], SIMD_under_utilization['Pubmed']):\n",
    "            print('Pubmed >> Rank ' + str(rank) + ' Num Iter '\\\n",
    "                    + str(num_iter) + ' TM ' + str(tm) + ' VUF ' + str(vuf) + ' VmV ' + str(vmacc_vlen['Pubmed']) + ' SIMD ' + str(simd))\n",
    "            my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm = get_results(d,rank, num_iter, tm, TK['Pubmed'], vuf, vmacc_vlen['Pubmed'], simd, fpga_comm['Pubmed'])\n",
    "            d_result[2].append([my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm])\n",
    "    if d == 'Reddit':\n",
    "        for (rank, tm, vuf,simd) in  zip(total_ranks, TM['Reddit'], vmacc_unroll_factor['Reddit'], SIMD_under_utilization['Reddit']):\n",
    "            print('Reddit >> Rank ' + str(rank) + ' Num Iter '\\\n",
    "                    + str(num_iter) + ' TM ' + str(tm) + ' VUF ' + str(vuf) + ' VmV ' + str(vmacc_vlen['Reddit']) + ' SIMD ' + str(simd))\n",
    "            my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm = get_results(d,rank, num_iter, tm, TK['Reddit'], vuf, vmacc_vlen['Reddit'], simd, fpga_comm['Reddit'])\n",
    "            d_result[3].append([my_dict_cpu, cpu_breakdown_comp, cpu_breakdown_comm, my_dict_fpga, fpga_breakdown_comp, fpga_breakdown_comm])\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Cora >> Rank: 12 || vmacc_unroll_factor 14 || SIMD 1\n",
      "==========CPU ============\n",
      "L1 XW:  [0.5792320000000001, 0.5826680000000001, 0.6284150000000001, 0.586771, 0.9863649999999999]\n",
      "L1 AXW:  [0.364327, 0.375083, 0.371476, 0.421115, 0.419948]\n",
      "L2 XW:  [0.709005, 0.730065, 0.760005, 0.745062, 0.751631]\n",
      "L2 AXW:  [0.208686, 0.215598, 0.20919100000000002, 0.197624, 0.230847]\n",
      "==========FPGA ============\n",
      "L1 XW:  [0.5792320000000001, 0.5826680000000001, 0.6284150000000001, 0.586771, 0.9863649999999999]\n",
      "L1 AXW:  [0.01833996 0.01814499 0.0188849  0.01827139 0.01887238]\n",
      "L2 XW:  [0.709005, 0.730065, 0.760005, 0.745062, 0.751631]\n",
      "L2 AXW:  [0.01029732 0.01018625 0.0105344  0.0100988  0.00993205]\n",
      "=========================\n",
      "Cora >> Rank: 24 || vmacc_unroll_factor 7 || SIMD 1\n",
      "==========CPU ============\n",
      "L1 XW:  [0.599271, 0.586192, 0.6129669999999999, 1.34944, 0.648046]\n",
      "L1 AXW:  [0.447646, 0.8988820000000001, 0.400922, 0.419027, 0.425897]\n",
      "L2 XW:  [0.33380699999999996, 0.736439, 0.750964, 1.16718, 0.7228990000000001]\n",
      "L2 AXW:  [0.250515, 0.244709, 0.251274, 0.289908, 0.673131]\n",
      "==========FPGA ============\n",
      "L1 XW:  [0.599271, 0.586192, 0.6129669999999999, 1.34944, 0.648046]\n",
      "L1 AXW:  [0.00989982 0.01005757 0.00988625 0.00971371 0.00949165]\n",
      "L2 XW:  [0.33380699999999996, 0.736439, 0.750964, 1.16718, 0.7228990000000001]\n",
      "L2 AXW:  [0.00590456 0.00580848 0.00595608 0.02113781 0.00555497]\n",
      "=========================\n",
      "Cora >> Rank: 48 || vmacc_unroll_factor 4 || SIMD 0.875\n",
      "==========CPU ============\n",
      "L1 XW:  [1.30704, 1.07081, 1.32484, 1.10838, 1.1587800000000001]\n",
      "L1 AXW:  [0.434386, 1.07033, 0.426896, 0.887571, 0.448921]\n",
      "L2 XW:  [1.23708, 0.815486, 0.7881, 0.803173, 0.7570260000000001]\n",
      "L2 AXW:  [0.317255, 0.841233, 0.268991, 0.280003, 0.669311]\n",
      "==========FPGA ============\n",
      "L1 XW:  [1.30704, 1.07081, 1.32484, 1.10838, 1.1587800000000001]\n",
      "L1 AXW:  [0.0061263  0.00623636 0.00652894 0.00620513 0.00586417]\n",
      "L2 XW:  [1.23708, 0.815486, 0.7881, 0.803173, 0.7570260000000001]\n",
      "L2 AXW:  [0.00395143 0.00379766 0.00403216 0.00394779 0.00402214]\n",
      "=========================\n",
      "Cora >> Rank: 96 || vmacc_unroll_factor 2 || SIMD 0.9375\n",
      "==========CPU ============\n",
      "L1 XW:  [0.866783, 1.32001, 1.4583199999999998, 1.42252, 1.31544]\n",
      "L1 AXW:  [1.3628799999999999, 0.9995229999999999, 1.0075699999999999, 1.12729, 1.04519]\n",
      "L2 XW:  [0.9440769999999999, 1.19659, 1.13597, 0.91341, 0.9586640000000001]\n",
      "L2 AXW:  [0.299278, 0.769089, 0.9577840000000001, 0.6960430000000001, 0.28787799999999997]\n",
      "==========FPGA ============\n",
      "L1 XW:  [0.866783, 1.32001, 1.4583199999999998, 1.42252, 1.31544]\n",
      "L1 AXW:  [0.004525 0.00446  0.004636 0.004516 0.004364]\n",
      "L2 XW:  [0.9440769999999999, 1.19659, 1.13597, 0.91341, 0.9586640000000001]\n",
      "L2 AXW:  [0.003386   0.003275   0.003577   0.003436   0.00438679]\n",
      "=========================\n",
      "Cora >> Rank: 144 || vmacc_unroll_factor 1 || SIMD 0.8125\n",
      "==========CPU ============\n",
      "L1 XW:  [1.41114, 1.6813900000000002, 1.8188499999999999, 1.59179, 1.24319]\n",
      "L1 AXW:  [0.607493, 0.613814, 0.9578059999999999, 0.588819, 0.5832879999999999]\n",
      "L2 XW:  [0.657462, 0.886426, 0.72641, 1.1058400000000002, 1.1516199999999999]\n",
      "L2 AXW:  [0.763431, 0.6988219999999999, 0.74368, 0.98752, 1.066]\n",
      "==========FPGA ============\n",
      "L1 XW:  [1.41114, 1.6813900000000002, 1.8188499999999999, 1.59179, 1.24319]\n",
      "L1 AXW:  [0.00446414 0.00436112 0.00465469 0.00407266 0.00411512]\n",
      "L2 XW:  [0.657462, 0.886426, 0.72641, 1.1058400000000002, 1.1516199999999999]\n",
      "L2 AXW:  [0.00326734 0.00330809 0.00336269 0.00310317 0.01769248]\n",
      "=========================\n",
      "\n",
      "\n",
      "\n",
      "Citeseer >> Rank: 12 || vmacc_unroll_factor 17 || SIMD 1\n",
      "L1 XW:  [1.28715, 1.61304, 0.944724, 0.9346209999999999, 1.58397]\n",
      "L1 AXW:  [0.400864, 0.410054, 0.421176, 0.411987, 0.390554]\n",
      "L2 XW:  [0.7537849999999999, 1.12765, 0.727128, 0.755126, 1.11462]\n",
      "L2 AXW:  [0.20762, 0.204948, 0.231973, 0.215063, 0.208676]\n",
      "==========FPGA ============\n",
      "L1 XW:  [1.28715, 1.61304, 0.944724, 0.9346209999999999, 1.58397]\n",
      "L1 AXW:  [0.01983662 0.019954   0.02356708 0.01980876 0.01931449]\n",
      "L2 XW:  [0.7537849999999999, 1.12765, 0.727128, 0.755126, 1.11462]\n",
      "L2 AXW:  [0.01038722 0.01045987 0.01040773 0.01054136 0.01006279]\n",
      "=========================\n",
      "Citeseer >> Rank: 24 || vmacc_unroll_factor 9 || SIMD 0.9375\n",
      "L1 XW:  [0.976872, 1.7983, 0.910586, 0.961162, 1.32481]\n",
      "L1 AXW:  [0.39791499999999996, 0.422125, 0.402019, 0.429787, 0.410907]\n",
      "L2 XW:  [0.356548, 0.652299, 0.7913030000000001, 0.717342, 0.6914990000000001]\n",
      "L2 AXW:  [0.6594990000000001, 0.277939, 0.270113, 0.7399009999999999, 0.290651]\n",
      "==========FPGA ============\n",
      "L1 XW:  [0.976872, 1.7983, 0.910586, 0.961162, 1.32481]\n",
      "L1 AXW:  [0.01091219 0.01062194 0.01072261 0.01038596 0.01060927]\n",
      "L2 XW:  [0.356548, 0.652299, 0.7913030000000001, 0.717342, 0.6914990000000001]\n",
      "L2 AXW:  [0.00618458 0.00620699 0.01947975 0.00601997 0.00584319]\n",
      "=========================\n",
      "Citeseer >> Rank: 48 || vmacc_unroll_factor 5 || SIMD 0.875\n",
      "L1 XW:  [1.56836, 1.20415, 1.643, 0.91254, 0.91005]\n",
      "L1 AXW:  [0.43396599999999996, 0.43938499999999997, 0.731093, 1.00525, 0.42207300000000003]\n",
      "L2 XW:  [0.819409, 0.8409869999999999, 0.8442919999999999, 1.10889, 0.835006]\n",
      "L2 AXW:  [0.31232299999999996, 0.283224, 0.932351, 0.276325, 0.278906]\n",
      "==========FPGA ============\n",
      "L1 XW:  [1.56836, 1.20415, 1.643, 0.91254, 0.91005]\n",
      "L1 AXW:  [0.00666742 0.01137923 0.00643939 0.00648167 0.00626238]\n",
      "L2 XW:  [0.819409, 0.8409869999999999, 0.8442919999999999, 1.10889, 0.835006]\n",
      "L2 AXW:  [0.00419725 0.020473   0.00402914 0.00404019 0.00385468]\n",
      "=========================\n",
      "Citeseer >> Rank: 96 || vmacc_unroll_factor 2 || SIMD 1\n",
      "L1 XW:  [1.69954, 1.16484, 1.50805, 2.01343, 2.08926]\n",
      "L1 AXW:  [0.519471, 0.942544, 0.508562, 0.914797, 0.51388]\n",
      "L2 XW:  [0.894871, 1.2333100000000001, 0.9625499999999999, 1.11568, 1.16528]\n",
      "L2 AXW:  [0.677958, 0.303556, 0.707342, 0.3095, 0.295932]\n",
      "==========FPGA ============\n",
      "L1 XW:  [1.69954, 1.16484, 1.50805, 2.01343, 2.08926]\n",
      "L1 AXW:  [0.004398 0.004416 0.004358 0.004139 0.004273]\n",
      "L2 XW:  [0.894871, 1.2333100000000001, 0.9625499999999999, 1.11568, 1.16528]\n",
      "L2 AXW:  [0.003125   0.01830762 0.002983   0.003101   0.002768  ]\n",
      "=========================\n",
      "Citeseer >> Rank: 144 || vmacc_unroll_factor 1 || SIMD 1\n",
      "L1 XW:  [1.66886, 1.6186399999999999, 1.94666, 1.5655700000000001, 1.39154]\n",
      "L1 AXW:  [0.908182, 0.561521, 0.513813, 0.523725, 0.8756659999999999]\n",
      "L2 XW:  [0.666749, 1.1373, 0.856402, 0.6484009999999999, 0.8588260000000001]\n",
      "L2 AXW:  [0.7194039999999999, 0.375285, 0.40937500000000004, 1.0018900000000002, 0.370697]\n",
      "==========FPGA ============\n",
      "L1 XW:  [1.66886, 1.6186399999999999, 1.94666, 1.5655700000000001, 1.39154]\n",
      "L1 AXW:  [0.003787  0.0071643 0.003871  0.003772  0.00376  ]\n",
      "L2 XW:  [0.666749, 1.1373, 0.856402, 0.6484009999999999, 0.8588260000000001]\n",
      "L2 AXW:  [0.003063 0.003203 0.002988 0.002813 0.002883]\n",
      "=========================\n",
      "\n",
      "\n",
      "\n",
      "Pubmed >> Rank: 12 || vmacc_unroll_factor 32 || SIMD 1\n",
      "L1 XW:  [2.23648, 2.32631, 2.1470399999999996, 2.16758, 2.1473199999999997]\n",
      "L1 AXW:  [1.0276599999999998, 1.01466, 1.04141, 1.10511, 1.03391]\n",
      "L2 XW:  [0.409079, 0.4129, 0.390245, 0.79714, 0.394789]\n",
      "L2 AXW:  [0.445461, 0.49311600000000005, 0.455984, 0.455813, 0.438282]\n",
      "==========FPGA ============\n",
      "L1 XW:  [2.23648, 2.32631, 2.1470399999999996, 2.16758, 2.1473199999999997]\n",
      "L1 AXW:  [0.15528635 0.15446717 0.15262421 0.14944573 0.15105705]\n",
      "L2 XW:  [0.409079, 0.4129, 0.390245, 0.79714, 0.394789]\n",
      "L2 AXW:  [0.04479385 0.04305318 0.04191475 0.04256162 0.04248376]\n",
      "=========================\n",
      "Pubmed >> Rank: 24 || vmacc_unroll_factor 16 || SIMD 1\n",
      "L1 XW:  [1.3763200000000002, 1.5059500000000001, 1.42124, 1.41542, 1.48606]\n",
      "L1 AXW:  [1.95015, 1.20484, 1.24606, 1.2121499999999998, 1.49891]\n",
      "L2 XW:  [0.46094, 0.354159, 0.510038, 0.466679, 0.370489]\n",
      "L2 AXW:  [0.49108500000000005, 0.506988, 0.479756, 0.505354, 0.538036]\n",
      "==========FPGA ============\n",
      "L1 XW:  [1.3763200000000002, 1.5059500000000001, 1.42124, 1.41542, 1.48606]\n",
      "L1 AXW:  [0.07946328 0.07643409 0.0748416  0.07535644 0.07348047]\n",
      "L2 XW:  [0.46094, 0.354159, 0.510038, 0.466679, 0.370489]\n",
      "L2 AXW:  [0.02340878 0.02093258 0.02011813 0.01993638 0.01962253]\n",
      "=========================\n",
      "Pubmed >> Rank: 48 || vmacc_unroll_factor 25 || SIMD 1\n",
      "L1 XW:  [1.03361, 1.0550799999999998, 1.1290600000000002, 1.07146, 1.0234400000000001]\n",
      "L1 AXW:  [1.68219, 2.1792700000000003, 1.601, 2.25589, 2.28859]\n",
      "L2 XW:  [0.577611, 0.36214, 0.875887, 0.45043, 0.440067]\n",
      "L2 AXW:  [0.538436, 0.505404, 0.5311870000000001, 0.546491, 0.541135]\n",
      "==========FPGA ============\n",
      "L1 XW:  [1.03361, 1.0550799999999998, 1.1290600000000002, 1.07146, 1.0234400000000001]\n",
      "L1 AXW:  [0.03229016 0.03006953 0.02945652 0.02911939 0.02941162]\n",
      "L2 XW:  [0.577611, 0.36214, 0.875887, 0.45043, 0.440067]\n",
      "L2 AXW:  [0.01247997 0.01008197 0.00929777 0.00905787 0.00858788]\n",
      "=========================\n",
      "Pubmed >> Rank: 96 || vmacc_unroll_factor 13 || SIMD 1\n",
      "L1 XW:  [1.02907, 0.856459, 1.1712, 1.19806, 0.841814]\n",
      "L1 AXW:  [1.96796, 2.04575, 1.8727399999999998, 2.6511299999999998, 1.9011099999999999]\n",
      "L2 XW:  [0.423852, 0.861761, 0.907647, 0.846754, 0.9731059999999999]\n",
      "L2 AXW:  [0.596916, 1.0018399999999998, 0.621921, 0.594955, 0.571989]\n",
      "==========FPGA ============\n",
      "L1 XW:  [1.02907, 0.856459, 1.1712, 1.19806, 0.841814]\n",
      "L1 AXW:  [0.01369756 0.01135982 0.0107567  0.01051653 0.00983512]\n",
      "L2 XW:  [0.423852, 0.861761, 0.907647, 0.846754, 0.9731059999999999]\n",
      "L2 AXW:  [0.00758208 0.00535394 0.00462842 0.00423786 0.00386914]\n",
      "=========================\n",
      "Pubmed >> Rank: 144 || vmacc_unroll_factor 7 || SIMD 0.9375\n",
      "L1 XW:  [0.765619, 0.68727, 1.27568, 0.7141339999999999, 0.6663020000000001]\n",
      "L1 AXW:  [2.48256, 2.85101, 2.28421, 2.6747, 2.52171]\n",
      "L2 XW:  [0.699018, 0.868789, 0.756732, 0.837686, 0.80052]\n",
      "L2 AXW:  [0.8254710000000001, 0.856879, 0.787813, 0.882705, 0.825013]\n",
      "==========FPGA ============\n",
      "L1 XW:  [0.765619, 0.68727, 1.27568, 0.7141339999999999, 0.6663020000000001]\n",
      "L1 AXW:  [0.01129255 0.00904248 0.0083579  0.00793512 0.00751616]\n",
      "L2 XW:  [0.699018, 0.868789, 0.756732, 0.837686, 0.80052]\n",
      "L2 AXW:  [0.00706818 0.00470835 0.00398762 0.00367715 0.00330385]\n",
      "=========================\n",
      "\n",
      "\n",
      "\n",
      "Reddit >> Rank: 12 || vmacc_unroll_factor 32 || SIMD 1\n",
      "L1 XW:  [2.32357, 2.17081, 2.15369, 2.5085900000000003, 2.36666]\n",
      "L1 AXW:  [519.775, 522.815, 525.8340000000001, 535.106, 522.318]\n",
      "L2 XW:  [11.752, 11.7576, 11.6241, 11.7031, 11.7028]\n",
      "L2 AXW:  [1317.1, 1315.05, 1315.2299999999998, 1311.32, 1312.36]\n",
      "==========FPGA ============\n",
      "L1 XW:  [2.32357, 2.17081, 2.15369, 2.5085900000000003, 2.36666]\n",
      "L1 AXW:  [358.21485019 360.85862711 362.51821625 368.80522619 359.93889032]\n",
      "L2 XW:  [11.752, 11.7576, 11.6241, 11.7031, 11.7028]\n",
      "L2 AXW:  [907.9310602  906.71788431 906.85282628 904.04077539 904.7777638 ]\n",
      "=========================\n",
      "Reddit >> Rank: 24 || vmacc_unroll_factor 32 || SIMD 1\n",
      "L1 XW:  [1.37999, 1.37683, 1.41159, 1.3698899999999998, 1.48453]\n",
      "L1 AXW:  [341.69, 341.748, 390.66, 342.526, 336.32099999999997]\n",
      "L2 XW:  [6.51871, 6.48272, 6.54465, 6.59431, 6.51778]\n",
      "L2 AXW:  [866.0870000000001, 863.381, 861.2729999999999, 877.287, 850.885]\n",
      "==========FPGA ============\n",
      "L1 XW:  [1.37999, 1.37683, 1.41159, 1.3698899999999998, 1.48453]\n",
      "L1 AXW:  [170.94302518 171.08100325 194.42938802 171.35768059 168.1569086 ]\n",
      "L2 XW:  [6.51871, 6.48272, 6.54465, 6.59431, 6.51778]\n",
      "L2 AXW:  [433.4749402  431.4653346  430.61468961 438.75425974 425.96373205]\n",
      "=========================\n",
      "Reddit >> Rank: 48 || vmacc_unroll_factor 32 || SIMD 0.9375\n",
      "L1 XW:  [1.02937, 1.04658, 1.03666, 1.0286799999999998, 1.0686300000000002]\n",
      "L1 AXW:  [254.80000000000004, 252.954, 251.929, 254.199, 252.695]\n",
      "L2 XW:  [3.85807, 3.9024799999999997, 3.89844, 3.8741000000000003, 3.87596]\n",
      "L2 AXW:  [642.205, 639.787, 635.347, 624.171, 633.6709999999999]\n",
      "==========FPGA ============\n",
      "L1 XW:  [1.02937, 1.04658, 1.03666, 1.0286799999999998, 1.0686300000000002]\n",
      "L1 AXW:  [101.89888925 101.08248284 100.84650768 101.76971408 101.15122046]\n",
      "L2 XW:  [3.85807, 3.9024799999999997, 3.89844, 3.8741000000000003, 3.87596]\n",
      "L2 AXW:  [257.00060483 256.12623937 254.17040124 249.76877374 253.64642287]\n",
      "=========================\n",
      "Reddit >> Rank: 96 || vmacc_unroll_factor 32 || SIMD 0.9375\n",
      "L1 XW:  [0.874807, 1.16767, 0.847494, 0.855254, 1.20184]\n",
      "L1 AXW:  [203.817, 205.516, 233.57500000000002, 203.475, 205.807]\n",
      "L2 XW:  [2.38295, 2.4457, 2.33865, 2.4508799999999997, 2.3069599999999997]\n",
      "L2 AXW:  [508.53499999999997, 506.17500000000007, 507.69699999999995, 501.50899999999996, 497.953]\n",
      "==========FPGA ============\n",
      "L1 XW:  [0.874807, 1.16767, 0.847494, 0.855254, 1.20184]\n",
      "L1 AXW:  [58.23228019 58.65585831 66.94823688 58.07666439 58.67623515]\n",
      "L2 XW:  [2.38295, 2.4457, 2.33865, 2.4508799999999997, 2.3069599999999997]\n",
      "L2 AXW:  [145.53184489 144.9483123  145.43216643 143.4270688  142.50765519]\n",
      "=========================\n",
      "Reddit >> Rank: 144 || vmacc_unroll_factor 32 || SIMD 0.8125\n",
      "L1 XW:  [0.7004640000000001, 0.7694139999999999, 0.647816, 1.14926, 0.690513]\n",
      "L1 AXW:  [157.864, 156.03900000000002, 175.831, 157.004, 160.54]\n",
      "L2 XW:  [1.75796, 1.80781, 1.76074, 1.73729, 1.84535]\n",
      "L2 AXW:  [400.748, 388.041, 389.83299999999997, 386.724, 395.708]\n",
      "==========FPGA ============\n",
      "L1 XW:  [0.7004640000000001, 0.7694139999999999, 0.647816, 1.14926, 0.690513]\n",
      "L1 AXW:  [29.66886341 29.39935181 33.31089832 29.58512062 30.20563173]\n",
      "L2 XW:  [1.75796, 1.80781, 1.76074, 1.73729, 1.84535]\n",
      "L2 AXW:  [75.95847993 73.53937945 73.88829001 73.25360244 74.92873013]\n",
      "=========================\n"
     ]
    }
   ],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "for idx, d in enumerate(d_result):\n",
    "    if idx == 0: #cora\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks, vmacc_unroll_factor['Cora'], SIMD_under_utilization['Cora'])):\n",
    "            print('Cora >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "            print('==========CPU ============')\n",
    "            print('L1 XW: ',d[trial][0]['Cora_L1_XW']) #cpu total\n",
    "            print('L1 AXW: ', d[trial][0]['Cora_L1_AXW']) \n",
    "            print('L2 XW: ', d[trial][0]['Cora_L2_XW'])\n",
    "            print('L2 AXW: ', d[trial][0]['Cora_L2_AXW'])\n",
    "            \n",
    "            print('==========FPGA ============')\n",
    "            print('L1 XW: ',d[trial][0]['Cora_L1_XW']) #fpga total\n",
    "            print('L1 AXW: ', np.array(d[trial][3]['Cora_L1_AXW']) + np.array(fpga_comm['Cora'])) \n",
    "            print('L2 XW: ', d[trial][0]['Cora_L2_XW'])\n",
    "            print('L2 AXW: ', np.array(d[trial][3]['Cora_L2_AXW']) + np.array(fpga_comm['Cora']))\n",
    "            print('=========================')\n",
    "\n",
    "            \n",
    "        print()\n",
    "        print()\n",
    "        print()\n",
    "    if idx == 1: #citeseer\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks, vmacc_unroll_factor['Citeseer'], SIMD_under_utilization['Citeseer'])):\n",
    "            print('Citeseer >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "            print('L1 XW: ',d[trial][0]['Citeseer_L1_XW']) #cpu total\n",
    "            print('L1 AXW: ', d[trial][0]['Citeseer_L1_AXW']) \n",
    "            print('L2 XW: ', d[trial][0]['Citeseer_L2_XW'])\n",
    "            print('L2 AXW: ', d[trial][0]['Citeseer_L2_AXW'])\n",
    "            print('==========FPGA ============')\n",
    "            print('L1 XW: ',d[trial][0]['Citeseer_L1_XW']) #fpga total\n",
    "            print('L1 AXW: ', np.array(d[trial][3]['Citeseer_L1_AXW']) + np.array(fpga_comm['Citeseer'])) \n",
    "            print('L2 XW: ', d[trial][0]['Citeseer_L2_XW'])\n",
    "            print('L2 AXW: ', np.array(d[trial][3]['Citeseer_L2_AXW']) + np.array(fpga_comm['Citeseer']))\n",
    "            print('=========================')\n",
    "        print()\n",
    "        print()\n",
    "        print()\n",
    "    if idx == 2: # pubmed\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks, vmacc_unroll_factor['Pubmed'], SIMD_under_utilization['Pubmed'])):\n",
    "            print('Pubmed >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "            print('L1 XW: ',d[trial][0]['Pubmed_L1_XW']) #cpu total\n",
    "            print('L1 AXW: ', d[trial][0]['Pubmed_L1_AXW']) \n",
    "            print('L2 XW: ', d[trial][0]['Pubmed_L2_XW'])\n",
    "            print('L2 AXW: ', d[trial][0]['Pubmed_L2_AXW'])\n",
    "            print('==========FPGA ============')\n",
    "            print('L1 XW: ',d[trial][0]['Pubmed_L1_XW']) #fpga total\n",
    "            print('L1 AXW: ', np.array(d[trial][3]['Pubmed_L1_AXW']) + np.array(fpga_comm['Pubmed'])) \n",
    "            print('L2 XW: ', d[trial][0]['Pubmed_L2_XW'])\n",
    "            print('L2 AXW: ', np.array(d[trial][3]['Pubmed_L2_AXW']) + np.array(fpga_comm['Pubmed']))\n",
    "            print('=========================')\n",
    "        print()\n",
    "        print()\n",
    "        print()\n",
    "\n",
    "    if idx == 3: # reddit\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks, vmacc_unroll_factor['Reddit'], SIMD_under_utilization['Reddit'])):\n",
    "            print('Reddit >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "            print('L1 XW: ',d[trial][0]['Reddit_L1_XW']) #cpu total\n",
    "            print('L1 AXW: ', d[trial][0]['Reddit_L1_AXW']) \n",
    "            print('L2 XW: ', d[trial][0]['Reddit_L2_XW'])\n",
    "            print('L2 AXW: ', d[trial][0]['Reddit_L2_AXW'])\n",
    "            print('==========FPGA ============')\n",
    "            print('L1 XW: ',d[trial][0]['Reddit_L1_XW']) #fpga total\n",
    "            print('L1 AXW: ', np.array(d[trial][3]['Reddit_L1_AXW']) + np.array(fpga_comm['Reddit'])) \n",
    "            print('L2 XW: ', d[trial][0]['Reddit_L2_XW'])\n",
    "            print('L2 AXW: ', np.array(d[trial][3]['Reddit_L2_AXW']) + np.array(fpga_comm['Reddit']))\n",
    "            print('=========================')\n",
    "            "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "import json\n",
    "#with open('outputfile', 'w') as fout:\n",
    " #   json.dump(d_result, fout)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "dictionary = json.loads(open(\"outputfile\",\"r\").read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Cora >> Rank: 144 || vmacc_unroll_factor 1 || SIMD 0.8125\n",
      "==========CPU comp ============\n",
      "L1 XW:  [0.007862000000000001, 0.009619, 0.007487, 0.008583, 0.008022999999999999]\n",
      "L1 AXW:  [0.001993, 0.001297, 0.0023120000000000003, 0.0018780000000000001, 0.0038299999999999996]\n",
      "L2 XW:  [0.002903, 0.0029330000000000003, 0.002888, 0.0029579999999999997, 0.002927]\n",
      "L2 AXW:  [0.001967, 0.001771, 0.001579, 0.0027140000000000003, 0.001593]\n",
      "==========CPU comm ============\n",
      "L1 XW:  [1.40328, 1.67177, 1.8113599999999999, 1.58321, 1.23517]\n",
      "L1 AXW:  [0.6055, 0.612517, 0.955494, 0.586941, 0.579458]\n",
      "L2 XW:  [0.654559, 0.883493, 0.723522, 1.10288, 1.1486999999999998]\n",
      "L2 AXW:  [0.761464, 0.697051, 0.742101, 0.984806, 1.06441]\n",
      "==========FPGA comp ============\n",
      "L1 XW:  [0.007862000000000001, 0.009619, 0.007487, 0.008583, 0.008022999999999999]\n",
      "L1 AXW:  [0.002681142857142857, 0.002614114285714286, 0.0028326857142857145, 0.002391657142857143, 0.002614114285714286]\n",
      "L2 XW:  [0.002903, 0.0029330000000000003, 0.002888, 0.0029579999999999997, 0.002927]\n",
      "L2 AXW:  [0.0014843428571428572, 0.0015610857142857142, 0.001540685714285714, 0.0014221714285714286, 0.016763478260869567]\n",
      "==========FPGA comm ============\n",
      "L1 XW:  [1.40328, 1.67177, 1.8113599999999999, 1.58321, 1.23517]\n",
      "L1 AXW:  [0.001783 0.001747 0.001822 0.001681 0.001501]\n",
      "L2 XW:  [0.654559, 0.883493, 0.723522, 1.10288, 1.1486999999999998]\n",
      "L2 AXW:  [0.001783 0.001747 0.001822 0.001681 0.000929]\n",
      "=========================\n",
      "\n",
      "CPU AVG:  3.9769582\n",
      "FPGA AVG:  2.4653038985244717\n",
      "CPU STD:  0.3045177963025479\n",
      "FPGA STD:  0.2148994016797352\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Citeseer >> Rank: 144 || vmacc_unroll_factor 1 || SIMD 1\n",
      "==========CPU comp ============\n",
      "L1 XW:  [0.018754, 0.019979, 0.016168, 0.019063, 0.018627]\n",
      "L1 AXW:  [0.002267, 0.0020150000000000003, 0.001081, 0.001514, 0.00188]\n",
      "L2 XW:  [0.002611, 0.002769, 0.002506, 0.002508, 0.0025399999999999997]\n",
      "L2 AXW:  [0.0009519999999999999, 0.000892, 0.000821, 0.0008309999999999999, 0.0007589999999999999]\n",
      "==========CPU comm ============\n",
      "L1 XW:  [1.65011, 1.59866, 1.93049, 1.54651, 1.37291]\n",
      "L1 AXW:  [0.905915, 0.559506, 0.512732, 0.522211, 0.873786]\n",
      "L2 XW:  [0.664138, 1.1345299999999998, 0.853896, 0.645893, 0.8562860000000001]\n",
      "L2 AXW:  [0.718452, 0.374393, 0.408554, 1.00106, 0.369938]\n",
      "==========FPGA comp ============\n",
      "L1 XW:  [0.018754, 0.019979, 0.016168, 0.019063, 0.018627]\n",
      "L1 AXW:  [0.001881, 0.005671304347826088, 0.002121, 0.002039, 0.00218]\n",
      "L2 XW:  [0.002611, 0.002769, 0.002506, 0.002508, 0.0025399999999999997]\n",
      "L2 AXW:  [0.001157, 0.0012619999999999999, 0.001238, 0.00108, 0.0013030000000000001]\n",
      "==========FPGA comm ============\n",
      "L1 XW:  [1.65011, 1.59866, 1.93049, 1.54651, 1.37291]\n",
      "L1 AXW:  [0.001906 0.001493 0.00175  0.001733 0.00158 ]\n",
      "L2 XW:  [0.664138, 1.1345299999999998, 0.853896, 0.645893, 0.8562860000000001]\n",
      "L2 AXW:  [0.001906 0.001941 0.00175  0.001733 0.00158 ]\n",
      "=========================\n",
      "\n",
      "CPU AVG:  3.7237011999999994\n",
      "FPGA AVG:  2.4792504643735334\n",
      "CPU STD:  0.14838511210414612\n",
      "FPGA STD:  0.2556445308408792\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Pubmed >> Rank: 144 || vmacc_unroll_factor 7 || SIMD 0.9375\n",
      "==========CPU comp ============\n",
      "L1 XW:  [0.265035, 0.169581, 0.146909, 0.178622, 0.17861600000000002]\n",
      "L1 AXW:  [0.035345, 0.005713, 0.0061920000000000005, 0.047046000000000004, 0.056514]\n",
      "L2 XW:  [0.009314, 0.009737, 0.009375999999999999, 0.009184000000000001, 0.009510000000000001]\n",
      "L2 AXW:  [0.007566, 0.00474, 0.005638, 0.010395, 0.005766]\n",
      "==========CPU comm ============\n",
      "L1 XW:  [0.500584, 0.517689, 1.1287800000000001, 0.535512, 0.48768599999999995]\n",
      "L1 AXW:  [2.4472199999999997, 2.8453, 2.27801, 2.62765, 2.4652]\n",
      "L2 XW:  [0.689704, 0.859052, 0.747356, 0.828502, 0.79101]\n",
      "L2 AXW:  [0.817905, 0.852139, 0.782175, 0.8723099999999999, 0.8192470000000001]\n",
      "==========FPGA comp ============\n",
      "L1 XW:  [0.265035, 0.169581, 0.146909, 0.178622, 0.17861600000000002]\n",
      "L1 AXW:  [0.005989534861956012, 0.0060714656059897044, 0.006192887225081891, 0.006032102948058025, 0.005989150210575573]\n",
      "L2 XW:  [0.009314, 0.009737, 0.009375999999999999, 0.009184000000000001, 0.009510000000000001]\n",
      "L2 AXW:  [0.0017651651848385585, 0.0017373420683200747, 0.0018226064576509124, 0.0017741403837154889, 0.0017768329433785679]\n",
      "==========FPGA comm ============\n",
      "L1 XW:  [0.500584, 0.517689, 1.1287800000000001, 0.535512, 0.48768599999999995]\n",
      "L1 AXW:  [0.00530301 0.00297101 0.00216501 0.00190301 0.00152701]\n",
      "L2 XW:  [0.689704, 0.859052, 0.747356, 0.828502, 0.79101]\n",
      "L2 AXW:  [0.00530301 0.00297101 0.00216501 0.00190301 0.00152701]\n",
      "=========================\n",
      "\n",
      "CPU AVG:  5.0127642\n",
      "FPGA AVG:  1.6277278700715243\n",
      "CPU STD:  0.18875168756585967\n",
      "FPGA STD:  0.2120729742778369\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "Reddit >> Rank: 144 || vmacc_unroll_factor 32 || SIMD 0.8125\n",
      "==========CPU comp ============\n",
      "L1 XW:  [0.159554, 0.151792, 0.167023, 0.16555199999999998, 0.155038]\n",
      "L1 AXW:  [149.208, 147.74499999999998, 167.44400000000002, 148.779, 151.91199999999998]\n",
      "L2 XW:  [1.43386, 1.42165, 1.40873, 1.40425, 1.4422899999999998]\n",
      "L2 AXW:  [382.05699999999996, 369.781, 371.55899999999997, 368.44300000000004, 376.88100000000003]\n",
      "==========CPU comm ============\n",
      "L1 XW:  [0.54091, 0.617622, 0.48079299999999997, 0.9837030000000001, 0.535475]\n",
      "L1 AXW:  [8.65608, 8.29373, 8.38737, 8.22489, 8.62742]\n",
      "L2 XW:  [0.3241, 0.386158, 0.352003, 0.333037, 0.403057]\n",
      "L2 AXW:  [18.6908, 18.2599, 18.2734, 18.281599999999997, 18.827099999999998]\n",
      "==========FPGA comp ============\n",
      "L1 XW:  [0.159554, 0.151792, 0.167023, 0.16555199999999998, 0.155038]\n",
      "L1 AXW:  [29.66206040143562, 29.37122080592264, 33.28731731447366, 29.57677661027016, 30.199606721508818]\n",
      "L2 XW:  [1.43386, 1.42165, 1.40873, 1.40425, 1.4422899999999998]\n",
      "L2 AXW:  [75.95167692611179, 73.51124844045404, 73.86470900150807, 73.24525843444148, 74.92270512407818]\n",
      "==========FPGA comm ============\n",
      "L1 XW:  [0.54091, 0.617622, 0.48079299999999997, 0.9837030000000001, 0.535475]\n",
      "L1 AXW:  [0.00680301 0.02813101 0.02358101 0.00834401 0.00602501]\n",
      "L2 XW:  [0.3241, 0.386158, 0.352003, 0.333037, 0.403057]\n",
      "L2 AXW:  [0.00680301 0.02813101 0.02358101 0.00834401 0.00602501]\n",
      "=========================\n",
      "\n",
      "CPU AVG:  556.2397234000001\n",
      "FPGA AVG:  107.32099297072091\n",
      "CPU STD:  8.417749101295636\n",
      "FPGA STD:  1.532354900334959\n",
      "\n"
     ]
    }
   ],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "for idx, d in enumerate(dictionary):\n",
    "    if idx == 0: #cora\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks, vmacc_unroll_factor['Cora'], SIMD_under_utilization['Cora'])):\n",
    "            if rank == 144:\n",
    "                print('Cora >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "                print('==========CPU comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Cora_L1_XW']) #cpu comp\n",
    "                print('L1 AXW: ', d[trial][1]['Cora_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Cora_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][1]['Cora_L2_AXW'])\n",
    "                print('==========CPU comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Cora_L1_XW']) #cpu comm\n",
    "                print('L1 AXW: ', d[trial][2]['Cora_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][2]['Cora_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][2]['Cora_L2_AXW'])\n",
    "                print('==========FPGA comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Cora_L1_XW']) #fpga comp\n",
    "                print('L1 AXW: ', d[trial][4]['Cora_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Cora_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][4]['Cora_L2_AXW'])\n",
    "                print('==========FPGA comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Cora_L1_XW']) #fpga comm\n",
    "                print('L1 AXW: ', np.array(d[trial][5]['Cora_L1_AXW']) + np.array(fpga_comm['Cora'])) \n",
    "                print('L2 XW: ', d[trial][2]['Cora_L2_XW'])\n",
    "                print('L2 AXW: ', np.array(d[trial][5]['Cora_L2_AXW']) + np.array(fpga_comm['Cora']))\n",
    "                print('=========================')\n",
    "\n",
    "                print()\n",
    "                print('CPU AVG: ', np.mean(np.array(d[trial][0]['Cora_L1_XW']) + np.array(d[trial][0]['Cora_L1_AXW']) + np.array(d[trial][0]['Cora_L2_XW']) + np.array(d[trial][0]['Cora_L2_AXW'])))\n",
    "                print('FPGA AVG: ', np.mean(np.array(d[trial][0]['Cora_L1_XW']) + np.array(d[trial][3]['Cora_L1_AXW']) + np.array(fpga_comm['Cora']) + np.array(d[trial][0]['Cora_L2_XW']) + np.array(d[trial][3]['Cora_L2_AXW']) + np.array(fpga_comm['Cora'])))\n",
    "                print('CPU STD: ', np.std(np.array(d[trial][0]['Cora_L1_XW']) + np.array(d[trial][0]['Cora_L1_AXW']) + np.array(d[trial][0]['Cora_L2_XW']) + np.array(d[trial][0]['Cora_L2_AXW'])))\n",
    "                print('FPGA STD: ', np.std(np.array(d[trial][0]['Cora_L1_XW']) + np.array(d[trial][3]['Cora_L1_AXW']) + np.array(fpga_comm['Cora']) + np.array(d[trial][0]['Cora_L2_XW']) + np.array(d[trial][3]['Cora_L2_AXW']) + np.array(fpga_comm['Cora'])))\n",
    "                print()\n",
    "        print()\n",
    "        print()\n",
    "        print()\n",
    "    if idx == 1: #citeseer\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks, vmacc_unroll_factor['Citeseer'], SIMD_under_utilization['Citeseer'])):\n",
    "            if rank == 144:\n",
    "                print('Citeseer >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "                print('==========CPU comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Citeseer_L1_XW']) #cpu comp\n",
    "                print('L1 AXW: ', d[trial][1]['Citeseer_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Citeseer_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][1]['Citeseer_L2_AXW'])\n",
    "                print('==========CPU comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Citeseer_L1_XW']) #cpu comm\n",
    "                print('L1 AXW: ', d[trial][2]['Citeseer_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][2]['Citeseer_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][2]['Citeseer_L2_AXW'])\n",
    "                print('==========FPGA comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Citeseer_L1_XW']) #fpga comp\n",
    "                print('L1 AXW: ', d[trial][4]['Citeseer_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Citeseer_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][4]['Citeseer_L2_AXW'])\n",
    "                print('==========FPGA comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Citeseer_L1_XW']) #fpga comm\n",
    "                print('L1 AXW: ', np.array(d[trial][5]['Citeseer_L1_AXW']) + np.array(fpga_comm['Citeseer'])) \n",
    "                print('L2 XW: ', d[trial][2]['Citeseer_L2_XW'])\n",
    "                print('L2 AXW: ', np.array(d[trial][5]['Citeseer_L2_AXW']) + np.array(fpga_comm['Citeseer']))\n",
    "                print('=========================')\n",
    "\n",
    "                print()\n",
    "                print('CPU AVG: ', np.mean(np.array(d[trial][0]['Citeseer_L1_XW']) + np.array(d[trial][0]['Citeseer_L1_AXW']) + np.array(d[trial][0]['Citeseer_L2_XW']) + np.array(d[trial][0]['Citeseer_L2_AXW'])))\n",
    "                print('FPGA AVG: ', np.mean(np.array(d[trial][0]['Citeseer_L1_XW']) + np.array(d[trial][3]['Citeseer_L1_AXW']) + np.array(fpga_comm['Citeseer']) + np.array(d[trial][0]['Citeseer_L2_XW']) + np.array(d[trial][3]['Citeseer_L2_AXW']) + np.array(fpga_comm['Citeseer'])))\n",
    "                print('CPU STD: ', np.std(np.array(d[trial][0]['Citeseer_L1_XW']) + np.array(d[trial][0]['Citeseer_L1_AXW']) + np.array(d[trial][0]['Citeseer_L2_XW']) + np.array(d[trial][0]['Citeseer_L2_AXW'])))\n",
    "                print('FPGA STD: ', np.std(np.array(d[trial][0]['Citeseer_L1_XW']) + np.array(d[trial][3]['Citeseer_L1_AXW']) + np.array(fpga_comm['Citeseer']) + np.array(d[trial][0]['Citeseer_L2_XW']) + np.array(d[trial][3]['Citeseer_L2_AXW']) + np.array(fpga_comm['Citeseer'])))\n",
    "                print()\n",
    "        print()\n",
    "        print()\n",
    "        print()\n",
    "    if idx == 2: # pubmed\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks, vmacc_unroll_factor['Pubmed'], SIMD_under_utilization['Pubmed'])):\n",
    "            if rank == 144:\n",
    "                print('Pubmed >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "                print('==========CPU comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Pubmed_L1_XW']) #cpu comp\n",
    "                print('L1 AXW: ', d[trial][1]['Pubmed_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Pubmed_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][1]['Pubmed_L2_AXW'])\n",
    "                print('==========CPU comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Pubmed_L1_XW']) #cpu comm\n",
    "                print('L1 AXW: ', d[trial][2]['Pubmed_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][2]['Pubmed_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][2]['Pubmed_L2_AXW'])\n",
    "                print('==========FPGA comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Pubmed_L1_XW']) #fpga comp\n",
    "                print('L1 AXW: ', d[trial][4]['Pubmed_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Pubmed_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][4]['Pubmed_L2_AXW'])\n",
    "                print('==========FPGA comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Pubmed_L1_XW']) #fpga comm\n",
    "                print('L1 AXW: ', np.array(d[trial][5]['Pubmed_L1_AXW']) + np.array(fpga_comm['Pubmed'])) \n",
    "                print('L2 XW: ', d[trial][2]['Pubmed_L2_XW'])\n",
    "                print('L2 AXW: ', np.array(d[trial][5]['Pubmed_L2_AXW']) + np.array(fpga_comm['Pubmed']))\n",
    "                print('=========================')\n",
    "\n",
    "                print()\n",
    "                print('CPU AVG: ', np.mean(np.array(d[trial][0]['Pubmed_L1_XW']) + np.array(d[trial][0]['Pubmed_L1_AXW']) + np.array(d[trial][0]['Pubmed_L2_XW']) + np.array(d[trial][0]['Pubmed_L2_AXW'])))\n",
    "                print('FPGA AVG: ', np.mean(np.array(d[trial][0]['Pubmed_L1_XW']) + np.array(d[trial][3]['Pubmed_L1_AXW']) + np.array(fpga_comm['Pubmed']) + np.array(d[trial][0]['Pubmed_L2_XW']) + np.array(d[trial][3]['Pubmed_L2_AXW']) + np.array(fpga_comm['Pubmed'])))\n",
    "                print('CPU STD: ', np.std(np.array(d[trial][0]['Pubmed_L1_XW']) + np.array(d[trial][0]['Pubmed_L1_AXW']) + np.array(d[trial][0]['Pubmed_L2_XW']) + np.array(d[trial][0]['Pubmed_L2_AXW'])))\n",
    "                print('FPGA STD: ', np.std(np.array(d[trial][0]['Pubmed_L1_XW']) + np.array(d[trial][3]['Pubmed_L1_AXW']) + np.array(fpga_comm['Pubmed']) + np.array(d[trial][0]['Pubmed_L2_XW']) + np.array(d[trial][3]['Pubmed_L2_AXW']) + np.array(fpga_comm['Pubmed'])))\n",
    "                print()\n",
    "        print()\n",
    "        print()\n",
    "        print()\n",
    "\n",
    "    if idx == 3: # reddit\n",
    "        for trial, (rank,vuf,simd) in enumerate(zip(total_ranks, vmacc_unroll_factor['Reddit'], SIMD_under_utilization['Reddit'])):\n",
    "            if rank == 144:\n",
    "                print('Reddit >> Rank: '+ str(rank), '|| vmacc_unroll_factor ' + str(vuf), '|| SIMD ' + str(simd))\n",
    "                print('==========CPU comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Reddit_L1_XW']) #cpu comp\n",
    "                print('L1 AXW: ', d[trial][1]['Reddit_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Reddit_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][1]['Reddit_L2_AXW'])\n",
    "                print('==========CPU comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Reddit_L1_XW']) #cpu comm\n",
    "                print('L1 AXW: ', d[trial][2]['Reddit_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][2]['Reddit_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][2]['Reddit_L2_AXW'])\n",
    "                print('==========FPGA comp ============')\n",
    "                print('L1 XW: ',d[trial][1]['Reddit_L1_XW']) #fpga comp\n",
    "                print('L1 AXW: ', d[trial][4]['Reddit_L1_AXW']) \n",
    "                print('L2 XW: ', d[trial][1]['Reddit_L2_XW'])\n",
    "                print('L2 AXW: ', d[trial][4]['Reddit_L2_AXW'])\n",
    "                print('==========FPGA comm ============')\n",
    "                print('L1 XW: ',d[trial][2]['Reddit_L1_XW']) #fpga comm\n",
    "                print('L1 AXW: ', np.array(d[trial][5]['Reddit_L1_AXW']) + np.array(fpga_comm['Reddit'])) \n",
    "                print('L2 XW: ', d[trial][2]['Reddit_L2_XW'])\n",
    "                print('L2 AXW: ', np.array(d[trial][5]['Reddit_L2_AXW']) + np.array(fpga_comm['Reddit']))\n",
    "                print('=========================')\n",
    "\n",
    "                print()\n",
    "                print('CPU AVG: ', np.mean(np.array(d[trial][0]['Reddit_L1_XW']) + np.array(d[trial][0]['Reddit_L1_AXW']) + np.array(d[trial][0]['Reddit_L2_XW']) + np.array(d[trial][0]['Reddit_L2_AXW'])))\n",
    "                print('FPGA AVG: ', np.mean(np.array(d[trial][0]['Reddit_L1_XW']) + np.array(d[trial][3]['Reddit_L1_AXW']) + np.array(fpga_comm['Reddit']) + np.array(d[trial][0]['Reddit_L2_XW']) + np.array(d[trial][3]['Reddit_L2_AXW']) + np.array(fpga_comm['Reddit'])))\n",
    "                print('CPU STD: ', np.std(np.array(d[trial][0]['Reddit_L1_XW']) + np.array(d[trial][0]['Reddit_L1_AXW']) + np.array(d[trial][0]['Reddit_L2_XW']) + np.array(d[trial][0]['Reddit_L2_AXW'])))\n",
    "                print('FPGA STD: ', np.std(np.array(d[trial][0]['Reddit_L1_XW']) + np.array(d[trial][3]['Reddit_L1_AXW']) + np.array(fpga_comm['Reddit']) + np.array(d[trial][0]['Reddit_L2_XW']) + np.array(d[trial][3]['Reddit_L2_AXW']) + np.array(fpga_comm['Reddit'])))\n",
    "                print()\n",
    "            "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "test = {'r': [1,1,1,1,1]}\n",
    "test['r'] = [2*item for item in test['r']]\n",
    "print(test)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "directory = './GCN_results/'\n",
    "for filename in os.listdir(directory):\n",
    "    fd = os.path.join(directory, filename)\n",
    "    # checking if it is a file\n",
    "    if os.path.isdir(fd) and fd.split('/')[-1] != '.ipynb_checkpoints':\n",
    "        tot_rank = int(fd.split('/')[-1])\n",
    "        print(fd, tot_rank)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
