
---------- Begin Simulation Statistics ----------
final_tick                               845346075000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220563                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686828                       # Number of bytes of host memory used
host_op_rate                                   259263                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.34                       # Real time elapsed on the host
host_tick_rate                            18645181489                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11754610                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.845346                       # Number of seconds simulated
sim_ticks                                845346075000                       # Number of ticks simulated
system.cpu.Branches                            438590                       # Number of branches fetched
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      11754610                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        4335                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     8699432                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         33919                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    15681193                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        845346075                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  845346075                       # Number of busy cycles
system.cpu.num_cc_register_reads              2192431                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1747030                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       437591                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                8246422                       # Number of float alu accesses
system.cpu.num_fp_insts                       8246422                       # number of float instructions
system.cpu.num_fp_register_reads              8246934                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 609                       # number of times the floating registers were written
system.cpu.num_func_calls                         651                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              11770848                       # Number of integer alu accesses
system.cpu.num_int_insts                     11770848                       # number of integer instructions
system.cpu.num_int_register_reads            30083082                       # number of times the integer registers were read
system.cpu.num_int_register_writes            2633014                       # number of times the integer registers were written
system.cpu.num_load_insts                        4320                       # Number of load instructions
system.cpu.num_mem_refs                       8703751                       # number of memory refs
system.cpu.num_store_insts                    8699431                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   186      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   3066979     26.05%     26.06% # Class of executed instruction
system.cpu.op_class::IntMult                       29      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                      19      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                      152      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                      158      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                     221      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     26.06% # Class of executed instruction
system.cpu.op_class::MemRead                     4218      0.04%     26.10% # Class of executed instruction
system.cpu.op_class::MemWrite                  453729      3.85%     29.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 102      0.00%     29.95% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            8245702     70.05%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   11771567                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests      1084900                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops          997                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests        2170635                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops              997                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1068946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2154600                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                595                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1068701                       # Transaction distribution
system.membus.trans_dist::CleanEvict              245                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1085059                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1085059                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           595                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave      3240254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total      3240254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3240254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave    137878720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total    137878720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               137878720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1085654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1085654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1085654                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6429404000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy         5745087000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         15680619                       # number of demand (read+write) hits
system.icache.demand_hits::total             15680619                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        15680619                       # number of overall hits
system.icache.overall_hits::total            15680619                       # number of overall hits
system.icache.demand_misses::.cpu.inst            574                       # number of demand (read+write) misses
system.icache.demand_misses::total                574                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst           574                       # number of overall misses
system.icache.overall_misses::total               574                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    370259000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    370259000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    370259000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    370259000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     15681193                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         15681193                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     15681193                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        15681193                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000037                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000037                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000037                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000037                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 645050.522648                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 645050.522648                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 645050.522648                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 645050.522648                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst          574                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total           574                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst          574                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total          574                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    369111000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    369111000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    369111000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    369111000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 643050.522648                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 643050.522648                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 643050.522648                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 643050.522648                       # average overall mshr miss latency
system.icache.replacements                        251                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        15680619                       # number of ReadReq hits
system.icache.ReadReq_hits::total            15680619                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst           574                       # number of ReadReq misses
system.icache.ReadReq_misses::total               574                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    370259000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    370259000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     15681193                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        15681193                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000037                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000037                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 645050.522648                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 645050.522648                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total          574                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    369111000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    369111000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 643050.522648                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 643050.522648                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               322.896844                       # Cycle average of tags in use
system.icache.tags.total_refs                15681193                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                   574                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs              27319.151568                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   322.896844                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.630658                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.630658                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          323                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              15681767                       # Number of tag accesses
system.icache.tags.data_accesses             15681767                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        69449600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            69481856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32256                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     68396864                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         68396864                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              504                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data          1085150                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total              1085654                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks       1068701                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total             1068701                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              38157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           82155229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               82193386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         38157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             38157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        80909897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              80909897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        80909897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             38157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          82155229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             163103283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples   1068701.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       504.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples   1085150.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000351738500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         59371                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         59371                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              3457101                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState             1009307                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                      1085654                       # Number of read requests accepted
system.mem_ctrl.writeReqs                     1068701                       # Number of write requests accepted
system.mem_ctrl.readBursts                    1085654                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                   1068701                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              67915                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              67868                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              67875                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              67886                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              67878                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              67878                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              67867                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              67844                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              67854                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              67920                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             67836                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             67755                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             67751                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             67798                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             67820                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             67909                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              66816                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              66816                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              66816                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              66816                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              66816                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              66816                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              66816                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              66816                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              66818                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              66872                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             66756                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             66718                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             66700                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             66717                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             66753                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             66816                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.13                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                   19892545500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                  5428270000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat              40248558000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      18323.10                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 37073.10                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                    907881                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   948638                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  83.63                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 88.77                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                1085654                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6               1068701                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                  1085654                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   59372                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   59372                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   59372                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   59372                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   59372                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   59372                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   59372                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   59372                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   59371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   59371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   59371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   59371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   59371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   59371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   59371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   59371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   59371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   59371                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       297812                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     462.967187                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    329.726797                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    331.638451                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         30234     10.15%     10.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        81628     27.41%     37.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        28293      9.50%     47.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        27148      9.12%     56.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639        26635      8.94%     65.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767        46358     15.57%     80.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         1855      0.62%     81.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023         2809      0.94%     82.25% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        52852     17.75%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        297812                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples        59371                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.285796                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      18.005323                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      67.439877                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-1023         59370    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          59371                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        59371                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18             59371    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          59371                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                69481856                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 68395392                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 69481856                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              68396864                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         82.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         80.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      82.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      80.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.27                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.64                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.63                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                   845345248000                       # Total gap between requests
system.mem_ctrl.avgGap                      392389.02                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        32256                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     69449600                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks     68395392                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 38157.153565774817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 82155228.555358231068                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 80908155.869772031903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          504                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data      1085150                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks      1068701                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     16400500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  40232157500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 19669157568750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32540.67                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     37075.20                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks  18404733.94                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     86.18                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy            1062974640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy             564980625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy           3874471020                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy          2788263000                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      66730850160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy      199642872210                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy      156492579360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy        431156991015                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         510.036071                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE 404316138000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF  28227940000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT 412801997000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy            1063410180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy             565215915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy           3877098540                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy          2790236160                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      66730850160.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy      199745798250                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy      156405904800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy        431178514005                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         510.061532                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE 404089128750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF  28227940000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT 413029006250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              69                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  80                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             69                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             11                       # number of overall hits
system.l2cache.overall_hits::total                 80                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           505                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data       1085150                       # number of demand (read+write) misses
system.l2cache.demand_misses::total           1085655                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          505                       # number of overall misses
system.l2cache.overall_misses::.cpu.data      1085150                       # number of overall misses
system.l2cache.overall_misses::total          1085655                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    365937000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data 792985230000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total 793351167000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    365937000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data 792985230000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total 793351167000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          574                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      1085161                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         1085735                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          574                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      1085161                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        1085735                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.879791                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999990                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999926                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.879791                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999990                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999926                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 724627.722772                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 730760.936276                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 730758.083369                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 724627.722772                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 730760.936276                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 730758.083369                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks        1080990                       # number of writebacks
system.l2cache.writebacks::total              1080990                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          505                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data      1085150                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total      1085655                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          505                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data      1085150                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total      1085655                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    355837000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data 771282230000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total 771638067000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    355837000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data 771282230000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total 771638067000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.879791                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999926                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.879791                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999926                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 704627.722772                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 710760.936276                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 710758.083369                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 704627.722772                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 710760.936276                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 710758.083369                       # average overall mshr miss latency
system.l2cache.replacements                   1081570                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      1084585                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      1084585                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      1084585                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      1084585                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           11                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data      1085059                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total        1085059                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data 792918959000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total 792918959000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data      1085061                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total      1085061                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.999998                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 730761.146629                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 730761.146629                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data      1085059                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total      1085059                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data 771217779000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total 771217779000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 710761.146629                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 710761.146629                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           69                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            9                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           78                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          505                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          596                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    365937000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     66271000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    432208000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          574                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          674                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.879791                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.910000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.884273                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 724627.722772                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 728252.747253                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 725181.208054                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          505                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          596                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    355837000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     64451000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    420288000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.879791                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.910000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.884273                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 704627.722772                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 708252.747253                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 705181.208054                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4087.167080                       # Cycle average of tags in use
system.l2cache.tags.total_refs                2170623                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs              1085666                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.999347                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.036404                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     1.035960                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4086.094716                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000009                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.000253                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.997582                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.997844                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2811                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              3256300                       # Number of tag accesses
system.l2cache.tags.data_accesses             3256300                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst                1                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                    1                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst               1                       # number of overall hits
system.l3Dram.overall_hits::total                   1                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst            504                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data        1085150                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total            1085654                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst           504                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data       1085150                       # number of overall misses
system.l3Dram.overall_misses::total           1085654                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    345181000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data 748494080000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total 748839261000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    345181000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data 748494080000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total 748839261000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst          505                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data      1085150                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total          1085655                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst          505                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data      1085150                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total         1085655                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.998020                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.999999                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.998020                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.999999                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 684882.936508                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 689760.936276                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 689758.671732                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 684882.936508                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 689760.936276                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 689758.671732                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks         1076894                       # number of writebacks
system.l3Dram.writebacks::total               1076894                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst          504                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data      1085150                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total       1085654                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst          504                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data      1085150                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total      1085654                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    319477000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data 693151430000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total 693470907000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    319477000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data 693151430000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total 693470907000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.998020                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.999999                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.998020                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.999999                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 633882.936508                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 638760.936276                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 638758.671732                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 633882.936508                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 638760.936276                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 638758.671732                       # average overall mshr miss latency
system.l3Dram.replacements                    1077462                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks      1080990                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total      1080990                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks      1080990                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total      1080990                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks           96                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total           96                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.ReadExReq_misses::.cpu.data      1085059                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total         1085059                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data 748431540000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total 748431540000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data      1085059                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total       1085059                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 689761.146629                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 689761.146629                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data      1085059                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total      1085059                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data 693093531000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total 693093531000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 638761.146629                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 638761.146629                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total             1                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst          504                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total          595                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    345181000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data     62540000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total    407721000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst          505                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total          596                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.998020                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.998322                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 684882.936508                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 687252.747253                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 685245.378151                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst          504                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total          595                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    319477000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data     57899000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    377376000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.998020                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.998322                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 633882.936508                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 636252.747253                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 634245.378151                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              8158.925670                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                 2166795                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs               1085654                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.995843                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.cpu.inst     2.033738                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  8156.891932                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.cpu.inst     0.000248                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.995714                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.995963                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         6907                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses               3252545                       # Number of tag accesses
system.l3Dram.tags.data_accesses              3252545                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          7601649                       # number of demand (read+write) hits
system.dcache.demand_hits::total              7601649                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         7601649                       # number of overall hits
system.dcache.overall_hits::total             7601649                       # number of overall hits
system.dcache.demand_misses::.cpu.data        1085161                       # number of demand (read+write) misses
system.dcache.demand_misses::total            1085161                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data       1085161                       # number of overall misses
system.dcache.overall_misses::total           1085161                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data 798411300000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total 798411300000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data 798411300000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total 798411300000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      8686810                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          8686810                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      8686810                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         8686810                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.124921                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.124921                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.124921                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.124921                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 735753.772942                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 735753.772942                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 735753.772942                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 735753.772942                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks         1084585                       # number of writebacks
system.dcache.writebacks::total               1084585                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data      1085161                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total       1085161                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data      1085161                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total      1085161                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data 796240978000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total 796240978000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data 796240978000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total 796240978000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.124921                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.124921                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.124921                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.124921                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 733753.772942                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 733753.772942                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 733753.772942                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 733753.772942                       # average overall mshr miss latency
system.dcache.replacements                    1084649                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data            4235                       # number of ReadReq hits
system.dcache.ReadReq_hits::total                4235                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data           100                       # number of ReadReq misses
system.dcache.ReadReq_misses::total               100                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data     66960000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total     66960000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data         4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total            4335                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.023068                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data       669600                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total       669600                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data     66760000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total     66760000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.023068                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       667600                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total       667600                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        7597414                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            7597414                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data      1085061                       # number of WriteReq misses
system.dcache.WriteReq_misses::total          1085061                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data 798344340000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total 798344340000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      8682475                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        8682475                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.124971                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.124971                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 735759.869722                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 735759.869722                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data      1085061                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total      1085061                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data 796174218000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total 796174218000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124971                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.124971                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 733759.869722                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 733759.869722                       # average WriteReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               511.655323                       # Cycle average of tags in use
system.dcache.tags.total_refs                 8686810                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs               1085161                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                  8.005089                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   511.655323                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.999327                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.999327                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          383                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               9771971                       # Number of tag accesses
system.dcache.tags.data_accesses              9771971                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_misses::.cpu.inst          504                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data      1085150                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total      1085654                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst          504                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data      1085150                       # number of overall misses
system.DynamicCache.overall_misses::total      1085654                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    293773000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data 637808780000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total 638102553000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    293773000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data 637808780000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total 638102553000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst          504                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data      1085150                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total      1085654                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst          504                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data      1085150                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total      1085654                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 582882.936508                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 587760.936276                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 587758.671732                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 582882.936508                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 587760.936276                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 587758.671732                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks      1068702                       # number of writebacks
system.DynamicCache.writebacks::total         1068702                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst          504                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data      1085150                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total      1085654                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst          504                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data      1085150                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total      1085654                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    228253000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data 496739280000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total 496967533000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    228253000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data 496739280000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total 496967533000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 452882.936508                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 457760.936276                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 457758.671732                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 452882.936508                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 457760.936276                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 457758.671732                       # average overall mshr miss latency
system.DynamicCache.replacements              2138208                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks      1076894                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total      1076894                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks      1076894                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total      1076894                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks            9                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data      1085059                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total      1085059                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data 637755522000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total 637755522000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data      1085059                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total      1085059                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 587761.146629                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 587761.146629                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data      1085059                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total      1085059                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data 496697852000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total 496697852000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 457761.146629                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 457761.146629                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_misses::.cpu.inst          504                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total          595                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    293773000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data     53258000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    347031000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst          504                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total          595                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 582882.936508                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 585252.747253                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 583245.378151                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst          504                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data           91                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total          595                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    228253000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data     41428000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    269681000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 452882.936508                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 455252.747253                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 453245.378151                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse       16257.303279                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs           2162784                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs         2154592                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.003802                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks  8034.683605                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst     5.210392                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  8217.409282                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.980796                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.000636                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     1.003102                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     1.984534                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2         2311                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3        13815                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024            2                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses         4317385                       # Number of tag accesses
system.DynamicCache.tags.data_accesses        4317385                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                 674                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty       4311171                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict           1070969                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq            1085061                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp           1085061                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq            674                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side      3254971                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         1399                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                 3256370                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side    138863744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        36736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                138900480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                           4297240                       # Total snoops (count)
system.l2bar.snoopTraffic                   206501504                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples            5382975                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.000185                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.013615                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                  5381977     99.98%     99.98% # Request fanout histogram
system.l2bar.snoop_fanout::1                      998      0.02%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total              5382975                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy           4339805000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             1722000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy          3255483000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 845346075000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 845346075000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
