Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\beta.luc:
    Line 104, Column 16 : The signal "control_unit.regfile_write_address" is wider than "debugger3" and the most significant bits will be dropped
    Line 70, Column 22 : The signal "control_unit.regfile_write_address" is wider than "r.write_address" and the most significant bits will be dropped
    Line 71, Column 23 : The signal "control_unit.regfile_ra" is wider than "r.read_address_a" and the most significant bits will be dropped
    Line 72, Column 23 : The signal "control_unit.regfile_rb" is wider than "r.read_address_b" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\panel_controller.luc:
    Line 3, Column 4 : "rst" was never used
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\buttons_controller.luc:
    Line 3, Column 4 : "rst" was never used
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\game.luc:
    Line 235, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix4_letter_address" and the most significant bits will be dropped
    Line 144, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 152, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 160, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 168, Column 27 : The signal "regfile_out_a" is wider than "words_selector" and the most significant bits will be dropped
    Line 226, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix1_letter_address" and the most significant bits will be dropped
    Line 229, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix2_letter_address" and the most significant bits will be dropped
    Line 232, Column 46 : The signal "regfile_out_b" is wider than "bottom_matrix3_letter_address" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\regfile.luc:
    Line 135, Column 33 : The signal "data" is wider than "word_index.d" and the most significant bits will be dropped
    Line 93, Column 38 : The signal "data" is wider than "guess_1_letter_1.d" and the most significant bits will be dropped
    Line 94, Column 38 : The signal "data" is wider than "guess_1_letter_2.d" and the most significant bits will be dropped
    Line 95, Column 38 : The signal "data" is wider than "guess_1_letter_3.d" and the most significant bits will be dropped
    Line 96, Column 38 : The signal "data" is wider than "guess_1_letter_4.d" and the most significant bits will be dropped
    Line 98, Column 38 : The signal "data" is wider than "guess_2_letter_1.d" and the most significant bits will be dropped
    Line 99, Column 38 : The signal "data" is wider than "guess_2_letter_2.d" and the most significant bits will be dropped
    Line 100, Column 38 : The signal "data" is wider than "guess_2_letter_3.d" and the most significant bits will be dropped
    Line 101, Column 38 : The signal "data" is wider than "guess_2_letter_4.d" and the most significant bits will be dropped
    Line 103, Column 38 : The signal "data" is wider than "guess_3_letter_1.d" and the most significant bits will be dropped
    Line 104, Column 38 : The signal "data" is wider than "guess_3_letter_2.d" and the most significant bits will be dropped
    Line 105, Column 38 : The signal "data" is wider than "guess_3_letter_3.d" and the most significant bits will be dropped
    Line 106, Column 38 : The signal "data" is wider than "guess_3_letter_4.d" and the most significant bits will be dropped
    Line 108, Column 38 : The signal "data" is wider than "guess_4_letter_1.d" and the most significant bits will be dropped
    Line 109, Column 38 : The signal "data" is wider than "guess_4_letter_2.d" and the most significant bits will be dropped
    Line 110, Column 38 : The signal "data" is wider than "guess_4_letter_3.d" and the most significant bits will be dropped
    Line 111, Column 38 : The signal "data" is wider than "guess_4_letter_4.d" and the most significant bits will be dropped
    Line 113, Column 36 : The signal "data" is wider than "input_letter_1.d" and the most significant bits will be dropped
    Line 114, Column 36 : The signal "data" is wider than "input_letter_2.d" and the most significant bits will be dropped
    Line 115, Column 36 : The signal "data" is wider than "input_letter_3.d" and the most significant bits will be dropped
    Line 116, Column 36 : The signal "data" is wider than "input_letter_4.d" and the most significant bits will be dropped
    Line 118, Column 23 : The signal "data" is wider than "i.d" and the most significant bits will be dropped
    Line 119, Column 23 : The signal "data" is wider than "j.d" and the most significant bits will be dropped
    Line 120, Column 23 : The signal "data" is wider than "k.d" and the most significant bits will be dropped
    Line 127, Column 33 : The signal "data" is wider than "num_correct.d" and the most significant bits will be dropped
    Line 128, Column 31 : The signal "data" is wider than "input_ctr.d" and the most significant bits will be dropped
    Line 129, Column 29 : The signal "data" is wider than "input_i.d" and the most significant bits will be dropped
    Line 130, Column 31 : The signal "data" is wider than "correct_k.d" and the most significant bits will be dropped
    Line 132, Column 24 : The signal "data" is wider than "g.d" and the most significant bits will be dropped
    Line 133, Column 44 : The signal "data" is wider than "temp_guess_g_letter_i.d" and the most significant bits will be dropped
    Line 134, Column 43 : The signal "data" is wider than "temp_coloured_letter.d" and the most significant bits will be dropped
Warnings in file C:\Users\Bryce\Desktop\wordle\wordle4\source\au_top.luc:
    Line 48, Column 29 : The signal "keyboard_controller.out" is wider than "betaCPU.keyboard_input" and the most significant bits will be dropped
Starting Vivado...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source {C:\Users\Bryce\Desktop\wordle\wordle4\work\project.tcl}
# set projDir "C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado"
# set projName "wordle4"
# set topName top
# set device xc7a35tftg256-1
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/au_top_0.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/reset_conditioner_1.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/beta_2.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/buttons_controller_3.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/panel_controller_4.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/alu_5.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/game_6.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/regfile_7.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/matrix_controller_8.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/words_9.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/button_10.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/adder_11.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/compare_12.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/boolean_13.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/shifter_14.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/matrix_15.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/button_conditioner_16.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/edge_detector_17.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/led_strip_writer_18.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/white_alphabets_19.v" "C:/Users/Bryce/Desktop/wordle/wordle4/work/verilog/pipeline_20.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set xdcSources [list "C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc" "C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc" ]
# read_xdc $xdcSources
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1 -jobs 12

[Wed Apr 13 22:40:05 2022] Launched synth_1...
Run output will be captured here: C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Apr 13 22:40:05 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4720
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'beta_2' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_5' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_11' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'adder_11' (2#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/adder_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_12' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:20]
INFO: [Synth 8-6155] done synthesizing module 'compare_12' (3#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/compare_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_13' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_13' (4#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/boolean_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_14' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_14' (5#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/shifter_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:89]
INFO: [Synth 8-6155] done synthesizing module 'alu_5' (6#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/alu_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_6' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
	Parameter RESET_TOP_DISPLAY_game_fsm bound to: 6'b000000 
	Parameter RESET_BOTTOM_DISPLAY_game_fsm bound to: 6'b000001 
	Parameter SET_INPUT_CTR_TO_0_game_fsm bound to: 6'b000010 
	Parameter SET_GUESS_CTR_TO_0_game_fsm bound to: 6'b000011 
	Parameter SET_NUM_CORRECT_INPUTS_TO_0_game_fsm bound to: 6'b000100 
	Parameter IDLE_game_fsm bound to: 6'b000101 
	Parameter RETRIEVE_INPUT_I_game_fsm bound to: 6'b000110 
	Parameter RETRIEVE_CORRECT_K_game_fsm bound to: 6'b000111 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm bound to: 6'b001000 
	Parameter COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm bound to: 6'b001001 
	Parameter CHECK_BUTTON_PRESSED_game_fsm bound to: 6'b001010 
	Parameter COMPARE_INPUT_CTR_EQUALS_4_game_fsm bound to: 6'b001011 
	Parameter COMPARE_INPUT_I_WITH_CORRECT_I_game_fsm bound to: 6'b001100 
	Parameter CLEAR_SET_INPUT_CTR_0_game_fsm bound to: 6'b001101 
	Parameter CLEAR_RESET_BOTTOM_DISPLAY_game_fsm bound to: 6'b001110 
	Parameter STORE_INPUT_game_fsm bound to: 6'b001111 
	Parameter INCREMENT_INPUT_CTR_game_fsm bound to: 6'b010000 
	Parameter PRINT_LETTER_TO_MATRIX_game_fsm bound to: 6'b010001 
	Parameter SET_I_TO_ZERO_game_fsm bound to: 6'b010010 
	Parameter SET_K_TO_ZERO_game_fsm bound to: 6'b010011 
	Parameter COMPARE_POSITIONS_K_AND_I_game_fsm bound to: 6'b010100 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm bound to: 6'b010101 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_GREEN_game_fsm bound to: 6'b010110 
	Parameter SET_TEMP_GUESS_G_LETTER_I_ADDR_YELLOW_game_fsm bound to: 6'b010111 
	Parameter SET_WHITE_LETTER_game_fsm bound to: 6'b011000 
	Parameter SET_GREEN_LETTER_game_fsm bound to: 6'b011001 
	Parameter SET_YELLOW_LETTER_game_fsm bound to: 6'b011010 
	Parameter SET_TEMP_COLOURED_LETTER_GREEN_game_fsm bound to: 6'b011011 
	Parameter SET_TEMP_COLOURED_LETTER_YELLOW_game_fsm bound to: 6'b011100 
	Parameter SET_TEMP_COLOURED_LETTER_WHITE_game_fsm bound to: 6'b011101 
	Parameter INCREMENT_K_game_fsm bound to: 6'b011110 
	Parameter INCREMENT_NUM_CORRECT_game_fsm bound to: 6'b011111 
	Parameter COMPARE_NUM_CORRECT_EQUALS_4_game_fsm bound to: 6'b100000 
	Parameter COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm bound to: 6'b100001 
	Parameter COMPARE_GUESS_CTR_EQUALS_3_game_fsm bound to: 6'b100010 
	Parameter SHOW_TOP_DISPLAY_game_fsm bound to: 6'b100011 
	Parameter SET_CORRECT_WORD_game_fsm bound to: 6'b100100 
	Parameter SET_CORRECT_LETTER_1_game_fsm bound to: 6'b100101 
	Parameter SET_CORRECT_LETTER_2_game_fsm bound to: 6'b100110 
	Parameter SET_CORRECT_LETTER_3_game_fsm bound to: 6'b100111 
	Parameter SET_CORRECT_LETTER_4_game_fsm bound to: 6'b101000 
	Parameter LOSE_game_fsm bound to: 6'b101001 
	Parameter WIN_game_fsm bound to: 6'b101010 
	Parameter INPUT_CTR bound to: 5'b11100 
	Parameter INPUT_LETTER_1 bound to: 5'b10000 
	Parameter I bound to: 5'b10100 
	Parameter K bound to: 5'b10110 
	Parameter CORRECT_LETTER_1 bound to: 5'b10111 
	Parameter INPUT_I bound to: 5'b11101 
	Parameter CORRECT_K bound to: 5'b11110 
	Parameter G bound to: 6'b100000 
	Parameter GUESS_1_LETTER_1 bound to: 5'b00000 
	Parameter GUESS_2_LETTER_1 bound to: 5'b00100 
	Parameter GUESS_3_LETTER_1 bound to: 5'b01000 
	Parameter GUESS_4_LETTER_1 bound to: 5'b01100 
	Parameter TEMP_GUESS_G_LETTER_I_ADDR bound to: 6'b100001 
	Parameter TEMP_COLOURED_LETTER bound to: 6'b100010 
	Parameter NUM_CORRECT bound to: 5'b11011 
	Parameter CLEAR_SIGNAL bound to: 5'b11111 
	Parameter CHECK_SIGNAL bound to: 5'b11110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:230]
INFO: [Synth 8-6155] done synthesizing module 'game_6' (7#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/game_6.v:7]
INFO: [Synth 8-6157] synthesizing module 'regfile_7' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:98]
INFO: [Synth 8-6155] done synthesizing module 'regfile_7' (8#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/regfile_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_controller_8' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'matrix_15' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_15.v:7]
INFO: [Synth 8-6157] synthesizing module 'led_strip_writer_18' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_18.v:11]
	Parameter PIXEL_COUNT bound to: 5'b11001 
	Parameter SEND_PIXEL_state bound to: 1'b0 
	Parameter RESET_state bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'led_strip_writer_18' (9#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/led_strip_writer_18.v:11]
INFO: [Synth 8-6157] synthesizing module 'white_alphabets_19' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'white_alphabets_19' (10#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/white_alphabets_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'matrix_15' (11#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_15.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:81]
INFO: [Synth 8-6155] done synthesizing module 'matrix_controller_8' (12#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/matrix_controller_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'words_9' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_9.v:7]
	Parameter INPUTS bound to: 20'b00010001100000110011 
INFO: [Synth 8-6155] done synthesizing module 'words_9' (13#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/words_9.v:7]
INFO: [Synth 8-6155] done synthesizing module 'beta_2' (14#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/beta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'buttons_controller_3' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_10' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_16' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_16.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_20' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_20.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_20' (15#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/pipeline_20.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_16' (16#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_conditioner_16.v:13]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_17' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_17.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_17' (17#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/edge_detector_17.v:12]
INFO: [Synth 8-6155] done synthesizing module 'button_10' (18#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/button_10.v:7]
INFO: [Synth 8-6155] done synthesizing module 'buttons_controller_3' (19#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/buttons_controller_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'panel_controller_4' [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'panel_controller_4' (20#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/panel_controller_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (21#1) [C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.336 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 999.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 999.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 999.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 999.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 999.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_game_fsm_q_reg' in module 'game_6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
SET_CORRECT_WORD_game_fsm | 000000000000000000000000000000001 |                           100100
SET_CORRECT_LETTER_1_game_fsm | 000000000000000000000000000000010 |                           100101
SET_CORRECT_LETTER_2_game_fsm | 000000000000000000000000000000100 |                           100110
SET_CORRECT_LETTER_3_game_fsm | 000000000000000000000000000001000 |                           100111
SET_CORRECT_LETTER_4_game_fsm | 000000000000000000000000000010000 |                           101000
RESET_TOP_DISPLAY_game_fsm | 000000000000000000000000000100000 |                           000000
SET_INPUT_CTR_TO_0_game_fsm | 000000000000000000000000001000000 |                           000010
RESET_BOTTOM_DISPLAY_game_fsm | 000000000000000000000000010000000 |                           000001
           IDLE_game_fsm | 000000000000000000000000100000000 |                           000101
                  iSTATE | 000000000000000000000001000000000 |                           001101
CHECK_BUTTON_PRESSED_game_fsm | 000000000000000000000010000000000 |                           001010
  SET_I_TO_ZERO_game_fsm | 000000000000000000000100000000000 |                           010010
  SET_K_TO_ZERO_game_fsm | 000000000000000000001000000000000 |                           010011
RETRIEVE_INPUT_I_game_fsm | 000000000000000000010000000000000 |                           000110
RETRIEVE_CORRECT_K_game_fsm | 000000000000000000100000000000000 |                           000111
COMPARE_INPUT_I_WITH_CORRECT_K_game_fsm | 000000000000000001000000000000000 |                           001000
COMPARE_POSITIONS_K_AND_I_game_fsm | 000000000000000010000000000000000 |                           010100
SET_GREEN_LETTER_game_fsm | 000000000000000100000000000000000 |                           011001
INCREMENT_NUM_CORRECT_game_fsm | 000000000000001000000000000000000 |                           011111
COMPARE_NUM_CORRECT_EQUALS_4_game_fsm | 000000000000010000000000000000000 |                           100000
                 iSTATE0 | 000000000000100000000000000000000 |                           101010
SET_YELLOW_LETTER_game_fsm | 000000000001000000000000000000000 |                           011010
SET_TEMP_GUESS_G_LETTER_I_ADDR_WHITE_game_fsm | 000000000010000000000000000000000 |                           010101
SET_TEMP_COLOURED_LETTER_WHITE_game_fsm | 000000000100000000000000000000000 |                           011101
SET_WHITE_LETTER_game_fsm | 000000001000000000000000000000000 |                           011000
COMPARE_K_EQUALS_3_AND_INCREMENT_game_fsm | 000000010000000000000000000000000 |                           001001
COMPARE_I_EQUALS_3_AND_INCREMENT_game_fsm | 000000100000000000000000000000000 |                           100001
SET_NUM_CORRECT_INPUTS_TO_0_game_fsm | 000001000000000000000000000000000 |                           000100
SHOW_TOP_DISPLAY_game_fsm | 000010000000000000000000000000000 |                           100011
COMPARE_GUESS_CTR_EQUALS_3_game_fsm | 000100000000000000000000000000000 |                           100010
                 iSTATE1 | 001000000000000000000000000000000 |                           101001
*
PRINT_LETTER_TO_MATRIX_game_fsm | 010000000000000000000000000000000 |                           010001
INCREMENT_INPUT_CTR_game_fsm | 100000000000000000000000000000000 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_game_fsm_q_reg' using encoding 'one-hot' in module 'game_6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 999.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 8     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 21    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 11    
+---Muxes : 
	  31 Input   33 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 8     
	   4 Input   16 Bit        Muxes := 3     
	  31 Input   16 Bit        Muxes := 3     
	   6 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 3     
	  31 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 22    
	   6 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 2     
	  31 Input    5 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	  31 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 66    
	   6 Input    1 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
	  31 Input    1 Bit        Muxes := 2     
	  37 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP adder/add0, operation Mode is: A*B.
DSP Report: operator adder/add0 is absorbed into DSP adder/add0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 999.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder_11    | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 999.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1239.992 ; gain = 240.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:59 ; elapsed = 00:01:00 . Memory (MB): peak = 1239.992 ; gain = 240.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1239.992 ; gain = 240.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1239.992 ; gain = 240.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1239.992 ; gain = 240.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1239.992 ; gain = 240.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1239.992 ; gain = 240.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1239.992 ; gain = 240.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    51|
|3     |LUT1   |    36|
|4     |LUT2   |    68|
|5     |LUT3   |    67|
|6     |LUT4   |   109|
|7     |LUT5   |   117|
|8     |LUT6   |   283|
|9     |MUXF7  |    31|
|10    |MUXF8  |     1|
|11    |FDRE   |   471|
|12    |FDSE   |     9|
|13    |IBUF   |     8|
|14    |OBUF   |    29|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1239.992 ; gain = 240.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:01 . Memory (MB): peak = 1239.992 ; gain = 240.656
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1239.992 ; gain = 240.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1239.992 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1239.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1239.992 ; gain = 240.656
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 22:41:20 2022...
[Wed Apr 13 22:41:21 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:15 . Memory (MB): peak = 999.961 ; gain = 0.000
# launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Apr 13 22:41:21 2022] Launched impl_1...
Run output will be captured here: C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Apr 13 22:41:21 2022] Waiting for impl_1 to finish...


*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 999.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 83 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/work/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc]
Finished Parsing XDC File [C:/Users/Bryce/Desktop/wordle/wordle4/constraint/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 999.883 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.877 . Memory (MB): peak = 999.883 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 214b84fc0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1243.680 ; gain = 243.797

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fd4a67f7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1445.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 9 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 173f2fbb3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1445.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 22c19a00f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1445.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 22c19a00f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1445.969 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 22c19a00f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1445.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 22c19a00f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1445.969 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               9  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1445.969 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cc60ba8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1445.969 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1cc60ba8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1445.969 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1cc60ba8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.969 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.969 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1cc60ba8c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1445.969 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1445.969 ; gain = 446.086
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1445.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1494.480 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 157068ffd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1494.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e3b2384a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1462e6c95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.679 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1462e6c95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.682 . Memory (MB): peak = 1494.480 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1462e6c95

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12acda830

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.867 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 12fe3a84e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.955 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 32 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 28, total 32, new lutff created 1
INFO: [Physopt 32-775] End 1 Pass. Optimized 33 nets or cells. Created 32 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1494.480 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           32  |              1  |                    33  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           32  |              1  |                    33  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 16cbf471f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.480 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 224b1be96

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.480 ; gain = 0.000
Phase 2 Global Placement | Checksum: 224b1be96

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1476a6f7a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1df3c6fd9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b92fc5bb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 147646906

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 14e2f1fc0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1af1e6110

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f0bb9f25

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e02f6257

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22fafbe7a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1494.480 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22fafbe7a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e6d4bd87

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.754 | TNS=-9022.917 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c2566476

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1494.480 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1c0b43bbe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1494.480 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e6d4bd87

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1494.480 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-21.640. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1494.480 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 208188178

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 208188178

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 208188178

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1494.480 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 208188178

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1494.480 ; gain = 0.000

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1494.480 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23527aad3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1494.480 ; gain = 0.000
Ending Placer Task | Checksum: 1b177dda7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1494.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 1494.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.142 . Memory (MB): peak = 1494.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1494.480 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1494.480 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1494.480 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.886 | TNS=-7577.632 |
Phase 1 Physical Synthesis Initialization | Checksum: 1754af099

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1494.480 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.886 | TNS=-7577.632 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1754af099

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.886 | TNS=-7577.632 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[0].  Did not re-place instance betaCPU/r/M_temp_coloured_letter_q_reg[0]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_coloured_letter_q_reg[6]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[19].  Did not re-place instance keyboard_controller/c_/button_cond/M_ctr_q_reg[19]
INFO: [Physopt 32-81] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[19]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.875 | TNS=-7573.474 |
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[19]_repN.  Did not re-place instance keyboard_controller/c_/button_cond/M_ctr_q_reg[19]_replica
INFO: [Physopt 32-702] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[19]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_stage_q_reg[3]_28 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_28.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_7
INFO: [Physopt 32-710] Processed net reset_cond/M_stage_q_reg[3]_15[0]. Critical path length was reduced through logic transformation on cell reset_cond/M_temp_coloured_letter_q[6]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_28. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.809 | TNS=-7571.842 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_input_ctr_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_stage_q_reg[3]_23.  Re-placed instance betaCPU/control_unit/M_input_ctr_q[1]_i_2
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.807 | TNS=-7571.698 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_23.  Did not re-place instance betaCPU/control_unit/M_input_ctr_q[1]_i_2
INFO: [Physopt 32-710] Processed net betaCPU/r/M_input_ctr_q[1]_i_1_n_0. Critical path length was reduced through logic transformation on cell betaCPU/r/M_input_ctr_q[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.798 | TNS=-7571.218 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_3_q[2].  Re-placed instance betaCPU/r/M_guess_4_letter_3_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_3_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.798 | TNS=-7570.849 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_3_q[5].  Re-placed instance betaCPU/r/M_guess_4_letter_3_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_3_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.798 | TNS=-7570.603 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_3_q[6].  Re-placed instance betaCPU/r/M_guess_4_letter_3_q_reg[6]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_3_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.795 | TNS=-7570.452 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_input_letter_1_q[0].  Did not re-place instance betaCPU/r/M_input_letter_1_q_reg[0]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_input_letter_1_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_input_letter_1_q[4]_i_2_n_0.  Re-placed instance betaCPU/control_unit/M_input_letter_1_q[4]_i_2
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_input_letter_1_q[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.794 | TNS=-7570.321 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_4_q[0].  Re-placed instance betaCPU/r/M_input_letter_4_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_input_letter_4_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.794 | TNS=-7570.184 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_input_letter_4_q_reg[3]_0[1].  Did not re-place instance betaCPU/r/M_input_letter_4_q_reg[2]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_input_letter_4_q_reg[3]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_9.  Did not re-place instance reset_cond/M_input_letter_4_q[4]_i_3
INFO: [Physopt 32-710] Processed net reset_cond/FSM_onehot_M_game_fsm_q_reg[25]_0[0]. Critical path length was reduced through logic transformation on cell reset_cond/M_input_letter_4_q[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net reset_cond/M_stage_q_reg[3]_9. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.794 | TNS=-7568.759 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_3_letter_3_q[2].  Re-placed instance betaCPU/r/M_guess_3_letter_3_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_3_letter_3_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.789 | TNS=-7568.722 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_k_q_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_k_d.  Did not re-place instance betaCPU/control_unit/M_k_q[2]_i_2
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_k_d was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_k_d. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.788 | TNS=-7568.698 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q[0].  Re-placed instance betaCPU/r/M_correct_k_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_k_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.788 | TNS=-7568.293 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[0].  Re-placed instance betaCPU/r/M_correct_k_q_reg[1]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.788 | TNS=-7568.102 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q[2].  Re-placed instance betaCPU/r/M_correct_k_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_k_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.788 | TNS=-7568.086 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[1].  Re-placed instance betaCPU/r/M_correct_k_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.788 | TNS=-7568.151 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[2].  Re-placed instance betaCPU/r/M_correct_k_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_correct_k_q_reg[4]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.786 | TNS=-7568.261 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_input_letter_1_q[0].  Did not re-place instance betaCPU/r/M_input_letter_1_q_reg[0]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_input_letter_1_q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[19]_repN.  Did not re-place instance keyboard_controller/c_/button_cond/M_ctr_q_reg[19]_replica
INFO: [Physopt 32-702] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[19]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_input_letter_1_q[4]_i_2_n_0.  Did not re-place instance betaCPU/control_unit/M_input_letter_1_q[4]_i_2
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_input_letter_1_q[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.781 | TNS=-7567.777 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_k_q_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_k_d.  Did not re-place instance betaCPU/control_unit/M_k_q[2]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_k_d. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[32]_2.  Did not re-place instance betaCPU/control_unit/M_guess_2_letter_3_q[6]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[32]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]_0.  Did not re-place instance betaCPU/control_unit/M_guess_3_letter_4_q[6]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_2_q[6]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_21[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6].  Did not re-place instance betaCPU/control_unit/i__carry__0_i_22
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.691 | TNS=-7537.234 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6].  Did not re-place instance betaCPU/control_unit/i__carry__0_i_22
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/i__carry__0_i_42_n_0.  Re-placed instance betaCPU/control_unit/i__carry__0_i_42
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/i__carry__0_i_42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.659 | TNS=-7526.385 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry__0_i_42_n_0.  Did not re-place instance betaCPU/control_unit/i__carry__0_i_42
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry__0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]_2.  Re-placed instance betaCPU/control_unit/i__carry_i_37
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.421 | TNS=-7448.160 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]_2.  Did not re-place instance betaCPU/control_unit/i__carry_i_37
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/i__carry_i_92_n_0.  Re-placed instance betaCPU/control_unit/i__carry_i_92
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/i__carry_i_92_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-21.135 | TNS=-7344.629 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_92_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_92
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/i__carry_i_92_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.925 | TNS=-7268.609 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_92_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_92
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_24[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[1].  Did not re-place instance betaCPU/r/i__carry_i_3
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.913 | TNS=-7264.216 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[1].  Did not re-place instance betaCPU/r/i__carry_i_3
INFO: [Physopt 32-735] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.878 | TNS=-7251.406 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[1].  Did not re-place instance betaCPU/r/i__carry_i_3
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/i__carry_i_58_0.  Re-placed instance betaCPU/control_unit/i__carry_i_20
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/i__carry_i_58_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.779 | TNS=-7215.173 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_58_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_20
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_58_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_58_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_58
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_8.  Did not re-place instance betaCPU/control_unit/i__carry_i_42
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5.  Did not re-place instance betaCPU/control_unit/i__carry_i_63
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.587 | TNS=-7144.901 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5.  Did not re-place instance betaCPU/control_unit/i__carry_i_63
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/i__carry_i_96_n_0.  Re-placed instance betaCPU/control_unit/i__carry_i_96
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/i__carry_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.581 | TNS=-7142.705 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_96_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_96
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/i__carry_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-20.214 | TNS=-7008.382 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_96_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_96
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_24[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[2].  Did not re-place instance betaCPU/r/i__carry_i_2
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_input_letter_4_q_reg[2].  Did not re-place instance betaCPU/control_unit/i__carry_i_17
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_input_letter_4_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/control_unit/i__carry_i_13
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry__0_i_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_21[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[4].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_2.  Did not re-place instance betaCPU/control_unit/i__carry__0_i_20
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.697 | TNS=-6815.024 |
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_2.  Did not re-place instance betaCPU/control_unit/i__carry__0_i_20
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry__0_i_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_24[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[3].  Did not re-place instance betaCPU/control_unit/i__carry_i_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_14_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_14
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_41_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_41
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_94_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_94
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry__0_i_25_n_0.  Did not re-place instance betaCPU/control_unit/i__carry__0_i_25
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry__0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry__1_i_7_n_0.  Did not re-place instance betaCPU/control_unit/i__carry__1_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3]_2.  Did not re-place instance betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_7_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_12_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_12
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_17_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_17
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_18.  Did not re-place instance betaCPU/control_unit/i__carry__0_i_14
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[8].  Did not re-place instance keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1
INFO: [Physopt 32-702] Processed net keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3
INFO: [Physopt 32-735] Processed net keyboard_controller/c_/button_cond/M_last_q_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.610 | TNS=-6782.228 |
INFO: [Physopt 32-663] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[5].  Re-placed instance keyboard_controller/c_/button_cond/M_ctr_q_reg[5]
INFO: [Physopt 32-735] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.592 | TNS=-6778.050 |
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[19].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[19]
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.581 | TNS=-6773.892 |
INFO: [Physopt 32-663] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[16].  Re-placed instance button_panel_controller/clear_/button_cond/M_ctr_q_reg[16]
INFO: [Physopt 32-735] Processed net button_panel_controller/clear_/button_cond/M_ctr_q_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.570 | TNS=-6766.676 |
INFO: [Physopt 32-663] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[18].  Re-placed instance keyboard_controller/a_/button_cond/M_ctr_q_reg[18]
INFO: [Physopt 32-735] Processed net keyboard_controller/a_/button_cond/M_ctr_q_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.557 | TNS=-6762.104 |
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3
INFO: [Physopt 32-702] Processed net keyboard_controller/c_/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net keyboard_controller/c_/button_cond/M_last_q_i_6_n_0.  Re-placed instance keyboard_controller/c_/button_cond/M_last_q_i_6
INFO: [Physopt 32-735] Processed net keyboard_controller/c_/button_cond/M_last_q_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.551 | TNS=-6759.836 |
INFO: [Physopt 32-663] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[2].  Re-placed instance keyboard_controller/c_/button_cond/M_ctr_q_reg[2]
INFO: [Physopt 32-735] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.550 | TNS=-6759.458 |
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[1].  Did not re-place instance keyboard_controller/c_/button_cond/M_ctr_q_reg[1]
INFO: [Physopt 32-702] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_last_q_i_5_n_0.  Did not re-place instance keyboard_controller/c_/button_cond/M_last_q_i_5
INFO: [Physopt 32-702] Processed net keyboard_controller/c_/button_cond/M_last_q_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_k_q_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.550 | TNS=-6759.458 |
Phase 3 Critical Path Optimization | Checksum: 1754af099

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1494.480 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.550 | TNS=-6759.458 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_k_q_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[1].  Did not re-place instance keyboard_controller/c_/button_cond/M_ctr_q_reg[1]
INFO: [Physopt 32-81] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.539 | TNS=-6755.300 |
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[1]_repN.  Did not re-place instance keyboard_controller/c_/button_cond/M_ctr_q_reg[1]_replica
INFO: [Physopt 32-702] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_k_d.  Did not re-place instance betaCPU/control_unit/M_k_q[2]_i_2
INFO: [Physopt 32-572] Net betaCPU/control_unit/M_k_d was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_k_d. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[32]_2.  Did not re-place instance betaCPU/control_unit/M_guess_2_letter_3_q[6]_i_2
INFO: [Physopt 32-710] Processed net betaCPU/control_unit/M_k_d. Critical path length was reduced through logic transformation on cell betaCPU/control_unit/M_k_q[2]_i_2_comp.
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[32]_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.535 | TNS=-6755.275 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_4_q[2].  Re-placed instance betaCPU/r/M_guess_4_letter_4_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_4_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.535 | TNS=-6754.652 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_4_q[4].  Re-placed instance betaCPU/r/M_guess_4_letter_4_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_4_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.535 | TNS=-6754.176 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_4_q[5].  Re-placed instance betaCPU/r/M_guess_4_letter_4_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_4_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.535 | TNS=-6753.397 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_4_letter_4_q[6].  Re-placed instance betaCPU/r/M_guess_4_letter_4_q_reg[6]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_4_letter_4_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.523 | TNS=-6752.745 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_j_q_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_j_d.  Re-placed instance betaCPU/control_unit/M_j_q[2]_i_2
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_j_d. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.511 | TNS=-6752.142 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_3_q_reg[3]_0[1].  Re-placed instance betaCPU/r/M_input_letter_3_q_reg[2]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_input_letter_3_q_reg[3]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.503 | TNS=-6751.760 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_4_q[1].  Re-placed instance betaCPU/r/M_guess_2_letter_4_q_reg[1]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_4_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.503 | TNS=-6751.502 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_2_letter_4_q[3].  Re-placed instance betaCPU/r/M_guess_2_letter_4_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_2_letter_4_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.497 | TNS=-6751.210 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_g_q. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net reset_cond/M_g_d0_out.  Re-placed instance reset_cond/M_g_q[0]_i_2
INFO: [Physopt 32-735] Processed net reset_cond/M_g_d0_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.494 | TNS=-6751.067 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_3_q[0].  Re-placed instance betaCPU/r/M_guess_1_letter_3_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_3_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.494 | TNS=-6751.055 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_3_q[1].  Re-placed instance betaCPU/r/M_guess_1_letter_3_q_reg[1]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_3_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.494 | TNS=-6750.875 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_3_q[3].  Re-placed instance betaCPU/r/M_guess_1_letter_3_q_reg[3]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_3_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.494 | TNS=-6750.855 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_3_q[4].  Re-placed instance betaCPU/r/M_guess_1_letter_3_q_reg[4]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_3_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.494 | TNS=-6750.724 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_3_q[5].  Re-placed instance betaCPU/r/M_guess_1_letter_3_q_reg[5]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_3_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.494 | TNS=-6750.694 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_guess_1_letter_3_q[6].  Re-placed instance betaCPU/r/M_guess_1_letter_3_q_reg[6]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_guess_1_letter_3_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.492 | TNS=-6750.684 |
INFO: [Physopt 32-702] Processed net betaCPU/r/M_num_correct_q_reg[2]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[1]_repN.  Did not re-place instance keyboard_controller/c_/button_cond/M_ctr_q_reg[1]_replica
INFO: [Physopt 32-702] Processed net keyboard_controller/c_/button_cond/M_ctr_q_reg[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_num_correct_d.  Did not re-place instance reset_cond/M_num_correct_q[2]_i_2
INFO: [Physopt 32-702] Processed net reset_cond/M_num_correct_d. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_9.  Did not re-place instance reset_cond/M_input_letter_4_q[4]_i_3
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net reset_cond/M_stage_q_reg[3]_4.  Did not re-place instance reset_cond/M_guess_1_letter_3_q[6]_i_2
INFO: [Physopt 32-702] Processed net reset_cond/M_stage_q_reg[3]_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[24]_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_5
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[24]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0.  Did not re-place instance betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_2
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0.  Re-placed instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.409 | TNS=-6734.480 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6
INFO: [Physopt 32-735] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.379 | TNS=-6724.930 |
INFO: [Physopt 32-663] Processed net betaCPU/r/M_input_letter_1_q[0].  Re-placed instance betaCPU/r/M_input_letter_1_q_reg[0]
INFO: [Physopt 32-735] Processed net betaCPU/r/M_input_letter_1_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.378 | TNS=-6724.807 |
INFO: [Physopt 32-662] Processed net betaCPU/r/M_input_letter_1_q[1].  Did not re-place instance betaCPU/r/M_input_letter_1_q_reg[1]
INFO: [Physopt 32-702] Processed net betaCPU/r/M_input_letter_1_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net betaCPU/control_unit/M_input_letter_1_q[4]_i_2_n_0.  Re-placed instance betaCPU/control_unit/M_input_letter_1_q[4]_i_2
INFO: [Physopt 32-735] Processed net betaCPU/control_unit/M_input_letter_1_q[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.359 | TNS=-6724.142 |
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry__1_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_21[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6].  Did not re-place instance betaCPU/control_unit/i__carry__0_i_22
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry__0_i_42_n_0.  Did not re-place instance betaCPU/control_unit/i__carry__0_i_42
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry__0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]_2.  Did not re-place instance betaCPU/control_unit/i__carry_i_37
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[23]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_92_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_92
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_24[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[1].  Did not re-place instance betaCPU/r/i__carry_i_3
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_58_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_20
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_58_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_58_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_58
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_58_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_8.  Did not re-place instance betaCPU/control_unit/i__carry_i_42
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_8. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5.  Did not re-place instance betaCPU/control_unit/i__carry_i_63
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_96_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_96
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_24[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[2].  Did not re-place instance betaCPU/r/i__carry_i_2
INFO: [Physopt 32-702] Processed net betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_input_letter_4_q_reg[2].  Did not re-place instance betaCPU/control_unit/i__carry_i_17
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_input_letter_4_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3.  Did not re-place instance betaCPU/control_unit/i__carry_i_13
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry__0_i_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_21[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[4].  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_8
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_2.  Did not re-place instance betaCPU/control_unit/i__carry__0_i_20
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[31]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/out1_carry__0_i_6[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_24[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[3].  Did not re-place instance betaCPU/control_unit/i__carry_i_1
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_control_unit_regfile_out_b[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_14_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_14
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_41_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_41
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry_i_94_n_0.  Did not re-place instance betaCPU/control_unit/i__carry_i_94
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry__0_i_25_n_0.  Did not re-place instance betaCPU/control_unit/i__carry__0_i_25
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry__0_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/i__carry__1_i_7_n_0.  Did not re-place instance betaCPU/control_unit/i__carry__1_i_7
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/i__carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/M_stage_q_reg[3]_2.  Did not re-place instance betaCPU/game_alu/M_guess_1_letter_1_q[6]_i_18
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3]_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0.  Did not re-place instance betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/FSM_onehot_M_game_fsm_q[27]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/game_alu/M_stage_q_reg[3][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_7_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_4
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_guess_1_letter_1_q[4]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_12_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_12
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_17_n_0.  Did not re-place instance betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_17
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_matrix1_letter_address_dff_q[4]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net betaCPU/control_unit/M_stage_q_reg[3]_18.  Did not re-place instance betaCPU/control_unit/i__carry__0_i_14
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_stage_q_reg[3]_18. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[8].  Did not re-place instance keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_1
INFO: [Physopt 32-702] Processed net keyboard_controller/a_/button_cond/FSM_onehot_M_game_fsm_q_reg[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_last_q_reg.  Did not re-place instance keyboard_controller/c_/button_cond/FSM_onehot_M_game_fsm_q[31]_i_3
INFO: [Physopt 32-702] Processed net keyboard_controller/c_/button_cond/M_last_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net keyboard_controller/c_/button_cond/M_last_q_i_5_n_0.  Did not re-place instance keyboard_controller/c_/button_cond/M_last_q_i_5
INFO: [Physopt 32-702] Processed net keyboard_controller/c_/button_cond/M_last_q_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net betaCPU/control_unit/M_num_correct_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.359 | TNS=-6724.142 |
Phase 4 Critical Path Optimization | Checksum: 1754af099

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1494.480 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1494.480 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-19.359 | TNS=-6724.142 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          2.527  |        853.490  |            2  |              0  |                    58  |           0  |           2  |  00:00:07  |
|  Total          |          2.527  |        853.490  |            2  |              0  |                    58  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1494.480 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 12dd217b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1494.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
473 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1494.480 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.188 . Memory (MB): peak = 1494.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 13bfe72e ConstDB: 0 ShapeSum: 4eb3d543 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15309decb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1602.629 ; gain = 95.496
Post Restoration Checksum: NetGraph: 9e907c5a NumContArr: b4796271 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15309decb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1602.629 ; gain = 95.496

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15309decb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1608.629 ; gain = 101.496

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15309decb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1608.629 ; gain = 101.496
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2104c9a15

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1614.426 ; gain = 107.293
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.478| TNS=-6415.890| WHS=-0.109 | THS=-4.135 |

Phase 2 Router Initialization | Checksum: 1ff18cd52

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1614.426 ; gain = 107.293

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1059
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1059
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ff18cd52

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1616.828 ; gain = 109.695
Phase 3 Initial Routing | Checksum: 1b4e2143d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1616.828 ; gain = 109.695
INFO: [Route 35-580] Design has 14 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_j_q_reg[0]/D|
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_g_q_reg[0]/D|
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_j_q_reg[1]/D|
|                    clk_0 |                    clk_0 |                                                                          betaCPU/r/M_input_ctr_q_reg[0]/D|
|                    clk_0 |                    clk_0 |                                                                                  betaCPU/r/M_i_q_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 410
 Number of Nodes with overlaps = 201
 Number of Nodes with overlaps = 134
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.724| TNS=-7119.711| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b6a4218c

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1616.828 ; gain = 109.695

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.471| TNS=-7107.841| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: b8822702

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1616.828 ; gain = 109.695

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.370| TNS=-7087.371| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: f238eb96

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1616.828 ; gain = 109.695
Phase 4 Rip-up And Reroute | Checksum: f238eb96

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1616.828 ; gain = 109.695

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10d649df4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1616.828 ; gain = 109.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.290| TNS=-7053.261| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b2f3a6a7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1621.496 ; gain = 114.363

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b2f3a6a7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1621.496 ; gain = 114.363
Phase 5 Delay and Skew Optimization | Checksum: 1b2f3a6a7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1621.496 ; gain = 114.363

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19d5c17d9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1621.496 ; gain = 114.363
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.223| TNS=-7024.556| WHS=0.163  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19d5c17d9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1621.496 ; gain = 114.363
Phase 6 Post Hold Fix | Checksum: 19d5c17d9

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1621.496 ; gain = 114.363

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.442478 %
  Global Horizontal Routing Utilization  = 0.516137 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2555c9777

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1621.496 ; gain = 114.363

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2555c9777

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1621.496 ; gain = 114.363

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26ec5f3fa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1621.496 ; gain = 114.363

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-20.223| TNS=-7024.556| WHS=0.163  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 26ec5f3fa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1621.496 ; gain = 114.363
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1621.496 ; gain = 114.363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
493 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1621.496 ; gain = 127.016
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1627.375 ; gain = 5.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
Command: report_drc -file au_top_0_drc_routed.rpt -pb au_top_0_drc_routed.pb -rpx au_top_0_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
Command: report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Bryce/Desktop/wordle/wordle4/work/vivado/wordle4/wordle4.runs/impl_1/au_top_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
Command: report_power -file au_top_0_power_routed.rpt -pb au_top_0_power_summary_routed.pb -rpx au_top_0_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
505 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file au_top_0_route_status.rpt -pb au_top_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file au_top_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file au_top_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file au_top_0_bus_skew_routed.rpt -pb au_top_0_bus_skew_routed.pb -rpx au_top_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force au_top_0.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14275904 bits.
Writing bitstream ./au_top_0.bit...
Writing bitstream ./au_top_0.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2094.328 ; gain = 430.848
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 22:43:15 2022...
[Wed Apr 13 22:43:17 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:56 . Memory (MB): peak = 999.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 22:43:17 2022...
Vivado exited.

Finished building project.
