{
    "common_path" : "C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main",
    "target_path" : "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_04",
    "vivado_path" : "C:/Xilinx/Vivado/2020.2/bin/vivado.bat",
    "board_path" : "C:/Xilinx/Vivado/2020.2/data/boards/board_files",
    "part_name" : "xczu28dr-ffvg1517-2-e",
    "board_name" : "xilinx.com:zcu111:part0:1.4",
    "constraints" : "C:/Jeonghyun/GIT/Vivado_prj_manager/Verilog_main/RFSoC_Main/ZCU111_Rev1.0.xdc",
    "version" : "2020.2"
}