<html><head></head><body><div id="job_id">J333718944</div><div id="citizenship_required">United States Citizenship</div><div id="job_city">Chicago</div><div id="job_category">Engineering</div><div id="url">https://ngc2.wd2.myworkdayjobs-impl.com/ACME_Engineering_External_Site/job/United-States-Illinois-Chicago/Principal---Senior-Principal-ASIC-DFT-Engineer_R10092808</div><div id="ngbp_statement">Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, ACME Engineering provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.</div><div id="number_to_hire">1</div><div id="job_country">United States of America</div><div id="clearance_type">SCI</div><div id="business_sector">Mission Systems</div><div id="job_requisition_reason">Experienced > Experienced- New Position</div><div id="willingness_to_travel">Yes, 10% of the Time</div><div id="pay_range_minimum">102757</div><div id="title">Principal / Senior Principal ASIC DFT Engineer</div><div id="contest_number">R10092808</div><div id="job_shift">1st Shift</div><div id="job_description"><p><span>ACME Engineering Mission Systems (NGMS) Advanced Processing Solutions is working to develop next generation high performance computing systems to meet the mission demands of the NGMS Networked Information Solutions (NIS) business. Superconducting electronics forms the core of our technology, with a focus on novel means of energy-efficient computation. Qualified individuals will join our team in its mission to transform computing beyond Moore’s Law, advancing development of computer architectures, processing/memory subsystems, and large scale high performance computing systems. You’ll work in a fast-paced team environment alongside a broad array of scientists and engineers to make these processing solutions a reality.</span></p><p></p><p>The individual will be responsible for DFT (Design for Test) aspects of ASIC Design. Successful candidates will have a thorough understanding of digital design concepts and have prior experience with ASIC development process. Must be knowledgeable in VHDL, Verilog or SystemVerilog RTL coding and be highly proficient in DFT methodologies. This candidate will have an ability to operate in a team environment and collaborate across the different teams as required to accomplish the goals.</p><p></p><p><b><i><span>This work will be done onsite at our Advanced Technologies Lab in Chicago, MD.</span></i></b></p><p></p><p><b><b>This position can be filled at the Principal level OR the Sr. Principal level. Qualifications for both are listed below: </b></b></p><p></p><p><b><span>Basic Qualifications for Principal ASIC DFT Engineer:</span></b></p><ul><li>Bachelor&#39;s degree in Electrical Engineering or a related discipline and a minimum of 5 years of relevant experience (3 years with an MS; 0 years with PhD)</li><li>Experience in full product life cycle of ASIC Design</li><li>Experience with Cadence, Mentor and/or Synopsys test insertion and ATPG tools</li><li>Proficiency in HDL <span>(VHDL/Verilog/SystemVerilog)</span></li><li>Proficiency in scripting languages such as Tcl, Python or Perl</li><li>Knowledge of Synthesis, P&amp;R and Static Timing Analysis would be a plus</li><li><b>US Citizen able to obtain and maintain a Top Secret or higher security clearance</b></li></ul><p></p><p><b><span>Basic Qualifications for Senior Principal ASIC DFT Engineer:</span></b></p><ul><li>Bachelor&#39;s degree in Electrical Engineering or a related discipline and a minimum of 9 years of relevant experience (7 years with an MS; 4 years with PhD)</li><li>Experience in full product life cycle of ASIC Design</li><li>Experience with Cadence, Mentor and/or Synopsys test insertion and ATPG tools</li><li>Proficiency in HDL <span>(VHDL/Verilog/SystemVerilog)</span></li><li>Proficiency in scripting languages such as Tcl, Python or Perl</li><li>Knowledge of Synthesis, P&amp;R and Static Timing Analysis would be a plus</li><li><b>US Citizen able to obtain and maintain a Top Secret or higher security clearance</b></li></ul><p></p><p><b><span>Preferred Qualifications for Principal / Senior Principal ASIC DFT Engineer: </span></b></p><ul><li>Master&#39;s Degree in Electrical or Computer Engineering</li><li>Experience with hierarchical scan testing, IEEE-1500 and/or IEEE-1687, and test compression</li><li>Experience with at-speed scan testing</li><li>Experience integrating DFT features of 3rd party IP</li><li>Experience with JTAG IEEE-1149.1 and IEEE-1149.6 (AC JTAG)</li><li>Experience with memory BIST and logic BIST</li><li>Experience generating test patterns and analyzing and debugging test failures</li><li>Experience working with test engineers to implement ATPG vectors on tester hardware</li><li><b>Current TS/SCI security clearance</b></li></ul></div><div id="job_state">Illinois</div><div id="relocation_eligible">1</div><div id="virtual_telecommute">No- Teleworking not available for this position</div><div id="creation_date">2023-01-25</div><div id="creation_date_display">1/24/2023</div><div id="pay_range_maximum">154182</div><div id="creation_month">January</div></body></html>