Multi-layer data delay register