Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Aug  1 02:44:56 2024
| Host         : omar_ragab running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSP_timing_summary_routed.rpt -pb DSP_timing_summary_routed.pb -rpx DSP_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.491        0.000                      0                  159        0.261        0.000                      0                  159        4.500        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.491        0.000                      0                  159        0.261        0.000                      0                  159        4.500        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 Mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO_REG/out_signal_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.231ns  (logic 5.442ns (66.117%)  route 2.789ns (33.883%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.407     4.452    clk_IBUF_BUFG
    DSP48_X8Y62          DSP48E1                                      r  Mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      2.952     7.404 r  Mult_out/P[2]
                         net (fo=3, routed)           1.049     8.453    OPMODE_REG/D[2]
    SLICE_X160Y152       LUT5 (Prop_lut5_I1_O)        0.097     8.550 r  OPMODE_REG/out_signal[7]_i_20/O
                         net (fo=1, routed)           0.000     8.550    OPMODE_REG/Mx_out[2]
    SLICE_X160Y152       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.851 r  OPMODE_REG/out_signal_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.851    OPMODE_REG/out_signal_reg[7]_i_17_n_0
    SLICE_X160Y153       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.085 f  OPMODE_REG/out_signal_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.447     9.532    OPMODE_REG/Post_AS_out1[7]
    SLICE_X161Y153       LUT4 (Prop_lut4_I1_O)        0.247     9.779 r  OPMODE_REG/out_signal[11]_i_5__0/O
                         net (fo=2, routed)           0.586    10.365    OPMODE_REG/out_signal[11]_i_5__0_n_0
    SLICE_X161Y154       LUT5 (Prop_lut5_I4_O)        0.245    10.610 r  OPMODE_REG/out_signal[11]_i_9/O
                         net (fo=1, routed)           0.000    10.610    OPMODE_REG/out_signal[11]_i_9_n_0
    SLICE_X161Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.005 r  OPMODE_REG/out_signal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.005    OPMODE_REG/out_signal_reg[11]_i_1_n_0
    SLICE_X161Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.094 r  OPMODE_REG/out_signal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.094    OPMODE_REG/out_signal_reg[15]_i_1_n_0
    SLICE_X161Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.183 r  OPMODE_REG/out_signal_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.183    OPMODE_REG/out_signal_reg[19]_i_1_n_0
    SLICE_X161Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.272 r  OPMODE_REG/out_signal_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    OPMODE_REG/out_signal_reg[23]_i_1_n_0
    SLICE_X161Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.361 r  OPMODE_REG/out_signal_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    OPMODE_REG/out_signal_reg[27]_i_1_n_0
    SLICE_X161Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.450 r  OPMODE_REG/out_signal_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    OPMODE_REG/out_signal_reg[31]_i_1_n_0
    SLICE_X161Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.539 r  OPMODE_REG/out_signal_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.539    OPMODE_REG/out_signal_reg[35]_i_1_n_0
    SLICE_X161Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.628 r  OPMODE_REG/out_signal_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    OPMODE_REG/out_signal_reg[39]_i_1_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.717 r  OPMODE_REG/out_signal_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.717    OPMODE_REG/out_signal_reg[43]_i_1_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.806 r  OPMODE_REG/out_signal_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.806    OPMODE_REG/out_signal_reg[47]_i_1_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.976 r  OPMODE_REG/out_signal_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.707    12.683    CYO_REG/Post_AS_out[0]
    SLICE_X160Y161       FDRE                                         r  CYO_REG/out_signal_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.285    14.175    CYO_REG/clk
    SLICE_X160Y161       FDRE                                         r  CYO_REG/out_signal_reg[0]_lopt_replica/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X160Y161       FDRE (Setup_fdre_C_D)       -0.181    14.174    CYO_REG/out_signal_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                         -12.683    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 Mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO_REG/out_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 5.442ns (72.327%)  route 2.082ns (27.673%))
  Logic Levels:           16  (CARRY4=13 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 14.173 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.407     4.452    clk_IBUF_BUFG
    DSP48_X8Y62          DSP48E1                                      r  Mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      2.952     7.404 r  Mult_out/P[2]
                         net (fo=3, routed)           1.049     8.453    OPMODE_REG/D[2]
    SLICE_X160Y152       LUT5 (Prop_lut5_I1_O)        0.097     8.550 r  OPMODE_REG/out_signal[7]_i_20/O
                         net (fo=1, routed)           0.000     8.550    OPMODE_REG/Mx_out[2]
    SLICE_X160Y152       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.851 r  OPMODE_REG/out_signal_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.851    OPMODE_REG/out_signal_reg[7]_i_17_n_0
    SLICE_X160Y153       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.085 f  OPMODE_REG/out_signal_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.447     9.532    OPMODE_REG/Post_AS_out1[7]
    SLICE_X161Y153       LUT4 (Prop_lut4_I1_O)        0.247     9.779 r  OPMODE_REG/out_signal[11]_i_5__0/O
                         net (fo=2, routed)           0.586    10.365    OPMODE_REG/out_signal[11]_i_5__0_n_0
    SLICE_X161Y154       LUT5 (Prop_lut5_I4_O)        0.245    10.610 r  OPMODE_REG/out_signal[11]_i_9/O
                         net (fo=1, routed)           0.000    10.610    OPMODE_REG/out_signal[11]_i_9_n_0
    SLICE_X161Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.005 r  OPMODE_REG/out_signal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.005    OPMODE_REG/out_signal_reg[11]_i_1_n_0
    SLICE_X161Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.094 r  OPMODE_REG/out_signal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.094    OPMODE_REG/out_signal_reg[15]_i_1_n_0
    SLICE_X161Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.183 r  OPMODE_REG/out_signal_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.183    OPMODE_REG/out_signal_reg[19]_i_1_n_0
    SLICE_X161Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.272 r  OPMODE_REG/out_signal_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    OPMODE_REG/out_signal_reg[23]_i_1_n_0
    SLICE_X161Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.361 r  OPMODE_REG/out_signal_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    OPMODE_REG/out_signal_reg[27]_i_1_n_0
    SLICE_X161Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.450 r  OPMODE_REG/out_signal_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    OPMODE_REG/out_signal_reg[31]_i_1_n_0
    SLICE_X161Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.539 r  OPMODE_REG/out_signal_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.539    OPMODE_REG/out_signal_reg[35]_i_1_n_0
    SLICE_X161Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.628 r  OPMODE_REG/out_signal_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    OPMODE_REG/out_signal_reg[39]_i_1_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.717 r  OPMODE_REG/out_signal_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.717    OPMODE_REG/out_signal_reg[43]_i_1_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.806 r  OPMODE_REG/out_signal_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.806    OPMODE_REG/out_signal_reg[47]_i_1_n_0
    SLICE_X161Y164       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170    11.976 r  OPMODE_REG/out_signal_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.000    11.976    CYO_REG/Post_AS_out[0]
    SLICE_X161Y164       FDRE                                         r  CYO_REG/out_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.283    14.173    CYO_REG/clk
    SLICE_X161Y164       FDRE                                         r  CYO_REG/out_signal_reg[0]/C
                         clock pessimism              0.215    14.388    
                         clock uncertainty           -0.035    14.353    
    SLICE_X161Y164       FDRE (Setup_fdre_C_D)        0.049    14.402    CYO_REG/out_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.459ns  (required time - arrival time)
  Source:                 Mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 5.417ns (72.235%)  route 2.082ns (27.765%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 14.174 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.407     4.452    clk_IBUF_BUFG
    DSP48_X8Y62          DSP48E1                                      r  Mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      2.952     7.404 r  Mult_out/P[2]
                         net (fo=3, routed)           1.049     8.453    OPMODE_REG/D[2]
    SLICE_X160Y152       LUT5 (Prop_lut5_I1_O)        0.097     8.550 r  OPMODE_REG/out_signal[7]_i_20/O
                         net (fo=1, routed)           0.000     8.550    OPMODE_REG/Mx_out[2]
    SLICE_X160Y152       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.851 r  OPMODE_REG/out_signal_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.851    OPMODE_REG/out_signal_reg[7]_i_17_n_0
    SLICE_X160Y153       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.085 f  OPMODE_REG/out_signal_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.447     9.532    OPMODE_REG/Post_AS_out1[7]
    SLICE_X161Y153       LUT4 (Prop_lut4_I1_O)        0.247     9.779 r  OPMODE_REG/out_signal[11]_i_5__0/O
                         net (fo=2, routed)           0.586    10.365    OPMODE_REG/out_signal[11]_i_5__0_n_0
    SLICE_X161Y154       LUT5 (Prop_lut5_I4_O)        0.245    10.610 r  OPMODE_REG/out_signal[11]_i_9/O
                         net (fo=1, routed)           0.000    10.610    OPMODE_REG/out_signal[11]_i_9_n_0
    SLICE_X161Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.005 r  OPMODE_REG/out_signal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.005    OPMODE_REG/out_signal_reg[11]_i_1_n_0
    SLICE_X161Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.094 r  OPMODE_REG/out_signal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.094    OPMODE_REG/out_signal_reg[15]_i_1_n_0
    SLICE_X161Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.183 r  OPMODE_REG/out_signal_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.183    OPMODE_REG/out_signal_reg[19]_i_1_n_0
    SLICE_X161Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.272 r  OPMODE_REG/out_signal_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    OPMODE_REG/out_signal_reg[23]_i_1_n_0
    SLICE_X161Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.361 r  OPMODE_REG/out_signal_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    OPMODE_REG/out_signal_reg[27]_i_1_n_0
    SLICE_X161Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.450 r  OPMODE_REG/out_signal_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    OPMODE_REG/out_signal_reg[31]_i_1_n_0
    SLICE_X161Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.539 r  OPMODE_REG/out_signal_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.539    OPMODE_REG/out_signal_reg[35]_i_1_n_0
    SLICE_X161Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.628 r  OPMODE_REG/out_signal_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    OPMODE_REG/out_signal_reg[39]_i_1_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.717 r  OPMODE_REG/out_signal_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.717    OPMODE_REG/out_signal_reg[43]_i_1_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.951 r  OPMODE_REG/out_signal_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.951    P_REG/D[47]
    SLICE_X161Y163       FDRE                                         r  P_REG/out_signal_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.284    14.174    P_REG/clk
    SLICE_X161Y163       FDRE                                         r  P_REG/out_signal_reg[47]/C
                         clock pessimism              0.215    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X161Y163       FDRE (Setup_fdre_C_D)        0.056    14.410    P_REG/out_signal_reg[47]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -11.951    
  -------------------------------------------------------------------
                         slack                                  2.459    

Slack (MET) :             2.463ns  (required time - arrival time)
  Source:                 Mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 5.413ns (72.220%)  route 2.082ns (27.780%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 14.174 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.407     4.452    clk_IBUF_BUFG
    DSP48_X8Y62          DSP48E1                                      r  Mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      2.952     7.404 r  Mult_out/P[2]
                         net (fo=3, routed)           1.049     8.453    OPMODE_REG/D[2]
    SLICE_X160Y152       LUT5 (Prop_lut5_I1_O)        0.097     8.550 r  OPMODE_REG/out_signal[7]_i_20/O
                         net (fo=1, routed)           0.000     8.550    OPMODE_REG/Mx_out[2]
    SLICE_X160Y152       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.851 r  OPMODE_REG/out_signal_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.851    OPMODE_REG/out_signal_reg[7]_i_17_n_0
    SLICE_X160Y153       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.085 f  OPMODE_REG/out_signal_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.447     9.532    OPMODE_REG/Post_AS_out1[7]
    SLICE_X161Y153       LUT4 (Prop_lut4_I1_O)        0.247     9.779 r  OPMODE_REG/out_signal[11]_i_5__0/O
                         net (fo=2, routed)           0.586    10.365    OPMODE_REG/out_signal[11]_i_5__0_n_0
    SLICE_X161Y154       LUT5 (Prop_lut5_I4_O)        0.245    10.610 r  OPMODE_REG/out_signal[11]_i_9/O
                         net (fo=1, routed)           0.000    10.610    OPMODE_REG/out_signal[11]_i_9_n_0
    SLICE_X161Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.005 r  OPMODE_REG/out_signal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.005    OPMODE_REG/out_signal_reg[11]_i_1_n_0
    SLICE_X161Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.094 r  OPMODE_REG/out_signal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.094    OPMODE_REG/out_signal_reg[15]_i_1_n_0
    SLICE_X161Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.183 r  OPMODE_REG/out_signal_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.183    OPMODE_REG/out_signal_reg[19]_i_1_n_0
    SLICE_X161Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.272 r  OPMODE_REG/out_signal_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    OPMODE_REG/out_signal_reg[23]_i_1_n_0
    SLICE_X161Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.361 r  OPMODE_REG/out_signal_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    OPMODE_REG/out_signal_reg[27]_i_1_n_0
    SLICE_X161Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.450 r  OPMODE_REG/out_signal_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    OPMODE_REG/out_signal_reg[31]_i_1_n_0
    SLICE_X161Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.539 r  OPMODE_REG/out_signal_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.539    OPMODE_REG/out_signal_reg[35]_i_1_n_0
    SLICE_X161Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.628 r  OPMODE_REG/out_signal_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    OPMODE_REG/out_signal_reg[39]_i_1_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.717 r  OPMODE_REG/out_signal_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.717    OPMODE_REG/out_signal_reg[43]_i_1_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.947 r  OPMODE_REG/out_signal_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.947    P_REG/D[45]
    SLICE_X161Y163       FDRE                                         r  P_REG/out_signal_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.284    14.174    P_REG/clk
    SLICE_X161Y163       FDRE                                         r  P_REG/out_signal_reg[45]/C
                         clock pessimism              0.215    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X161Y163       FDRE (Setup_fdre_C_D)        0.056    14.410    P_REG/out_signal_reg[45]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  2.463    

Slack (MET) :             2.512ns  (required time - arrival time)
  Source:                 Mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 5.364ns (72.037%)  route 2.082ns (27.963%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 14.174 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.407     4.452    clk_IBUF_BUFG
    DSP48_X8Y62          DSP48E1                                      r  Mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      2.952     7.404 r  Mult_out/P[2]
                         net (fo=3, routed)           1.049     8.453    OPMODE_REG/D[2]
    SLICE_X160Y152       LUT5 (Prop_lut5_I1_O)        0.097     8.550 r  OPMODE_REG/out_signal[7]_i_20/O
                         net (fo=1, routed)           0.000     8.550    OPMODE_REG/Mx_out[2]
    SLICE_X160Y152       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.851 r  OPMODE_REG/out_signal_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.851    OPMODE_REG/out_signal_reg[7]_i_17_n_0
    SLICE_X160Y153       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.085 f  OPMODE_REG/out_signal_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.447     9.532    OPMODE_REG/Post_AS_out1[7]
    SLICE_X161Y153       LUT4 (Prop_lut4_I1_O)        0.247     9.779 r  OPMODE_REG/out_signal[11]_i_5__0/O
                         net (fo=2, routed)           0.586    10.365    OPMODE_REG/out_signal[11]_i_5__0_n_0
    SLICE_X161Y154       LUT5 (Prop_lut5_I4_O)        0.245    10.610 r  OPMODE_REG/out_signal[11]_i_9/O
                         net (fo=1, routed)           0.000    10.610    OPMODE_REG/out_signal[11]_i_9_n_0
    SLICE_X161Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.005 r  OPMODE_REG/out_signal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.005    OPMODE_REG/out_signal_reg[11]_i_1_n_0
    SLICE_X161Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.094 r  OPMODE_REG/out_signal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.094    OPMODE_REG/out_signal_reg[15]_i_1_n_0
    SLICE_X161Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.183 r  OPMODE_REG/out_signal_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.183    OPMODE_REG/out_signal_reg[19]_i_1_n_0
    SLICE_X161Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.272 r  OPMODE_REG/out_signal_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    OPMODE_REG/out_signal_reg[23]_i_1_n_0
    SLICE_X161Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.361 r  OPMODE_REG/out_signal_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    OPMODE_REG/out_signal_reg[27]_i_1_n_0
    SLICE_X161Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.450 r  OPMODE_REG/out_signal_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    OPMODE_REG/out_signal_reg[31]_i_1_n_0
    SLICE_X161Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.539 r  OPMODE_REG/out_signal_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.539    OPMODE_REG/out_signal_reg[35]_i_1_n_0
    SLICE_X161Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.628 r  OPMODE_REG/out_signal_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    OPMODE_REG/out_signal_reg[39]_i_1_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.717 r  OPMODE_REG/out_signal_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.717    OPMODE_REG/out_signal_reg[43]_i_1_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.898 r  OPMODE_REG/out_signal_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.898    P_REG/D[46]
    SLICE_X161Y163       FDRE                                         r  P_REG/out_signal_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.284    14.174    P_REG/clk
    SLICE_X161Y163       FDRE                                         r  P_REG/out_signal_reg[46]/C
                         clock pessimism              0.215    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X161Y163       FDRE (Setup_fdre_C_D)        0.056    14.410    P_REG/out_signal_reg[46]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -11.898    
  -------------------------------------------------------------------
                         slack                                  2.512    

Slack (MET) :             2.534ns  (required time - arrival time)
  Source:                 Mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.424ns  (logic 5.342ns (71.955%)  route 2.082ns (28.045%))
  Logic Levels:           15  (CARRY4=12 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 14.174 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.407     4.452    clk_IBUF_BUFG
    DSP48_X8Y62          DSP48E1                                      r  Mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      2.952     7.404 r  Mult_out/P[2]
                         net (fo=3, routed)           1.049     8.453    OPMODE_REG/D[2]
    SLICE_X160Y152       LUT5 (Prop_lut5_I1_O)        0.097     8.550 r  OPMODE_REG/out_signal[7]_i_20/O
                         net (fo=1, routed)           0.000     8.550    OPMODE_REG/Mx_out[2]
    SLICE_X160Y152       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.851 r  OPMODE_REG/out_signal_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.851    OPMODE_REG/out_signal_reg[7]_i_17_n_0
    SLICE_X160Y153       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.085 f  OPMODE_REG/out_signal_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.447     9.532    OPMODE_REG/Post_AS_out1[7]
    SLICE_X161Y153       LUT4 (Prop_lut4_I1_O)        0.247     9.779 r  OPMODE_REG/out_signal[11]_i_5__0/O
                         net (fo=2, routed)           0.586    10.365    OPMODE_REG/out_signal[11]_i_5__0_n_0
    SLICE_X161Y154       LUT5 (Prop_lut5_I4_O)        0.245    10.610 r  OPMODE_REG/out_signal[11]_i_9/O
                         net (fo=1, routed)           0.000    10.610    OPMODE_REG/out_signal[11]_i_9_n_0
    SLICE_X161Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.005 r  OPMODE_REG/out_signal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.005    OPMODE_REG/out_signal_reg[11]_i_1_n_0
    SLICE_X161Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.094 r  OPMODE_REG/out_signal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.094    OPMODE_REG/out_signal_reg[15]_i_1_n_0
    SLICE_X161Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.183 r  OPMODE_REG/out_signal_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.183    OPMODE_REG/out_signal_reg[19]_i_1_n_0
    SLICE_X161Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.272 r  OPMODE_REG/out_signal_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    OPMODE_REG/out_signal_reg[23]_i_1_n_0
    SLICE_X161Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.361 r  OPMODE_REG/out_signal_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    OPMODE_REG/out_signal_reg[27]_i_1_n_0
    SLICE_X161Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.450 r  OPMODE_REG/out_signal_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    OPMODE_REG/out_signal_reg[31]_i_1_n_0
    SLICE_X161Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.539 r  OPMODE_REG/out_signal_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.539    OPMODE_REG/out_signal_reg[35]_i_1_n_0
    SLICE_X161Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.628 r  OPMODE_REG/out_signal_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    OPMODE_REG/out_signal_reg[39]_i_1_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.717 r  OPMODE_REG/out_signal_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.717    OPMODE_REG/out_signal_reg[43]_i_1_n_0
    SLICE_X161Y163       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.876 r  OPMODE_REG/out_signal_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.876    P_REG/D[44]
    SLICE_X161Y163       FDRE                                         r  P_REG/out_signal_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.284    14.174    P_REG/clk
    SLICE_X161Y163       FDRE                                         r  P_REG/out_signal_reg[44]/C
                         clock pessimism              0.215    14.389    
                         clock uncertainty           -0.035    14.354    
    SLICE_X161Y163       FDRE (Setup_fdre_C_D)        0.056    14.410    P_REG/out_signal_reg[44]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  2.534    

Slack (MET) :             2.549ns  (required time - arrival time)
  Source:                 Mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.410ns  (logic 5.328ns (71.902%)  route 2.082ns (28.098%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.407     4.452    clk_IBUF_BUFG
    DSP48_X8Y62          DSP48E1                                      r  Mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      2.952     7.404 r  Mult_out/P[2]
                         net (fo=3, routed)           1.049     8.453    OPMODE_REG/D[2]
    SLICE_X160Y152       LUT5 (Prop_lut5_I1_O)        0.097     8.550 r  OPMODE_REG/out_signal[7]_i_20/O
                         net (fo=1, routed)           0.000     8.550    OPMODE_REG/Mx_out[2]
    SLICE_X160Y152       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.851 r  OPMODE_REG/out_signal_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.851    OPMODE_REG/out_signal_reg[7]_i_17_n_0
    SLICE_X160Y153       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.085 f  OPMODE_REG/out_signal_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.447     9.532    OPMODE_REG/Post_AS_out1[7]
    SLICE_X161Y153       LUT4 (Prop_lut4_I1_O)        0.247     9.779 r  OPMODE_REG/out_signal[11]_i_5__0/O
                         net (fo=2, routed)           0.586    10.365    OPMODE_REG/out_signal[11]_i_5__0_n_0
    SLICE_X161Y154       LUT5 (Prop_lut5_I4_O)        0.245    10.610 r  OPMODE_REG/out_signal[11]_i_9/O
                         net (fo=1, routed)           0.000    10.610    OPMODE_REG/out_signal[11]_i_9_n_0
    SLICE_X161Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.005 r  OPMODE_REG/out_signal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.005    OPMODE_REG/out_signal_reg[11]_i_1_n_0
    SLICE_X161Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.094 r  OPMODE_REG/out_signal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.094    OPMODE_REG/out_signal_reg[15]_i_1_n_0
    SLICE_X161Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.183 r  OPMODE_REG/out_signal_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.183    OPMODE_REG/out_signal_reg[19]_i_1_n_0
    SLICE_X161Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.272 r  OPMODE_REG/out_signal_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    OPMODE_REG/out_signal_reg[23]_i_1_n_0
    SLICE_X161Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.361 r  OPMODE_REG/out_signal_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    OPMODE_REG/out_signal_reg[27]_i_1_n_0
    SLICE_X161Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.450 r  OPMODE_REG/out_signal_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    OPMODE_REG/out_signal_reg[31]_i_1_n_0
    SLICE_X161Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.539 r  OPMODE_REG/out_signal_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.539    OPMODE_REG/out_signal_reg[35]_i_1_n_0
    SLICE_X161Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.628 r  OPMODE_REG/out_signal_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    OPMODE_REG/out_signal_reg[39]_i_1_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    11.862 r  OPMODE_REG/out_signal_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.862    P_REG/D[43]
    SLICE_X161Y162       FDRE                                         r  P_REG/out_signal_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.285    14.175    P_REG/clk
    SLICE_X161Y162       FDRE                                         r  P_REG/out_signal_reg[43]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.056    14.411    P_REG/out_signal_reg[43]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -11.862    
  -------------------------------------------------------------------
                         slack                                  2.549    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 Mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.406ns  (logic 5.324ns (71.886%)  route 2.082ns (28.114%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.407     4.452    clk_IBUF_BUFG
    DSP48_X8Y62          DSP48E1                                      r  Mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      2.952     7.404 r  Mult_out/P[2]
                         net (fo=3, routed)           1.049     8.453    OPMODE_REG/D[2]
    SLICE_X160Y152       LUT5 (Prop_lut5_I1_O)        0.097     8.550 r  OPMODE_REG/out_signal[7]_i_20/O
                         net (fo=1, routed)           0.000     8.550    OPMODE_REG/Mx_out[2]
    SLICE_X160Y152       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.851 r  OPMODE_REG/out_signal_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.851    OPMODE_REG/out_signal_reg[7]_i_17_n_0
    SLICE_X160Y153       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.085 f  OPMODE_REG/out_signal_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.447     9.532    OPMODE_REG/Post_AS_out1[7]
    SLICE_X161Y153       LUT4 (Prop_lut4_I1_O)        0.247     9.779 r  OPMODE_REG/out_signal[11]_i_5__0/O
                         net (fo=2, routed)           0.586    10.365    OPMODE_REG/out_signal[11]_i_5__0_n_0
    SLICE_X161Y154       LUT5 (Prop_lut5_I4_O)        0.245    10.610 r  OPMODE_REG/out_signal[11]_i_9/O
                         net (fo=1, routed)           0.000    10.610    OPMODE_REG/out_signal[11]_i_9_n_0
    SLICE_X161Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.005 r  OPMODE_REG/out_signal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.005    OPMODE_REG/out_signal_reg[11]_i_1_n_0
    SLICE_X161Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.094 r  OPMODE_REG/out_signal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.094    OPMODE_REG/out_signal_reg[15]_i_1_n_0
    SLICE_X161Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.183 r  OPMODE_REG/out_signal_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.183    OPMODE_REG/out_signal_reg[19]_i_1_n_0
    SLICE_X161Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.272 r  OPMODE_REG/out_signal_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    OPMODE_REG/out_signal_reg[23]_i_1_n_0
    SLICE_X161Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.361 r  OPMODE_REG/out_signal_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    OPMODE_REG/out_signal_reg[27]_i_1_n_0
    SLICE_X161Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.450 r  OPMODE_REG/out_signal_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    OPMODE_REG/out_signal_reg[31]_i_1_n_0
    SLICE_X161Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.539 r  OPMODE_REG/out_signal_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.539    OPMODE_REG/out_signal_reg[35]_i_1_n_0
    SLICE_X161Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.628 r  OPMODE_REG/out_signal_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    OPMODE_REG/out_signal_reg[39]_i_1_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    11.858 r  OPMODE_REG/out_signal_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.858    P_REG/D[41]
    SLICE_X161Y162       FDRE                                         r  P_REG/out_signal_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.285    14.175    P_REG/clk
    SLICE_X161Y162       FDRE                                         r  P_REG/out_signal_reg[41]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.056    14.411    P_REG/out_signal_reg[41]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -11.858    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 Mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.357ns  (logic 5.275ns (71.699%)  route 2.082ns (28.301%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.407     4.452    clk_IBUF_BUFG
    DSP48_X8Y62          DSP48E1                                      r  Mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      2.952     7.404 r  Mult_out/P[2]
                         net (fo=3, routed)           1.049     8.453    OPMODE_REG/D[2]
    SLICE_X160Y152       LUT5 (Prop_lut5_I1_O)        0.097     8.550 r  OPMODE_REG/out_signal[7]_i_20/O
                         net (fo=1, routed)           0.000     8.550    OPMODE_REG/Mx_out[2]
    SLICE_X160Y152       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.851 r  OPMODE_REG/out_signal_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.851    OPMODE_REG/out_signal_reg[7]_i_17_n_0
    SLICE_X160Y153       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.085 f  OPMODE_REG/out_signal_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.447     9.532    OPMODE_REG/Post_AS_out1[7]
    SLICE_X161Y153       LUT4 (Prop_lut4_I1_O)        0.247     9.779 r  OPMODE_REG/out_signal[11]_i_5__0/O
                         net (fo=2, routed)           0.586    10.365    OPMODE_REG/out_signal[11]_i_5__0_n_0
    SLICE_X161Y154       LUT5 (Prop_lut5_I4_O)        0.245    10.610 r  OPMODE_REG/out_signal[11]_i_9/O
                         net (fo=1, routed)           0.000    10.610    OPMODE_REG/out_signal[11]_i_9_n_0
    SLICE_X161Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.005 r  OPMODE_REG/out_signal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.005    OPMODE_REG/out_signal_reg[11]_i_1_n_0
    SLICE_X161Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.094 r  OPMODE_REG/out_signal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.094    OPMODE_REG/out_signal_reg[15]_i_1_n_0
    SLICE_X161Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.183 r  OPMODE_REG/out_signal_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.183    OPMODE_REG/out_signal_reg[19]_i_1_n_0
    SLICE_X161Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.272 r  OPMODE_REG/out_signal_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    OPMODE_REG/out_signal_reg[23]_i_1_n_0
    SLICE_X161Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.361 r  OPMODE_REG/out_signal_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    OPMODE_REG/out_signal_reg[27]_i_1_n_0
    SLICE_X161Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.450 r  OPMODE_REG/out_signal_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    OPMODE_REG/out_signal_reg[31]_i_1_n_0
    SLICE_X161Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.539 r  OPMODE_REG/out_signal_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.539    OPMODE_REG/out_signal_reg[35]_i_1_n_0
    SLICE_X161Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.628 r  OPMODE_REG/out_signal_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    OPMODE_REG/out_signal_reg[39]_i_1_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    11.809 r  OPMODE_REG/out_signal_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.809    P_REG/D[42]
    SLICE_X161Y162       FDRE                                         r  P_REG/out_signal_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.285    14.175    P_REG/clk
    SLICE_X161Y162       FDRE                                         r  P_REG/out_signal_reg[42]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.056    14.411    P_REG/out_signal_reg[42]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -11.809    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 Mult_out/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 5.253ns (71.614%)  route 2.082ns (28.386%))
  Logic Levels:           14  (CARRY4=11 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.175ns = ( 14.175 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.407     4.452    clk_IBUF_BUFG
    DSP48_X8Y62          DSP48E1                                      r  Mult_out/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X8Y62          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      2.952     7.404 r  Mult_out/P[2]
                         net (fo=3, routed)           1.049     8.453    OPMODE_REG/D[2]
    SLICE_X160Y152       LUT5 (Prop_lut5_I1_O)        0.097     8.550 r  OPMODE_REG/out_signal[7]_i_20/O
                         net (fo=1, routed)           0.000     8.550    OPMODE_REG/Mx_out[2]
    SLICE_X160Y152       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     8.851 r  OPMODE_REG/out_signal_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.851    OPMODE_REG/out_signal_reg[7]_i_17_n_0
    SLICE_X160Y153       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.085 f  OPMODE_REG/out_signal_reg[11]_i_17/O[3]
                         net (fo=2, routed)           0.447     9.532    OPMODE_REG/Post_AS_out1[7]
    SLICE_X161Y153       LUT4 (Prop_lut4_I1_O)        0.247     9.779 r  OPMODE_REG/out_signal[11]_i_5__0/O
                         net (fo=2, routed)           0.586    10.365    OPMODE_REG/out_signal[11]_i_5__0_n_0
    SLICE_X161Y154       LUT5 (Prop_lut5_I4_O)        0.245    10.610 r  OPMODE_REG/out_signal[11]_i_9/O
                         net (fo=1, routed)           0.000    10.610    OPMODE_REG/out_signal[11]_i_9_n_0
    SLICE_X161Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    11.005 r  OPMODE_REG/out_signal_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.005    OPMODE_REG/out_signal_reg[11]_i_1_n_0
    SLICE_X161Y155       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.094 r  OPMODE_REG/out_signal_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.094    OPMODE_REG/out_signal_reg[15]_i_1_n_0
    SLICE_X161Y156       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.183 r  OPMODE_REG/out_signal_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.183    OPMODE_REG/out_signal_reg[19]_i_1_n_0
    SLICE_X161Y157       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.272 r  OPMODE_REG/out_signal_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.272    OPMODE_REG/out_signal_reg[23]_i_1_n_0
    SLICE_X161Y158       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.361 r  OPMODE_REG/out_signal_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.361    OPMODE_REG/out_signal_reg[27]_i_1_n_0
    SLICE_X161Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.450 r  OPMODE_REG/out_signal_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.450    OPMODE_REG/out_signal_reg[31]_i_1_n_0
    SLICE_X161Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.539 r  OPMODE_REG/out_signal_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.539    OPMODE_REG/out_signal_reg[35]_i_1_n_0
    SLICE_X161Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.628 r  OPMODE_REG/out_signal_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.628    OPMODE_REG/out_signal_reg[39]_i_1_n_0
    SLICE_X161Y162       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    11.787 r  OPMODE_REG/out_signal_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.787    P_REG/D[40]
    SLICE_X161Y162       FDRE                                         r  P_REG/out_signal_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.285    14.175    P_REG/clk
    SLICE_X161Y162       FDRE                                         r  P_REG/out_signal_reg[40]/C
                         clock pessimism              0.215    14.390    
                         clock uncertainty           -0.035    14.355    
    SLICE_X161Y162       FDRE (Setup_fdre_C_D)        0.056    14.411    P_REG/out_signal_reg[40]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                  2.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 CYI_REG/out_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYI_REG/out_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.809%)  route 0.166ns (47.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.647     1.639    CYI_REG/clk
    SLICE_X161Y151       FDRE                                         r  CYI_REG/out_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y151       FDRE (Prop_fdre_C_Q)         0.141     1.780 r  CYI_REG/out_signal_reg[0]/Q
                         net (fo=5, routed)           0.166     1.947    CYI_REG/out_signal_reg[0]_0
    SLICE_X161Y151       LUT4 (Prop_lut4_I0_O)        0.045     1.992 r  CYI_REG/out_signal[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.992    CYI_REG/out_signal[0]_i_1__0_n_0
    SLICE_X161Y151       FDRE                                         r  CYI_REG/out_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.919     2.161    CYI_REG/clk
    SLICE_X161Y151       FDRE                                         r  CYI_REG/out_signal_reg[0]/C
                         clock pessimism             -0.522     1.639    
    SLICE_X161Y151       FDRE (Hold_fdre_C_D)         0.091     1.730    CYI_REG/out_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 OPMODE_REG/out_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.251ns (35.901%)  route 0.448ns (64.099%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.647     1.639    OPMODE_REG/clk
    SLICE_X161Y142       FDRE                                         r  OPMODE_REG/out_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.141     1.780 r  OPMODE_REG/out_signal_reg[7]/Q
                         net (fo=144, routed)         0.448     2.228    OPMODE_REG/p_0_in
    SLICE_X161Y152       LUT5 (Prop_lut5_I2_O)        0.045     2.273 r  OPMODE_REG/out_signal[3]_i_7/O
                         net (fo=1, routed)           0.000     2.273    OPMODE_REG/out_signal[3]_i_7_n_0
    SLICE_X161Y152       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.338 r  OPMODE_REG/out_signal_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.338    P_REG/D[1]
    SLICE_X161Y152       FDRE                                         r  P_REG/out_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.919     2.161    P_REG/clk
    SLICE_X161Y152       FDRE                                         r  P_REG/out_signal_reg[1]/C
                         clock pessimism             -0.249     1.912    
    SLICE_X161Y152       FDRE (Hold_fdre_C_D)         0.105     2.017    P_REG/out_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 OPMODE_REG/out_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.256ns (36.305%)  route 0.449ns (63.695%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.647     1.639    OPMODE_REG/clk
    SLICE_X161Y142       FDRE                                         r  OPMODE_REG/out_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.141     1.780 r  OPMODE_REG/out_signal_reg[7]/Q
                         net (fo=144, routed)         0.449     2.229    OPMODE_REG/p_0_in
    SLICE_X161Y152       LUT5 (Prop_lut5_I1_O)        0.045     2.274 r  OPMODE_REG/out_signal[3]_i_8/O
                         net (fo=1, routed)           0.000     2.274    OPMODE_REG/out_signal[3]_i_8_n_0
    SLICE_X161Y152       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.344 r  OPMODE_REG/out_signal_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.344    P_REG/D[0]
    SLICE_X161Y152       FDRE                                         r  P_REG/out_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.919     2.161    P_REG/clk
    SLICE_X161Y152       FDRE                                         r  P_REG/out_signal_reg[0]/C
                         clock pessimism             -0.249     1.912    
    SLICE_X161Y152       FDRE (Hold_fdre_C_D)         0.105     2.017    P_REG/out_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.344    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 C_REG/out_signal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.296ns (39.328%)  route 0.457ns (60.672%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.648     1.640    C_REG/clk
    SLICE_X156Y148       FDRE                                         r  C_REG/out_signal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y148       FDRE (Prop_fdre_C_Q)         0.141     1.781 r  C_REG/out_signal_reg[9]/Q
                         net (fo=1, routed)           0.230     2.011    OPMODE_REG/out_signal_reg[47][9]
    SLICE_X162Y154       LUT5 (Prop_lut5_I0_O)        0.045     2.056 r  OPMODE_REG/out_signal[11]_i_12/O
                         net (fo=2, routed)           0.227     2.283    OPMODE_REG/Mz_out[9]
    SLICE_X161Y154       LUT5 (Prop_lut5_I0_O)        0.045     2.328 r  OPMODE_REG/out_signal[11]_i_8/O
                         net (fo=1, routed)           0.000     2.328    OPMODE_REG/out_signal[11]_i_8_n_0
    SLICE_X161Y154       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.393 r  OPMODE_REG/out_signal_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.393    P_REG/D[9]
    SLICE_X161Y154       FDRE                                         r  P_REG/out_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.918     2.160    P_REG/clk
    SLICE_X161Y154       FDRE                                         r  P_REG/out_signal_reg[9]/C
                         clock pessimism             -0.249     1.911    
    SLICE_X161Y154       FDRE (Hold_fdre_C_D)         0.105     2.016    P_REG/out_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 OPMODE_REG/out_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_REG/out_signal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.571%)  route 0.523ns (71.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.646     1.638    OPMODE_REG/clk
    SLICE_X158Y142       FDRE                                         r  OPMODE_REG/out_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y142       FDRE (Prop_fdre_C_Q)         0.164     1.802 r  OPMODE_REG/out_signal_reg[4]/Q
                         net (fo=18, routed)          0.345     2.147    OPMODE_REG/out_signal_reg_n_0_[4]
    SLICE_X157Y155       LUT3 (Prop_lut3_I1_O)        0.045     2.192 r  OPMODE_REG/out_signal[0]_i_1/O
                         net (fo=4, routed)           0.178     2.370    B1_REG/D[0]
    SLICE_X156Y152       FDRE                                         r  B1_REG/out_signal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.919     2.160    B1_REG/clk
    SLICE_X156Y152       FDRE                                         r  B1_REG/out_signal_reg[0]/C
                         clock pessimism             -0.249     1.911    
    SLICE_X156Y152       FDRE (Hold_fdre_C_D)         0.070     1.981    B1_REG/out_signal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 OPMODE_REG/out_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_REG/out_signal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.209ns (29.204%)  route 0.507ns (70.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.646     1.638    OPMODE_REG/clk
    SLICE_X158Y142       FDRE                                         r  OPMODE_REG/out_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y142       FDRE (Prop_fdre_C_Q)         0.164     1.802 r  OPMODE_REG/out_signal_reg[4]/Q
                         net (fo=18, routed)          0.382     2.184    OPMODE_REG/out_signal_reg_n_0_[4]
    SLICE_X157Y155       LUT3 (Prop_lut3_I1_O)        0.045     2.229 r  OPMODE_REG/out_signal[1]_i_1/O
                         net (fo=4, routed)           0.125     2.354    B1_REG/D[1]
    SLICE_X157Y153       FDRE                                         r  B1_REG/out_signal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.917     2.159    B1_REG/clk
    SLICE_X157Y153       FDRE                                         r  B1_REG/out_signal_reg[1]/C
                         clock pessimism             -0.249     1.910    
    SLICE_X157Y153       FDRE (Hold_fdre_C_D)         0.047     1.957    B1_REG/out_signal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 OPMODE_REG/out_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.251ns (32.311%)  route 0.526ns (67.689%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.647     1.639    OPMODE_REG/clk
    SLICE_X161Y142       FDRE                                         r  OPMODE_REG/out_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.141     1.780 r  OPMODE_REG/out_signal_reg[7]/Q
                         net (fo=144, routed)         0.526     2.306    OPMODE_REG/p_0_in
    SLICE_X161Y153       LUT5 (Prop_lut5_I2_O)        0.045     2.351 r  OPMODE_REG/out_signal[7]_i_8/O
                         net (fo=1, routed)           0.000     2.351    OPMODE_REG/out_signal[7]_i_8_n_0
    SLICE_X161Y153       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.416 r  OPMODE_REG/out_signal_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.416    P_REG/D[5]
    SLICE_X161Y153       FDRE                                         r  P_REG/out_signal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.918     2.160    P_REG/clk
    SLICE_X161Y153       FDRE                                         r  P_REG/out_signal_reg[5]/C
                         clock pessimism             -0.249     1.911    
    SLICE_X161Y153       FDRE (Hold_fdre_C_D)         0.105     2.016    P_REG/out_signal_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 OPMODE_REG/out_signal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B1_REG/out_signal_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.209ns (27.964%)  route 0.538ns (72.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.646     1.638    OPMODE_REG/clk
    SLICE_X158Y142       FDRE                                         r  OPMODE_REG/out_signal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y142       FDRE (Prop_fdre_C_Q)         0.164     1.802 r  OPMODE_REG/out_signal_reg[4]/Q
                         net (fo=18, routed)          0.376     2.178    OPMODE_REG/out_signal_reg_n_0_[4]
    SLICE_X157Y155       LUT3 (Prop_lut3_I1_O)        0.045     2.223 r  OPMODE_REG/out_signal[5]_i_1/O
                         net (fo=4, routed)           0.163     2.386    B1_REG/D[5]
    SLICE_X157Y152       FDRE                                         r  B1_REG/out_signal_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.919     2.160    B1_REG/clk
    SLICE_X157Y152       FDRE                                         r  B1_REG/out_signal_reg[5]_lopt_replica/C
                         clock pessimism             -0.249     1.911    
    SLICE_X157Y152       FDRE (Hold_fdre_C_D)         0.072     1.983    B1_REG/out_signal_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 OPMODE_REG/out_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.332ns (42.502%)  route 0.449ns (57.498%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.647     1.639    OPMODE_REG/clk
    SLICE_X161Y142       FDRE                                         r  OPMODE_REG/out_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.141     1.780 r  OPMODE_REG/out_signal_reg[7]/Q
                         net (fo=144, routed)         0.449     2.229    OPMODE_REG/p_0_in
    SLICE_X161Y152       LUT5 (Prop_lut5_I1_O)        0.045     2.274 r  OPMODE_REG/out_signal[3]_i_8/O
                         net (fo=1, routed)           0.000     2.274    OPMODE_REG/out_signal[3]_i_8_n_0
    SLICE_X161Y152       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.420 r  OPMODE_REG/out_signal_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.420    P_REG/D[2]
    SLICE_X161Y152       FDRE                                         r  P_REG/out_signal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.919     2.161    P_REG/clk
    SLICE_X161Y152       FDRE                                         r  P_REG/out_signal_reg[2]/C
                         clock pessimism             -0.249     1.912    
    SLICE_X161Y152       FDRE (Hold_fdre_C_D)         0.105     2.017    P_REG/out_signal_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 OPMODE_REG/out_signal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/out_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.252ns (32.033%)  route 0.535ns (67.967%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.647     1.639    OPMODE_REG/clk
    SLICE_X161Y142       FDRE                                         r  OPMODE_REG/out_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y142       FDRE (Prop_fdre_C_Q)         0.141     1.780 r  OPMODE_REG/out_signal_reg[7]/Q
                         net (fo=144, routed)         0.535     2.315    OPMODE_REG/p_0_in
    SLICE_X161Y153       LUT5 (Prop_lut5_I2_O)        0.045     2.360 r  OPMODE_REG/out_signal[7]_i_7/O
                         net (fo=1, routed)           0.000     2.360    OPMODE_REG/out_signal[7]_i_7_n_0
    SLICE_X161Y153       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.426 r  OPMODE_REG/out_signal_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.426    P_REG/D[6]
    SLICE_X161Y153       FDRE                                         r  P_REG/out_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.918     2.160    P_REG/clk
    SLICE_X161Y153       FDRE                                         r  P_REG/out_signal_reg[6]/C
                         clock pessimism             -0.249     1.911    
    SLICE_X161Y153       FDRE (Hold_fdre_C_D)         0.105     2.016    P_REG/out_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y156  A1_REG/out_signal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X159Y157  A1_REG/out_signal_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y159  A1_REG/out_signal_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y158  A1_REG/out_signal_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y159  A1_REG/out_signal_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y158  A1_REG/out_signal_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y158  A1_REG/out_signal_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y159  A1_REG/out_signal_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X162Y155  A1_REG/out_signal_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X159Y157  A1_REG/out_signal_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y152  B1_REG/out_signal_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y152  B1_REG/out_signal_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y154  B1_REG/out_signal_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X157Y153  B1_REG/out_signal_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y154  B1_REG/out_signal_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X157Y153  B1_REG/out_signal_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y155  B1_REG/out_signal_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y154  B1_REG/out_signal_reg[12]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y155  B1_REG/out_signal_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X159Y157  A1_REG/out_signal_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y159  A1_REG/out_signal_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y158  A1_REG/out_signal_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y159  A1_REG/out_signal_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y158  A1_REG/out_signal_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y158  A1_REG/out_signal_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y159  A1_REG/out_signal_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y158  A1_REG/out_signal_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X162Y157  A1_REG/out_signal_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X156Y152  B1_REG/out_signal_reg[0]/C



